Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Dec  6 19:46:34 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4791 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.008        0.000                      0                 6147        0.057        0.000                      0                 6147        3.000        0.000                       0                  4799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          5.527        0.000                      0                   80        0.212        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          2.008        0.000                      0                 6047        0.140        0.000                      0                 6047        8.750        0.000                       0                  4740  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        5.528        0.000                      0                   80        0.212        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        2.010        0.000                      0                 6047        0.140        0.000                      0                 6047        8.750        0.000                       0                  4740  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          5.527        0.000                      0                   80        0.138        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          5.364        0.000                      0                   13        0.143        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          5.364        0.000                      0                   13        0.143        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          2.008        0.000                      0                 6047        0.057        0.000                      0                 6047  
clk_out1_timer    clk_out1_timer_1        5.527        0.000                      0                   80        0.138        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        5.366        0.000                      0                   13        0.145        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        2.008        0.000                      0                 6047        0.057        0.000                      0                 6047  
clk_out1_timer_1  clk_out2_timer_1        5.366        0.000                      0                   13        0.145        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           4.238        0.000                      0                   15        1.436        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           4.240        0.000                      0                   15        1.438        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         4.238        0.000                      0                   15        1.436        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         4.240        0.000                      0                   15        1.438        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.536    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.536    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.367%)  route 0.133ns (48.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.348    Inst_debounce4/delay1[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.047    -0.560    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.347%)  route 0.177ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    My_E190/clk_out1
    SLICE_X63Y16         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.177    -0.273    My_E190/Q1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    My_E190/clk_out1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.563    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070    -0.493    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.120    -0.339    Inst_debounce4/delay1[0]
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.825    -0.865    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.063    -0.560    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.724%)  route 0.153ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.153    -0.306    Inst_debounce4/delay1[2]
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.059    -0.549    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.179    -0.302    Inst_debounce4/delay2[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.076    -0.546    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.326    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.530    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.297    Inst_debounce4/delay1[4]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.075    -0.547    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.240    D7seg_display/Q[0]
    SLICE_X64Y14         LUT2 (Prop_lut2_I0_O)        0.043    -0.197 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.829    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.131    -0.459    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.291    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.042    -0.249 r  UART_Wrapper/uart_baudClock_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    UART_Wrapper/uart_baudClock_inst/count[7]_i_1_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.107    -0.515    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y14     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y14     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y15     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y14     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y15     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y14     Inst_debounce4/delay2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y14     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 7.231ns (41.029%)  route 10.393ns (58.971%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.736    16.659    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.084    18.926    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.668    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.659    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 7.383ns (41.158%)  route 10.555ns (58.842%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.898    16.822    my_Master/HCU_Master/I2[25]
    SLICE_X49Y29         LUT3 (Prop_lut3_I2_O)        0.152    16.974 r  my_Master/HCU_Master/q[25]_i_1/O
                         net (fo=1, routed)           0.000    16.974    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][25]
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/R2/clk_out2
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.075    19.000    my_Master/Stack_Master/R2/q_reg[25]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.523ns  (logic 7.231ns (41.266%)  route 10.292ns (58.734%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.632    16.558    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/D
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/WCLK
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X42Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 7.394ns (42.239%)  route 10.111ns (57.761%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.124    15.670    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           0.746    16.541    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/D
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.433    18.438    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.001    
                         clock uncertainty           -0.084    18.918    
    SLICE_X46Y26         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.660    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -16.541    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.718ns  (logic 7.355ns (41.512%)  route 10.363ns (58.488%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.703    16.629    my_Master/HCU_Master/I3[25]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.753 r  my_Master/HCU_Master/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    16.753    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[25]
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/C
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.944    my_Master/Stack_Master/R3/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 7.394ns (42.436%)  route 10.030ns (57.564%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.039    15.585    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.709 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.750    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.996    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.655    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 7.231ns (41.589%)  route 10.156ns (58.411%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.624    16.422    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X46Y28         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.663    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 7.394ns (42.643%)  route 9.945ns (57.357%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.042    15.588    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.712 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1/O
                         net (fo=2, routed)           0.663    16.375    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/D
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/WCLK
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X42Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 7.147ns (41.075%)  route 10.253ns (58.925%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.879 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[0]
                         net (fo=1, routed)           0.962    11.841    my_Master/HCU_Master/plusOp[24]
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.299    12.140 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.435    12.574    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.698 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.793    13.491    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.149    13.640 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.421    14.061    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.332    14.393 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           1.060    15.454    my_Master/HCU_Master/Tbusst[24]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.578 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.857    16.435    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.084    18.926    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.718    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.435    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.355ns (41.730%)  route 10.270ns (58.270%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.738    16.537    my_Master/HCU_Master/Y[25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.124    16.661 r  my_Master/HCU_Master/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    16.661    my_Master/Stack_Master/R0/D[25]
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/R0/clk_out2
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.031    18.952    my_Master/Stack_Master/R0/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                  2.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[14]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[1]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[1]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.834    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.513    my_Master/HCU_Master/X_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X29Y94         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/Q
                         net (fo=9, routed)           0.125    -0.354    UART_Wrapper/Inst_uart_dispatch/Q[4]
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.860    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.072    -0.513    UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.399    next_state_reg_inv_n_0
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.858    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.060    -0.559    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.560    -0.621    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X44Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/Q
                         net (fo=2, routed)           0.130    -0.351    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[21]
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.072    -0.515    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.067    -0.392    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.060    -0.563    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.073    -0.383    My_arbitre/state[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.338 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.516    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.073    -0.385    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.518    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.663    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.663    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.663    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.663    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.663    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.663    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y42     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y42     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y41     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y41     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y48     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y27     my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y27     my_Master/Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.515    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.515    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.515    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.515    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.515    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.966    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.537    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.966    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.537    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.940    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.511    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.940    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.511    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.940    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.511    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.367%)  route 0.133ns (48.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.348    Inst_debounce4/delay1[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.047    -0.560    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.347%)  route 0.177ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    My_E190/clk_out1
    SLICE_X63Y16         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.177    -0.273    My_E190/Q1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    My_E190/clk_out1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.563    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070    -0.493    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.120    -0.339    Inst_debounce4/delay1[0]
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.825    -0.865    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.063    -0.560    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.537    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.724%)  route 0.153ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.153    -0.306    Inst_debounce4/delay1[2]
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.059    -0.549    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.179    -0.302    Inst_debounce4/delay2[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.076    -0.546    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.326    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.530    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.297    Inst_debounce4/delay1[4]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.075    -0.547    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.240    D7seg_display/Q[0]
    SLICE_X64Y14         LUT2 (Prop_lut2_I0_O)        0.043    -0.197 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.829    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.131    -0.459    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.291    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.042    -0.249 r  UART_Wrapper/uart_baudClock_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    UART_Wrapper/uart_baudClock_inst/count[7]_i_1_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.107    -0.515    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y14     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y14     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y15     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y14     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y15     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y14     Inst_debounce4/delay2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y14     Inst_debounce4/delay2_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y15     Inst_debounce4/delay3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 7.231ns (41.029%)  route 10.393ns (58.971%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.736    16.659    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.082    18.928    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.670    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -16.659    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 7.383ns (41.158%)  route 10.555ns (58.842%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.898    16.822    my_Master/HCU_Master/I2[25]
    SLICE_X49Y29         LUT3 (Prop_lut3_I2_O)        0.152    16.974 r  my_Master/HCU_Master/q[25]_i_1/O
                         net (fo=1, routed)           0.000    16.974    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][25]
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/R2/clk_out2
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.075    19.002    my_Master/Stack_Master/R2/q_reg[25]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.523ns  (logic 7.231ns (41.266%)  route 10.292ns (58.734%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.632    16.558    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/D
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/WCLK
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.082    18.917    
    SLICE_X42Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.659    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 7.394ns (42.239%)  route 10.111ns (57.761%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.124    15.670    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           0.746    16.541    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/D
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.433    18.438    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.001    
                         clock uncertainty           -0.082    18.920    
    SLICE_X46Y26         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.662    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -16.541    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.718ns  (logic 7.355ns (41.512%)  route 10.363ns (58.488%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.703    16.629    my_Master/HCU_Master/I3[25]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.753 r  my_Master/HCU_Master/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    16.753    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[25]
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/C
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.082    18.917    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.946    my_Master/Stack_Master/R3/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.946    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 7.394ns (42.436%)  route 10.030ns (57.564%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.039    15.585    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.709 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.750    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.996    
                         clock uncertainty           -0.082    18.915    
    SLICE_X38Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 7.231ns (41.589%)  route 10.156ns (58.411%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.624    16.422    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.082    18.923    
    SLICE_X46Y28         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.665    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 7.394ns (42.643%)  route 9.945ns (57.357%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.042    15.588    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.712 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1/O
                         net (fo=2, routed)           0.663    16.375    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/D
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/WCLK
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.082    18.917    
    SLICE_X42Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.659    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 7.147ns (41.075%)  route 10.253ns (58.925%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.879 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[0]
                         net (fo=1, routed)           0.962    11.841    my_Master/HCU_Master/plusOp[24]
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.299    12.140 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.435    12.574    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.698 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.793    13.491    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.149    13.640 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.421    14.061    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.332    14.393 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           1.060    15.454    my_Master/HCU_Master/Tbusst[24]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.578 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.857    16.435    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.082    18.928    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.720    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.435    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.355ns (41.730%)  route 10.270ns (58.270%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.738    16.537    my_Master/HCU_Master/Y[25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.124    16.661 r  my_Master/HCU_Master/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    16.661    my_Master/Stack_Master/R0/D[25]
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/R0/clk_out2
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.082    18.923    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.031    18.954    my_Master/Stack_Master/R0/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[14]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[1]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[1]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.834    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.513    my_Master/HCU_Master/X_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X29Y94         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/Q
                         net (fo=9, routed)           0.125    -0.354    UART_Wrapper/Inst_uart_dispatch/Q[4]
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.860    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.072    -0.513    UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.399    next_state_reg_inv_n_0
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.858    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.060    -0.559    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.560    -0.621    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X44Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/Q
                         net (fo=2, routed)           0.130    -0.351    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[21]
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.072    -0.515    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.067    -0.392    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.240    -0.623    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.060    -0.563    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.073    -0.383    My_arbitre/state[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.338 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.516    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.073    -0.385    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.518    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.663    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.663    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.663    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.663    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.663    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.663    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y42     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y42     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y41     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y41     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y43     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y48     my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y20     my_Master/Stack_Master/ram3/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y17     my_Master/Stack_Master/ram3/ram_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y23     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y27     my_Master/Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y27     my_Master/Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.536    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.536    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.367%)  route 0.133ns (48.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.348    Inst_debounce4/delay1[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.047    -0.486    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.347%)  route 0.177ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    My_E190/clk_out1
    SLICE_X63Y16         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.177    -0.273    My_E190/Q1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    My_E190/clk_out1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070    -0.419    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.120    -0.339    Inst_debounce4/delay1[0]
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.825    -0.865    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.074    -0.549    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.063    -0.486    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.724%)  route 0.153ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.153    -0.306    Inst_debounce4/delay1[2]
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.059    -0.475    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.179    -0.302    Inst_debounce4/delay2[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.076    -0.472    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.326    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.456    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.297    Inst_debounce4/delay1[4]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.075    -0.473    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.240    D7seg_display/Q[0]
    SLICE_X64Y14         LUT2 (Prop_lut2_I0_O)        0.043    -0.197 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.829    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.131    -0.385    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.291    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.042    -0.249 r  UART_Wrapper/uart_baudClock_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    UART_Wrapper/uart_baudClock_inst/count[7]_i_1_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.107    -0.441    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.852%)  route 3.030ns (81.148%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.017    12.659    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.783 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.783    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.079    18.723    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.896%)  route 2.834ns (80.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.821    12.463    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.587    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)        0.029    18.673    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.331ns  (logic 0.704ns (21.133%)  route 2.627ns (78.867%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.614    12.256    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.380 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.380    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.081    18.725    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.603    12.245    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.369 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.369    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.721    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.802%)  route 2.208ns (79.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.194    11.837    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.045    18.597    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.456%)  route 1.983ns (75.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 9.045 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     9.045    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     9.563 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           1.983    11.547    Inst_debounce4/delay2[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.671 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.671    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.438    18.443    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.841    
                         clock uncertainty           -0.204    18.638    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    18.667    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.807%)  route 0.543ns (72.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.543     0.083    Inst_debounce4/delay1[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.644%)  route 0.575ns (73.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.575     0.116    Inst_debounce4/delay3[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.161 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.161    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120     0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.226ns (29.834%)  route 0.532ns (70.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.532     0.037    Inst_debounce4/delay3[1]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.098     0.135 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.135    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.579     0.098    Inst_debounce4/delay1[3]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.143 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.143    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.249%)  route 0.638ns (73.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.464     0.242    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.052    -0.051    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.272ns (24.202%)  route 0.852ns (75.798%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.679     0.457    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.502 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.019    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.272ns (24.116%)  route 0.856ns (75.884%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.683     0.461    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.506 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.506    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.020    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.272ns (22.802%)  route 0.921ns (77.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.748     0.526    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.571 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.010    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.272ns (22.098%)  route 0.959ns (77.902%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.786     0.564    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.609 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.609    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.020    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.272ns (19.927%)  route 1.093ns (80.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.750     0.528    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.573 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.170     0.743    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_CE)       -0.016    -0.117    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.475    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.852%)  route 3.030ns (81.148%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.017    12.659    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.783 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.783    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.079    18.723    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.896%)  route 2.834ns (80.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.821    12.463    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.587    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)        0.029    18.673    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.331ns  (logic 0.704ns (21.133%)  route 2.627ns (78.867%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.614    12.256    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.380 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.380    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.081    18.725    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.603    12.245    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.369 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.369    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.204    18.644    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.721    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.802%)  route 2.208ns (79.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.194    11.837    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.204    18.642    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.045    18.597    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.456%)  route 1.983ns (75.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 9.045 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     9.045    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     9.563 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           1.983    11.547    Inst_debounce4/delay2[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.671 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.671    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.438    18.443    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.841    
                         clock uncertainty           -0.204    18.638    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    18.667    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.807%)  route 0.543ns (72.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.543     0.083    Inst_debounce4/delay1[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.644%)  route 0.575ns (73.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.575     0.116    Inst_debounce4/delay3[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.161 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.161    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120     0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.226ns (29.834%)  route 0.532ns (70.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.532     0.037    Inst_debounce4/delay3[1]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.098     0.135 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.135    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.579     0.098    Inst_debounce4/delay1[3]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.143 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.143    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.249%)  route 0.638ns (73.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.464     0.242    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.204    -0.103    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.052    -0.051    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.272ns (24.202%)  route 0.852ns (75.798%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.679     0.457    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.502 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.019    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.272ns (24.116%)  route 0.856ns (75.884%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.683     0.461    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.506 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.506    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.020    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.272ns (22.802%)  route 0.921ns (77.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.748     0.526    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.571 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.010    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.272ns (22.098%)  route 0.959ns (77.902%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.786     0.564    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.609 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.609    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.020    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.272ns (19.927%)  route 1.093ns (80.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.750     0.528    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.573 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.170     0.743    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.204    -0.101    
    SLICE_X46Y37         FDRE (Hold_fdre_C_CE)       -0.016    -0.117    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.860    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 7.231ns (41.029%)  route 10.393ns (58.971%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.736    16.659    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.084    18.926    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.668    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.659    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 7.383ns (41.158%)  route 10.555ns (58.842%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.898    16.822    my_Master/HCU_Master/I2[25]
    SLICE_X49Y29         LUT3 (Prop_lut3_I2_O)        0.152    16.974 r  my_Master/HCU_Master/q[25]_i_1/O
                         net (fo=1, routed)           0.000    16.974    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][25]
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/R2/clk_out2
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.075    19.000    my_Master/Stack_Master/R2/q_reg[25]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.523ns  (logic 7.231ns (41.266%)  route 10.292ns (58.734%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.632    16.558    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/D
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/WCLK
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X42Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 7.394ns (42.239%)  route 10.111ns (57.761%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.124    15.670    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           0.746    16.541    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/D
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.433    18.438    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.001    
                         clock uncertainty           -0.084    18.918    
    SLICE_X46Y26         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.660    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -16.541    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.718ns  (logic 7.355ns (41.512%)  route 10.363ns (58.488%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.703    16.629    my_Master/HCU_Master/I3[25]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.753 r  my_Master/HCU_Master/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    16.753    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[25]
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/C
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.944    my_Master/Stack_Master/R3/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 7.394ns (42.436%)  route 10.030ns (57.564%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.039    15.585    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.709 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.750    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.996    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.655    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 7.231ns (41.589%)  route 10.156ns (58.411%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.624    16.422    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X46Y28         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.663    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 7.394ns (42.643%)  route 9.945ns (57.357%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.042    15.588    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.712 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1/O
                         net (fo=2, routed)           0.663    16.375    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/D
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/WCLK
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X42Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 7.147ns (41.075%)  route 10.253ns (58.925%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.879 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[0]
                         net (fo=1, routed)           0.962    11.841    my_Master/HCU_Master/plusOp[24]
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.299    12.140 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.435    12.574    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.698 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.793    13.491    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.149    13.640 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.421    14.061    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.332    14.393 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           1.060    15.454    my_Master/HCU_Master/Tbusst[24]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.578 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.857    16.435    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.084    18.926    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.718    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.435    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.355ns (41.730%)  route 10.270ns (58.270%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.738    16.537    my_Master/HCU_Master/Y[25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.124    16.661 r  my_Master/HCU_Master/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    16.661    my_Master/Stack_Master/R0/D[25]
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/R0/clk_out2
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.031    18.952    my_Master/Stack_Master/R0/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                  2.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[14]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[1]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[1]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.834    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.430    my_Master/HCU_Master/X_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X29Y94         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/Q
                         net (fo=9, routed)           0.125    -0.354    UART_Wrapper/Inst_uart_dispatch/Q[4]
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.860    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/C
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.084    -0.502    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.072    -0.430    UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.399    next_state_reg_inv_n_0
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.858    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.060    -0.476    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.560    -0.621    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X44Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/Q
                         net (fo=2, routed)           0.130    -0.351    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[21]
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.072    -0.432    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.067    -0.392    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.060    -0.480    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.073    -0.383    My_arbitre/state[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.338 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.433    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.073    -0.385    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.435    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
                         clock uncertainty            0.084     9.502    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.746    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
                         clock uncertainty            0.084     9.502    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.746    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
                         clock uncertainty            0.084     9.502    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.746    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.367ns (34.629%)  route 2.581ns (65.371%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.599     2.987    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.579     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X29Y88         FDRE (Setup_fdre_C_R)       -0.429     8.514    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.536    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.367ns (34.591%)  route 2.585ns (65.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.603     2.991    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.434     8.438    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.601     9.039    
                         clock uncertainty           -0.074     8.965    
    SLICE_X28Y88         FDRE (Setup_fdre_C_R)       -0.429     8.536    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.367ns (35.550%)  route 2.478ns (64.450%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.551    -0.961    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  UART_Wrapper/uart_baudClock_inst/count_reg[4]/Q
                         net (fo=5, routed)           1.046     0.504    UART_Wrapper/uart_baudClock_inst/count_reg__0[4]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.299     0.803 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.317     1.120    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I2_O)        0.124     1.244 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.244    UART_Wrapper/uart_baudClock_inst/i__carry_i_1_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.645 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.619     2.264    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X28Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.388 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.496     2.884    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.433     8.437    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X28Y87         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.576     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X28Y87         FDRE (Setup_fdre_C_R)       -0.429     8.510    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.367%)  route 0.133ns (48.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.133    -0.348    Inst_debounce4/delay1[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.074    -0.533    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.047    -0.486    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.347%)  route 0.177ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.591    My_E190/clk_out1
    SLICE_X63Y16         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.177    -0.273    My_E190/Q1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    My_E190/clk_out1
    SLICE_X61Y21         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X61Y21         FDRE (Hold_fdre_C_D)         0.070    -0.419    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.120    -0.339    Inst_debounce4/delay1[0]
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.825    -0.865    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.074    -0.549    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.063    -0.486    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.308    D7seg_display/my_anodes_reg[0]_0[3]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059    -0.463    D7seg_display/my_anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.724%)  route 0.153ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.153    -0.306    Inst_debounce4/delay1[2]
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.255    -0.608    
                         clock uncertainty            0.074    -0.534    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.059    -0.475    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.179    -0.302    Inst_debounce4/delay2[3]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.076    -0.472    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.326    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.281 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    UART_Wrapper/uart_baudClock_inst/count[10]_i_2_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.092    -0.456    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.297    Inst_debounce4/delay1[4]
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X32Y14         FDCE (Hold_fdce_C_D)         0.075    -0.473    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 D7seg_display/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.590    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  D7seg_display/cpt_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.240    D7seg_display/Q[0]
    SLICE_X64Y14         LUT2 (Prop_lut2_I0_O)        0.043    -0.197 r  D7seg_display/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    D7seg_display/cpt[1]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.829    D7seg_display/clk_out1
    SLICE_X64Y14         FDRE                                         r  D7seg_display/cpt_reg[1]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.131    -0.385    D7seg_display/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.291    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.042    -0.249 r  UART_Wrapper/uart_baudClock_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    UART_Wrapper/uart_baudClock_inst/count[7]_i_1_n_0
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829    -0.861    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X29Y88         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y88         FDRE (Hold_fdre_C_D)         0.107    -0.441    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.852%)  route 3.030ns (81.148%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.017    12.659    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.783 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.783    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.079    18.725    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.896%)  route 2.834ns (80.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.821    12.463    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.587    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)        0.029    18.675    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.331ns  (logic 0.704ns (21.133%)  route 2.627ns (78.867%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.614    12.256    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.380 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.380    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.081    18.727    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.603    12.245    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.369 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.369    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.723    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.802%)  route 2.208ns (79.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.194    11.837    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.045    18.599    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.456%)  route 1.983ns (75.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 9.045 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     9.045    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     9.563 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           1.983    11.547    Inst_debounce4/delay2[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.671 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.671    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.438    18.443    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.841    
                         clock uncertainty           -0.202    18.640    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    18.669    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  6.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.807%)  route 0.543ns (72.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.543     0.083    Inst_debounce4/delay1[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091    -0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.644%)  route 0.575ns (73.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.575     0.116    Inst_debounce4/delay3[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.161 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.161    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120     0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.226ns (29.834%)  route 0.532ns (70.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.532     0.037    Inst_debounce4/delay3[1]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.098     0.135 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.135    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.579     0.098    Inst_debounce4/delay1[3]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.143 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.143    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.249%)  route 0.638ns (73.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.464     0.242    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.052    -0.053    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.272ns (24.202%)  route 0.852ns (75.798%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.679     0.457    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.502 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.272ns (24.116%)  route 0.856ns (75.884%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.683     0.461    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.506 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.506    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.018    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.272ns (22.802%)  route 0.921ns (77.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.748     0.526    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.571 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.012    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.272ns (22.098%)  route 0.959ns (77.902%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.786     0.564    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.609 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.609    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.018    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.272ns (19.927%)  route 1.093ns (80.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.750     0.528    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.573 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.170     0.743    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.862    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.624ns  (logic 7.231ns (41.029%)  route 10.393ns (58.971%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.736    16.659    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.084    18.926    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.668    my_Master/Stack_Master/ram2/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.659    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.938ns  (logic 7.383ns (41.158%)  route 10.555ns (58.842%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.167    15.800    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.924 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__0/O
                         net (fo=2, routed)           0.898    16.822    my_Master/HCU_Master/I2[25]
    SLICE_X49Y29         LUT3 (Prop_lut3_I2_O)        0.152    16.974 r  my_Master/HCU_Master/q[25]_i_1/O
                         net (fo=1, routed)           0.000    16.974    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][25]
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/R2/clk_out2
    SLICE_X49Y29         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[25]/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.075    19.000    my_Master/Stack_Master/R2/q_reg[25]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.523ns  (logic 7.231ns (41.266%)  route 10.292ns (58.734%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.632    16.558    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/D
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/WCLK
    SLICE_X42Y25         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X42Y25         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.558    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 7.394ns (42.239%)  route 10.111ns (57.761%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.124    15.670    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.794 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__2/O
                         net (fo=2, routed)           0.746    16.541    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/D
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.433    18.438    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y26         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.001    
                         clock uncertainty           -0.084    18.918    
    SLICE_X46Y26         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.660    my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -16.541    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R3/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.718ns  (logic 7.355ns (41.512%)  route 10.363ns (58.488%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.170    15.803    my_Master/HCU_Master/Tbusst[25]
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.927 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1/O
                         net (fo=2, routed)           0.703    16.629    my_Master/HCU_Master/I3[25]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.753 r  my_Master/HCU_Master/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    16.753    my_Master/Stack_Master/R3/FSM_onehot_current_state_reg[2]_0[25]
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y25         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[25]/C
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    18.944    my_Master/Stack_Master/R3/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.424ns  (logic 7.394ns (42.436%)  route 10.030ns (57.564%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.039    15.585    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.709 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.750    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.428    18.433    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y24         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.996    
                         clock uncertainty           -0.084    18.913    
    SLICE_X38Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.655    my_Master/Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.387ns  (logic 7.231ns (41.589%)  route 10.156ns (58.411%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.624    16.422    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/D
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/WCLK
    SLICE_X46Y28         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP/CLK
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X46Y28         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.663    my_Master/Stack_Master/ram0/ram_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -16.422    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.339ns  (logic 7.394ns (42.643%)  route 9.945ns (57.357%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.405 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     8.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[17]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.399 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.399    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_i_4_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.918    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X51Y19         LUT2 (Prop_lut2_I1_O)        0.303    10.221 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40/O
                         net (fo=1, routed)           0.000    10.221    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.771 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.771    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.105 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_28/O[1]
                         net (fo=1, routed)           0.757    11.862    my_Master/HCU_Master/plusOp[29]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.303    12.165 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_19/O
                         net (fo=1, routed)           0.623    12.788    my_Master/HCU_Master/ram_reg_0_15_29_29_i_19_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.912 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_10/O
                         net (fo=1, routed)           0.847    13.759    my_Master/HCU_Master/ram_reg_0_15_29_29_i_10_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.150    13.909 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_5/O
                         net (fo=1, routed)           0.290    14.198    my_Master/HCU_Master/ram_reg_0_15_29_29_i_5_n_0
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.348    14.546 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_2/O
                         net (fo=4, routed)           1.042    15.588    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.712 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1/O
                         net (fo=2, routed)           0.663    16.375    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/D
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.430    18.435    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/WCLK
    SLICE_X42Y24         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    18.998    
                         clock uncertainty           -0.084    18.915    
    SLICE_X42Y24         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.657    my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.657    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.400ns  (logic 7.147ns (41.075%)  route 10.253ns (58.925%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.879 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[0]
                         net (fo=1, routed)           0.962    11.841    my_Master/HCU_Master/plusOp[24]
    SLICE_X54Y34         LUT6 (Prop_lut6_I0_O)        0.299    12.140 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_19/O
                         net (fo=1, routed)           0.435    12.574    my_Master/HCU_Master/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.698 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_10/O
                         net (fo=1, routed)           0.793    13.491    my_Master/HCU_Master/ram_reg_0_15_24_24_i_10_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.149    13.640 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_5/O
                         net (fo=1, routed)           0.421    14.061    my_Master/HCU_Master/ram_reg_0_15_24_24_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.332    14.393 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_2/O
                         net (fo=4, routed)           1.060    15.454    my_Master/HCU_Master/Tbusst[24]
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.578 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.857    16.435    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/D
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/WCLK
    SLICE_X50Y29         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.564    19.009    
                         clock uncertainty           -0.084    18.926    
    SLICE_X50Y29         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.718    my_Master/Stack_Master/ram2/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.435    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.625ns  (logic 7.355ns (41.730%)  route 10.270ns (58.270%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.547    -0.965    my_Master/Stack_Master/R0/clk_out2
    SLICE_X46Y24         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  my_Master/Stack_Master/R0/q_reg[0]/Q
                         net (fo=8, routed)           1.471     1.024    my_Master/Stack_Master/update_counter/q_reg[31]_15[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.148 r  my_Master/Stack_Master/update_counter/mult2_i_16/O
                         net (fo=123, routed)         1.598     2.746    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.124     2.870 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.870    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig130_out
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.420 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.420    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.754 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.563     4.317    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[9].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X59Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.620 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.620    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.021 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_6/O[3]
                         net (fo=2, routed)           0.766     6.101    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp8_out[11]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.306     6.407 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.407    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.957 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.957    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.291 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.692     7.982    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.303     8.285 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.285    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.835 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.835    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.169 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=1, routed)           0.634     9.804    my_Master/Mmul16.Inst_IP_mul16/mul2[21]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.303    10.107 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40/O
                         net (fo=1, routed)           0.000    10.107    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_40_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.657 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.657    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.991 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_28/O[1]
                         net (fo=1, routed)           0.900    11.891    my_Master/HCU_Master/plusOp[25]
    SLICE_X51Y32         LUT6 (Prop_lut6_I0_O)        0.303    12.194 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_19/O
                         net (fo=1, routed)           0.457    12.651    my_Master/HCU_Master/ram_reg_0_15_25_25_i_19_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.775 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_10/O
                         net (fo=1, routed)           0.770    13.545    my_Master/HCU_Master/ram_reg_0_15_25_25_i_10_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.117    13.662 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_5/O
                         net (fo=1, routed)           0.639    14.301    my_Master/HCU_Master/ram_reg_0_15_25_25_i_5_n_0
    SLICE_X59Y32         LUT2 (Prop_lut2_I0_O)        0.332    14.633 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_2/O
                         net (fo=4, routed)           1.041    15.674    my_Master/HCU_Master/Tbusst[25]
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.798 r  my_Master/HCU_Master/ram_reg_0_15_25_25_i_1__2/O
                         net (fo=2, routed)           0.738    16.537    my_Master/HCU_Master/Y[25]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.124    16.661 r  my_Master/HCU_Master/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    16.661    my_Master/Stack_Master/R0/D[25]
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.436    18.441    my_Master/Stack_Master/R0/clk_out2
    SLICE_X47Y28         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[25]/C
                         clock pessimism              0.564    19.004    
                         clock uncertainty           -0.084    18.921    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.031    18.952    my_Master/Stack_Master/R0/q_reg[25]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -16.661    
  -------------------------------------------------------------------
                         slack                                  2.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y38         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[14]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[1]
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[1]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.834    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y38         FDRE                                         r  my_Master/HCU_Master/X_reg[1]/C
                         clock pessimism              0.251    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091    -0.430    my_Master/HCU_Master/X_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X29Y94         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[4]/Q
                         net (fo=9, routed)           0.125    -0.354    UART_Wrapper/Inst_uart_dispatch/Q[4]
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.829    -0.860    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X31Y94         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]/C
                         clock pessimism              0.275    -0.585    
                         clock uncertainty            0.084    -0.502    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.072    -0.430    UART_Wrapper/Inst_uart_dispatch/buf64_reg[27]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.399    next_state_reg_inv_n_0
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.831    -0.858    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.060    -0.476    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.091%)  route 0.130ns (47.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.560    -0.621    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X44Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[21]/Q
                         net (fo=2, routed)           0.130    -0.351    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[21]
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X43Y14         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.072    -0.432    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.558    -0.623    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/Q
                         net (fo=3, routed)           0.067    -0.392    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.060    -0.480    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 My_arbitre/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  My_arbitre/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.073    -0.383    My_arbitre/state[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.338 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.084    -0.524    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.433    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.559    -0.622    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2_reg/Q
                         net (fo=3, routed)           0.073    -0.385    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q2
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X43Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.091    -0.435    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
                         clock uncertainty            0.084     9.502    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.746    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
                         clock uncertainty            0.084     9.502    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.746    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.855%)  route 0.312ns (68.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 9.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 9.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.564     9.383    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X55Y56         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.146     9.529 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[3]/Q
                         net (fo=26, routed)          0.312     9.841    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.833     9.144    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y57         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.419    
                         clock uncertainty            0.084     9.502    
    SLICE_X52Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.244     9.746    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.841    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.062ns  (logic 0.704ns (17.330%)  route 3.358ns (82.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.826    12.468    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.592 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.519    13.111    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_CE)      -0.169    18.477    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.852%)  route 3.030ns (81.148%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.017    12.659    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124    12.783 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.783    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.079    18.725    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.725    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.538ns  (logic 0.704ns (19.896%)  route 2.834ns (80.104%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.821    12.463    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.587    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)        0.029    18.675    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.331ns  (logic 0.704ns (21.133%)  route 2.627ns (78.867%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.614    12.256    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.380 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.380    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.081    18.727    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.603    12.245    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.369 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.369    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.444    18.449    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.847    
                         clock uncertainty           -0.202    18.646    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    18.723    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.802%)  route 2.208ns (79.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 9.048 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.560     9.048    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     9.504 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.014    10.518    Inst_debounce4/delay1[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    10.642 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.194    11.837    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.442    18.447    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.845    
                         clock uncertainty           -0.202    18.644    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)       -0.045    18.599    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.625ns  (logic 0.642ns (24.456%)  route 1.983ns (75.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 9.045 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.557     9.045    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     9.563 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           1.983    11.547    Inst_debounce4/delay2[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I1_O)        0.124    11.671 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000    11.671    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.438    18.443    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.398    18.841    
                         clock uncertainty           -0.202    18.640    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.029    18.669    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  6.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.807%)  route 0.543ns (72.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.543     0.083    Inst_debounce4/delay1[0]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.128    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X35Y15         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091    -0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.644%)  route 0.575ns (73.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.558    -0.623    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  Inst_debounce4/delay3_reg[2]/Q
                         net (fo=1, routed)           0.575     0.116    Inst_debounce4/delay3[2]
    SLICE_X34Y13         LUT3 (Prop_lut3_I2_O)        0.045     0.161 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.161    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X34Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.120     0.013    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.226ns (29.834%)  route 0.532ns (70.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay3_reg[1]/Q
                         net (fo=1, routed)           0.532     0.037    Inst_debounce4/delay3[1]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.098     0.135 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.135    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091    -0.015    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.579     0.098    Inst_debounce4/delay1[3]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.143 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.143    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.827    -0.863    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X33Y14         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.092    -0.014    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.249%)  route 0.638ns (73.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.464     0.242    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.828    -0.862    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X42Y13         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.202    -0.105    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.052    -0.053    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.272ns (24.202%)  route 0.852ns (75.798%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.679     0.457    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.502 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.502    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.272ns (24.116%)  route 0.856ns (75.884%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.683     0.461    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.506 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.506    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.018    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.272ns (22.802%)  route 0.921ns (77.198%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.748     0.526    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.571 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.571    My_arbitre/it_homade_i[0]
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X47Y37         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091    -0.012    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.272ns (22.098%)  route 0.959ns (77.902%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.786     0.564    My_arbitre/Btn[0]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.609 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.609    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     0.018    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.272ns (19.927%)  route 1.093ns (80.073%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559    -0.622    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.173    -0.321    Inst_debounce4/delay2[4]
    SLICE_X32Y14         LUT3 (Prop_lut3_I1_O)        0.099    -0.222 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.750     0.528    My_arbitre/Btn[0]
    SLICE_X47Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.573 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.170     0.743    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    My_arbitre/clk_out2
    SLICE_X46Y37         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.202    -0.103    
    SLICE_X46Y37         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.862    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.478ns (9.996%)  route 4.304ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          4.304     3.825    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X32Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.063    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.149    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.149    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.064    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.064    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.064    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.225    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.225    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.478ns (9.996%)  route 4.304ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          4.304     3.825    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X32Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.151    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.151    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.227    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.227    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.478ns (9.996%)  route 4.304ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          4.304     3.825    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X32Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.063    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.204     8.638    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.148    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.149    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.204     8.639    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.149    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.064    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.064    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.204     8.640    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.064    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.204    -0.104    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.249    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.225    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.225    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.478ns (9.996%)  route 4.304ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          4.304     3.825    Inst_debounce4/reset
    SLICE_X32Y15         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X32Y15         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X32Y15         FDCE (Recov_fdce_C_CLR)     -0.576     8.065    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.478ns (10.708%)  route 3.986ns (89.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.986     3.507    Inst_debounce4/reset
    SLICE_X34Y15         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.438     8.443    Inst_debounce4/clk_out1
    SLICE_X34Y15         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.841    
                         clock uncertainty           -0.202     8.640    
    SLICE_X34Y15         FDCE (Recov_fdce_C_CLR)     -0.490     8.150    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.151    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.478ns (11.076%)  route 3.838ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.838     3.359    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.439     8.444    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.842    
                         clock uncertainty           -0.202     8.641    
    SLICE_X34Y14         FDCE (Recov_fdce_C_CLR)     -0.490     8.151    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.478ns (11.476%)  route 3.687ns (88.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.555    -0.957    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.479 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.687     3.208    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440     8.445    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.843    
                         clock uncertainty           -0.202     8.642    
    SLICE_X32Y14         FDCE (Recov_fdce_C_CLR)     -0.576     8.066    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.148ns (8.194%)  route 1.658ns (91.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.658     1.187    Inst_debounce4/reset
    SLICE_X32Y14         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.827    -0.863    Inst_debounce4/clk_out1
    SLICE_X32Y14         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.202    -0.106    
    SLICE_X32Y14         FDCE (Remov_fdce_C_CLR)     -0.145    -0.251    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.227    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.148ns (7.911%)  route 1.723ns (92.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.562    -0.619    clk50
    SLICE_X46Y55         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.471 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.723     1.251    Inst_debounce4/reset
    SLICE_X34Y14         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826    -0.864    Inst_debounce4/clk_out1
    SLICE_X34Y14         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.120    -0.227    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.479    





