# compile verilog/system verilog design source files
sv xil_defaultlib "C:/Users/Erik/Desktop/NeuralNetworkHardwareAccelerator/FPGA/FPGA.srcs/sources_1/new/sys_defs.vh" --include "../../../../FPGA.srcs/sources_1/new" \
"../../../../FPGA.srcs/sources_1/new/fc1_scheduler.sv" \
"../../../../FPGA.srcs/sim_1/new/fc1_scheduler_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
