<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p731" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_731{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_731{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_731{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_731{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_731{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_731{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t7_731{left:70px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_731{left:70px;bottom:1015px;}
#t9_731{left:96px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_731{left:70px;bottom:993px;}
#tb_731{left:96px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_731{left:70px;bottom:970px;}
#td_731{left:96px;bottom:973px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#te_731{left:70px;bottom:923px;letter-spacing:-0.09px;}
#tf_731{left:156px;bottom:923px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tg_731{left:70px;bottom:899px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_731{left:70px;bottom:882px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_731{left:70px;bottom:832px;letter-spacing:-0.09px;}
#tj_731{left:156px;bottom:832px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tk_731{left:70px;bottom:808px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_731{left:70px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_731{left:70px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_731{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_731{left:300px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_731{left:70px;bottom:683px;letter-spacing:-0.09px;}
#tq_731{left:156px;bottom:683px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tr_731{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ts_731{left:70px;bottom:642px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tt_731{left:70px;bottom:584px;letter-spacing:0.13px;}
#tu_731{left:152px;bottom:584px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_731{left:70px;bottom:560px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#tw_731{left:70px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_731{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_731{left:70px;bottom:502px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_731{left:70px;bottom:485px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t10_731{left:70px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t11_731{left:70px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t12_731{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_731{left:70px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t14_731{left:70px;bottom:378px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_731{left:98px;bottom:357px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t16_731{left:98px;bottom:340px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t17_731{left:98px;bottom:323px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t18_731{left:98px;bottom:306px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t19_731{left:70px;bottom:238px;letter-spacing:0.16px;}
#t1a_731{left:151px;bottom:238px;letter-spacing:0.2px;word-spacing:0.03px;}
#t1b_731{left:150px;bottom:212px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t1c_731{left:70px;bottom:153px;letter-spacing:0.13px;}
#t1d_731{left:152px;bottom:153px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1e_731{left:70px;bottom:129px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_731{left:273px;bottom:136px;}
#t1g_731{left:284px;bottom:129px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_731{left:70px;bottom:112px;letter-spacing:-0.14px;word-spacing:-0.84px;}

.s1_731{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_731{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_731{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_731{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_731{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_731{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_731{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_731{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts731" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg731Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg731" style="-webkit-user-select: none;"><object width="935" height="1210" data="731/731.svg" type="image/svg+xml" id="pdf731" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_731" class="t s1_731">Vol. 3B </span><span id="t2_731" class="t s1_731">20-17 </span>
<span id="t3_731" class="t s2_731">PERFORMANCE MONITORING </span>
<span id="t4_731" class="t s3_731">20.2.5 </span><span id="t5_731" class="t s3_731">Architectural Performance Monitoring Version 5 </span>
<span id="t6_731" class="t s4_731">Processors supporting architectural performance monitoring version 5 also support versions 1, 2, 3, and 4, as well </span>
<span id="t7_731" class="t s4_731">as capability enumerated by CPUID leaf 0AH. Specifically, version 5 provides the following enhancements: </span>
<span id="t8_731" class="t s5_731">• </span><span id="t9_731" class="t s4_731">Deprecation of AnyThread mode, see Section 20.2.5.1. </span>
<span id="ta_731" class="t s5_731">• </span><span id="tb_731" class="t s4_731">Individual enumeration of Fixed counters in CPUID.0AH, see Section 20.2.5.2. </span>
<span id="tc_731" class="t s5_731">• </span><span id="td_731" class="t s4_731">Domain separation, see Section 20.2.5.3. </span>
<span id="te_731" class="t s6_731">20.2.5.1 </span><span id="tf_731" class="t s6_731">AnyThread Mode Deprecation </span>
<span id="tg_731" class="t s4_731">With Architectural Performance Monitoring Version 5, a processor that supports AnyThread mode deprecation is </span>
<span id="th_731" class="t s4_731">enumerated by CPUID.0AH.EDX[15]. If set, software will not have to follow guidelines in Section 20.2.3.1. </span>
<span id="ti_731" class="t s6_731">20.2.5.2 </span><span id="tj_731" class="t s6_731">Fixed Counter Enumeration </span>
<span id="tk_731" class="t s4_731">With Architectural Performance Monitoring Version 5, register CPUID.0AH.ECX indicates Fixed Counter enumera- </span>
<span id="tl_731" class="t s4_731">tion. It is a bit mask which enumerates the supported Fixed Counters in a processor. If bit 'i' is set, it implies that </span>
<span id="tm_731" class="t s4_731">Fixed Counter 'i' is supported. Software is recommended to use the following logic to check if a Fixed Counter is </span>
<span id="tn_731" class="t s4_731">supported on a given processor: </span>
<span id="to_731" class="t s4_731">FxCtr[i]_is_supported := ECX[i] || (EDX[4:0] &gt; i); </span>
<span id="tp_731" class="t s6_731">20.2.5.3 </span><span id="tq_731" class="t s6_731">Domain Separation </span>
<span id="tr_731" class="t s4_731">When the INV flag in IA32_PERFEVTSELx is used, a counter stops counting when the logical processor exits the C0 </span>
<span id="ts_731" class="t s4_731">ACPI C-state. </span>
<span id="tt_731" class="t s3_731">20.2.6 </span><span id="tu_731" class="t s3_731">Full-Width Writes to Performance Counter Registers </span>
<span id="tv_731" class="t s4_731">The general-purpose performance counter registers IA32_PMCx are writable via WRMSR instruction. However, the </span>
<span id="tw_731" class="t s4_731">value written into IA32_PMCx by WRMSR is the signed extended 64-bit value of the EAX[31:0] input of WRMSR. </span>
<span id="tx_731" class="t s4_731">A processor that supports full-width writes to the general-purpose performance counters enumerated by </span>
<span id="ty_731" class="t s4_731">CPUID.0AH:EAX[15:8] will set IA32_PERF_CAPABILITIES[13] to enumerate its full-width-write capability See </span>
<span id="tz_731" class="t s4_731">Figure 20-65. </span>
<span id="t10_731" class="t s4_731">If IA32_PERF_CAPABILITIES.FW_WRITE[bit 13] =1, each IA32_PMCi is accompanied by a corresponding alias </span>
<span id="t11_731" class="t s4_731">address starting at 4C1H for IA32_A_PMC0. </span>
<span id="t12_731" class="t s4_731">The bit width of the performance monitoring counters is specified in CPUID.0AH:EAX[23:16]. </span>
<span id="t13_731" class="t s4_731">If IA32_A_PMCi is present, the 64-bit input value (EDX:EAX) of WRMSR to IA32_A_PMCi will cause IA32_PMCi to </span>
<span id="t14_731" class="t s4_731">be updated by: </span>
<span id="t15_731" class="t s4_731">COUNTERWIDTH = CPUID.0AH:EAX[23:16] bit width of the performance monitoring counter </span>
<span id="t16_731" class="t s4_731">IA32_PMCi[COUNTERWIDTH-1:32] := EDX[COUNTERWIDTH-33:0]); </span>
<span id="t17_731" class="t s4_731">IA32_PMCi[31:0] := EAX[31:0]; </span>
<span id="t18_731" class="t s4_731">EDX[63:COUNTERWIDTH] are reserved </span>
<span id="t19_731" class="t s7_731">20.3 </span><span id="t1a_731" class="t s7_731">PERFORMANCE MONITORING (INTEL® CORE™ PROCESSORS AND INTEL® </span>
<span id="t1b_731" class="t s7_731">XEON® PROCESSORS) </span>
<span id="t1c_731" class="t s3_731">20.3.1 </span><span id="t1d_731" class="t s3_731">Performance Monitoring for Processors Based on Nehalem Microarchitecture </span>
<span id="t1e_731" class="t s4_731">Intel Core i7 processor family </span>
<span id="t1f_731" class="t s8_731">1 </span>
<span id="t1g_731" class="t s4_731">supports architectural performance monitoring capability with version ID 3 (see </span>
<span id="t1h_731" class="t s4_731">Section 20.2.3) and a host of non-architectural monitoring capabilities. The Intel Core i7 processor family is based </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
