v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=bcc_sdr_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh / Tom King
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
BCC SDR V0.1: RF
C 12900 4300 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 13100 5200 5 10 0 0 0 0 1
symversion=0.1
T 13100 5400 5 10 0 0 0 0 1
numslots=0
T 13100 5600 5 10 0 0 0 0 1
description=capacitor
T 13100 4800 8 10 0 1 0 0 1
refdes=C?
T 13100 5000 5 10 0 0 0 0 1
device=CAPACITOR
L 13300 4500 13100 4500 3 0 0 0 -1 -1
L 13600 4500 13400 4500 3 0 0 0 -1 -1
L 13400 4700 13400 4300 3 0 0 0 -1 -1
L 13300 4700 13300 4300 3 0 0 0 -1 -1
P 13800 4500 13600 4500 1 0 0
{
T 13650 4550 5 8 0 1 0 0 1
pinnumber=2
T 13650 4450 5 8 0 1 0 2 1
pinseq=2
T 13600 4500 9 8 0 1 0 6 1
pinlabel=2
T 13600 4500 5 8 0 1 0 8 1
pintype=pas
}
P 12900 4500 13100 4500 1 0 0
{
T 13050 4550 5 8 0 1 0 6 1
pinnumber=1
T 13050 4450 5 8 0 1 0 8 1
pinseq=1
T 13100 4500 9 8 0 1 0 0 1
pinlabel=1
T 13100 4500 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 13100 5000 5 10 0 0 0 0 1
device=CAPACITOR
T 13100 5000 5 10 1 1 0 0 1
refdes=C217
T 13100 5200 5 10 0 0 0 0 1
symversion=0.1
T 13100 4800 5 10 1 1 0 0 1
value=100pf
T 12900 4300 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 22500 9200 1 0 1 EMBEDDEDBNC-1.sym
[
L 22400 9500 22396 9507 3 0 0 0 -1 -1
P 22300 9700 22000 9700 1 0 1
{
T 22150 9750 5 8 0 1 0 6 1
pintype=pas
T 22150 9750 5 8 0 1 0 6 1
pinlabel=1
T 22150 9750 5 8 0 0 0 6 1
pinseq=1
T 22150 9750 5 8 1 1 0 6 1
pinnumber=1
}
L 22300 9700 22315 9685 3 0 0 0 -1 -1
P 22400 9500 22400 9200 1 0 1
{
T 22350 9300 5 8 0 1 0 6 1
pintype=pas
T 22350 9300 5 8 0 1 0 6 1
pinlabel=2
T 22350 9300 5 8 0 0 0 6 1
pinseq=2
T 22350 9300 5 8 1 1 0 6 1
pinnumber=2
}
V 22350 9650 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 22350 9650 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 22500 9200 8 10 0 1 0 6 1
pins=2
T 22500 9200 8 10 0 1 0 6 1
class=IO
T 22500 10000 8 10 0 1 0 6 1
refdes=CONN?
T 22150 9850 5 10 0 0 0 6 1
device=BNC
]
{
T 22150 9850 5 10 0 0 0 6 1
device=BNC
T 22500 10000 5 10 1 1 0 6 1
refdes=J201
T 22500 9200 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 22400 3000 1 0 1 EMBEDDEDBNC-1.sym
[
L 22300 3300 22296 3307 3 0 0 0 -1 -1
P 22200 3500 21900 3500 1 0 1
{
T 22050 3550 5 8 0 1 0 6 1
pintype=pas
T 22050 3550 5 8 0 1 0 6 1
pinlabel=1
T 22050 3550 5 8 0 0 0 6 1
pinseq=1
T 22050 3550 5 8 1 1 0 6 1
pinnumber=1
}
L 22200 3500 22215 3485 3 0 0 0 -1 -1
P 22300 3300 22300 3000 1 0 1
{
T 22250 3100 5 8 0 1 0 6 1
pintype=pas
T 22250 3100 5 8 0 1 0 6 1
pinlabel=2
T 22250 3100 5 8 0 0 0 6 1
pinseq=2
T 22250 3100 5 8 1 1 0 6 1
pinnumber=2
}
V 22250 3450 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 22250 3450 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 22400 3000 8 10 0 1 0 6 1
pins=2
T 22400 3000 8 10 0 1 0 6 1
class=IO
T 22400 3800 8 10 0 1 0 6 1
refdes=CONN?
T 22050 3650 5 10 0 0 0 6 1
device=BNC
]
{
T 22050 3650 5 10 0 0 0 6 1
device=BNC
T 22400 3800 5 10 1 1 0 6 1
refdes=J202
T 22400 3000 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 15200 9000 1 0 0 EMBEDDEDgnd-1.sym
[
T 15500 9050 8 10 0 0 0 0 1
net=GND:1
L 15280 9010 15320 9010 3 0 0 0 -1 -1
L 15255 9050 15345 9050 3 0 0 0 -1 -1
L 15200 9100 15400 9100 3 0 0 0 -1 -1
P 15300 9100 15300 9300 1 0 1
{
T 15358 9161 5 4 0 1 0 0 1
pinnumber=1
T 15358 9161 5 4 0 0 0 0 1
pinseq=1
T 15358 9161 5 4 0 1 0 0 1
pinlabel=1
T 15358 9161 5 4 0 1 0 0 1
pintype=pwr
}
]
C 22200 2900 1 0 0 EMBEDDEDgnd-1.sym
[
T 22500 2950 8 10 0 0 0 0 1
net=GND:1
L 22280 2910 22320 2910 3 0 0 0 -1 -1
L 22255 2950 22345 2950 3 0 0 0 -1 -1
L 22200 3000 22400 3000 3 0 0 0 -1 -1
P 22300 3000 22300 3200 1 0 1
{
T 22358 3061 5 4 0 1 0 0 1
pinnumber=1
T 22358 3061 5 4 0 0 0 0 1
pinseq=1
T 22358 3061 5 4 0 1 0 0 1
pinlabel=1
T 22358 3061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 22300 8800 1 0 0 EMBEDDEDgnd-1.sym
[
T 22600 8850 8 10 0 0 0 0 1
net=GND:1
L 22380 8810 22420 8810 3 0 0 0 -1 -1
L 22355 8850 22445 8850 3 0 0 0 -1 -1
L 22300 8900 22500 8900 3 0 0 0 -1 -1
P 22400 8900 22400 9100 1 0 1
{
T 22458 8961 5 4 0 1 0 0 1
pinnumber=1
T 22458 8961 5 4 0 0 0 0 1
pinseq=1
T 22458 8961 5 4 0 1 0 0 1
pinlabel=1
T 22458 8961 5 4 0 1 0 0 1
pintype=pwr
}
]
C 14500 3600 1 0 0 EMBEDDEDgnd-1.sym
[
T 14800 3650 8 10 0 0 0 0 1
net=GND:1
L 14580 3610 14620 3610 3 0 0 0 -1 -1
L 14555 3650 14645 3650 3 0 0 0 -1 -1
L 14500 3700 14700 3700 3 0 0 0 -1 -1
P 14600 3700 14600 3900 1 0 1
{
T 14658 3761 5 4 0 1 0 0 1
pinnumber=1
T 14658 3761 5 4 0 0 0 0 1
pinseq=1
T 14658 3761 5 4 0 1 0 0 1
pinlabel=1
T 14658 3761 5 4 0 1 0 0 1
pintype=pwr
}
]
N 14600 4000 14600 3900 4
N 15300 9400 15300 9300 4
C 18300 9400 1 0 0 EMBEDDEDhmc544.sym
[
T 18295 9100 8 10 0 1 0 0 1
footprint=SOT26
T 19295 10100 8 10 0 1 0 0 1
device=HMC544
T 18695 10100 8 10 0 1 0 0 1
refdes=U?
P 20500 9700 20100 9700 1 0 0
{
T 20500 9700 5 10 0 0 0 6 1
pintype=pas
T 20045 9695 5 10 1 1 0 6 1
pinlabel=RFC
T 20195 9745 5 10 1 1 0 0 1
pinnumber=5
T 20500 9700 5 10 0 0 0 6 1
pinseq=5
}
P 20500 9500 20100 9500 1 0 0
{
T 20500 9500 5 10 0 0 180 0 1
pintype=pas
T 20045 9495 5 10 1 1 0 6 1
pinlabel=B
T 20195 9545 5 10 1 1 0 0 1
pinnumber=4
T 20500 9500 5 10 0 0 180 0 1
pinseq=4
}
P 18300 9500 18700 9500 1 0 0
{
T 18300 9500 5 10 0 0 0 0 1
pintype=pas
T 18755 9495 5 10 1 1 0 0 1
pinlabel=RF1
T 18605 9545 5 10 1 1 0 6 1
pinnumber=3
T 18300 9500 5 10 0 0 0 0 1
pinseq=3
}
P 18300 9700 18700 9700 1 0 0
{
T 18300 9700 5 10 0 0 0 0 1
pintype=pas
T 18755 9695 5 10 1 1 0 0 1
pinlabel=GND
T 18605 9745 5 10 1 1 0 6 1
pinnumber=2
T 18300 9700 5 10 0 0 0 0 1
pinseq=2
}
P 18300 9900 18700 9900 1 0 0
{
T 18300 9900 5 10 0 0 0 0 1
pintype=pas
T 18755 9895 5 10 1 1 0 0 1
pinlabel=RF2
T 18605 9945 5 10 1 1 0 6 1
pinnumber=1
T 18300 9900 5 10 0 0 0 0 1
pinseq=1
}
P 20100 9900 20500 9900 1 0 1
{
T 20195 9945 5 10 1 1 0 0 1
pinnumber=6
T 20250 9850 5 10 0 0 180 6 1
pinseq=6
T 20045 9895 5 10 1 1 0 6 1
pinlabel=A
T 20250 9850 5 10 0 1 180 6 1
pintype=pas
}
B 18700 9400 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 18695 10100 5 10 1 1 0 0 1
refdes=U206
T 19295 10100 5 10 1 1 0 0 1
device=HMC544
T 18295 9100 5 10 0 1 0 0 1
footprint=SOT26
}
N 20100 10800 20800 10800 4
C 17800 9400 1 0 0 EMBEDDEDgnd-1.sym
[
T 18100 9450 8 10 0 0 0 0 1
net=GND:1
L 17880 9410 17920 9410 3 0 0 0 -1 -1
L 17855 9450 17945 9450 3 0 0 0 -1 -1
L 17800 9500 18000 9500 3 0 0 0 -1 -1
P 17900 9500 17900 9700 1 0 1
{
T 17958 9561 5 4 0 1 0 0 1
pinnumber=1
T 17958 9561 5 4 0 0 0 0 1
pinseq=1
T 17958 9561 5 4 0 1 0 0 1
pinlabel=1
T 17958 9561 5 4 0 1 0 0 1
pintype=pwr
}
]
N 18300 9700 17900 9700 4
N 20800 10800 20800 9500 4
N 20800 9500 20500 9500 4
N 20100 10500 20700 10500 4
N 20700 10500 20700 9900 4
N 20700 9900 20500 9900 4
C 20100 10700 1 0 1 EMBEDDEDio-1.sym
[
P 20100 10800 19900 10800 1 0 0
{
T 19850 11050 5 10 0 0 0 6 1
pintype=io
T 19850 11150 5 10 0 0 0 6 1
pinseq=1
T 19850 10950 9 10 0 0 0 6 1
pinlabel=I/O
T 19950 10850 5 10 0 1 0 0 1
pinnumber=1
}
L 19400 10900 19300 10800 3 0 0 0 -1 -1
L 19300 10800 19400 10700 3 0 0 0 -1 -1
L 19900 10800 19800 10700 3 0 0 0 -1 -1
L 19800 10900 19900 10800 3 0 0 0 -1 -1
L 19800 10900 19400 10900 3 0 0 0 -1 -1
L 19800 10700 19400 10700 3 0 0 0 -1 -1
T 19200 10900 5 10 0 0 0 6 1
net=IO:1
T 19900 11300 5 10 0 0 0 6 1
device=none
T 19900 11400 5 10 0 0 0 6 1
description=I/O module port
T 19200 10800 5 10 0 1 0 7 1
value=IO
]
{
T 19200 10900 5 10 0 0 0 6 1
net=TX:1
T 19200 10800 5 10 1 1 0 7 1
value=/TX
}
C 20100 10400 1 0 1 EMBEDDEDio-1.sym
[
P 20100 10500 19900 10500 1 0 0
{
T 19850 10750 5 10 0 0 0 6 1
pintype=io
T 19850 10850 5 10 0 0 0 6 1
pinseq=1
T 19850 10650 9 10 0 0 0 6 1
pinlabel=I/O
T 19950 10550 5 10 0 1 0 0 1
pinnumber=1
}
L 19400 10600 19300 10500 3 0 0 0 -1 -1
L 19300 10500 19400 10400 3 0 0 0 -1 -1
L 19900 10500 19800 10400 3 0 0 0 -1 -1
L 19800 10600 19900 10500 3 0 0 0 -1 -1
L 19800 10600 19400 10600 3 0 0 0 -1 -1
L 19800 10400 19400 10400 3 0 0 0 -1 -1
T 19200 10600 5 10 0 0 0 6 1
net=IO:1
T 19900 11000 5 10 0 0 0 6 1
device=none
T 19900 11100 5 10 0 0 0 6 1
description=I/O module port
T 19200 10500 5 10 0 1 0 7 1
value=IO
]
{
T 19200 10600 5 10 0 0 0 6 1
net=/TX:1
T 19200 10500 5 10 1 1 0 7 1
value=TX
}
C 2900 17100 1 0 1 EMBEDDEDio-1.sym
[
P 2900 17200 2700 17200 1 0 0
{
T 2650 17450 5 10 0 0 0 6 1
pintype=io
T 2650 17550 5 10 0 0 0 6 1
pinseq=1
T 2650 17350 9 10 0 0 0 6 1
pinlabel=I/O
T 2750 17250 5 10 0 1 0 0 1
pinnumber=1
}
L 2200 17300 2100 17200 3 0 0 0 -1 -1
L 2100 17200 2200 17100 3 0 0 0 -1 -1
L 2700 17200 2600 17100 3 0 0 0 -1 -1
L 2600 17300 2700 17200 3 0 0 0 -1 -1
L 2600 17300 2200 17300 3 0 0 0 -1 -1
L 2600 17100 2200 17100 3 0 0 0 -1 -1
T 2000 17300 5 10 0 0 0 6 1
net=IO:1
T 2700 17700 5 10 0 0 0 6 1
device=none
T 2700 17800 5 10 0 0 0 6 1
description=I/O module port
T 2000 17200 5 10 0 1 0 7 1
value=IO
]
{
T 2000 17300 5 10 0 0 0 6 1
net=SW1:1
T 2000 16900 5 10 1 1 0 7 1
value=SW1
}
C 2900 16800 1 0 1 EMBEDDEDio-1.sym
[
P 2900 16900 2700 16900 1 0 0
{
T 2650 17150 5 10 0 0 0 6 1
pintype=io
T 2650 17250 5 10 0 0 0 6 1
pinseq=1
T 2650 17050 9 10 0 0 0 6 1
pinlabel=I/O
T 2750 16950 5 10 0 1 0 0 1
pinnumber=1
}
L 2200 17000 2100 16900 3 0 0 0 -1 -1
L 2100 16900 2200 16800 3 0 0 0 -1 -1
L 2700 16900 2600 16800 3 0 0 0 -1 -1
L 2600 17000 2700 16900 3 0 0 0 -1 -1
L 2600 17000 2200 17000 3 0 0 0 -1 -1
L 2600 16800 2200 16800 3 0 0 0 -1 -1
T 2000 17000 5 10 0 0 0 6 1
net=IO:1
T 2700 17400 5 10 0 0 0 6 1
device=none
T 2700 17500 5 10 0 0 0 6 1
description=I/O module port
T 2000 16900 5 10 0 1 0 7 1
value=IO
]
{
T 2000 17000 5 10 0 0 0 6 1
net=/SW1:1
T 2000 16900 5 10 1 1 0 7 1
value=/SW1
}
C 2600 2000 1 0 1 EMBEDDEDio-1.sym
[
P 2600 2100 2400 2100 1 0 0
{
T 2350 2350 5 10 0 0 0 6 1
pintype=io
T 2350 2450 5 10 0 0 0 6 1
pinseq=1
T 2350 2250 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 2150 5 10 0 1 0 0 1
pinnumber=1
}
L 1900 2200 1800 2100 3 0 0 0 -1 -1
L 1800 2100 1900 2000 3 0 0 0 -1 -1
L 2400 2100 2300 2000 3 0 0 0 -1 -1
L 2300 2200 2400 2100 3 0 0 0 -1 -1
L 2300 2200 1900 2200 3 0 0 0 -1 -1
L 2300 2000 1900 2000 3 0 0 0 -1 -1
T 1700 2200 5 10 0 0 0 6 1
net=IO:1
T 2400 2600 5 10 0 0 0 6 1
device=none
T 2400 2700 5 10 0 0 0 6 1
description=I/O module port
T 1700 2100 5 10 0 1 0 7 1
value=IO
]
{
T 1700 2200 5 10 0 0 0 6 1
net=SW2:1
T 1700 2100 5 10 1 1 0 7 1
value=SW2
}
C 2600 1700 1 0 1 EMBEDDEDio-1.sym
[
P 2600 1800 2400 1800 1 0 0
{
T 2350 2050 5 10 0 0 0 6 1
pintype=io
T 2350 2150 5 10 0 0 0 6 1
pinseq=1
T 2350 1950 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 1850 5 10 0 1 0 0 1
pinnumber=1
}
L 1900 1900 1800 1800 3 0 0 0 -1 -1
L 1800 1800 1900 1700 3 0 0 0 -1 -1
L 2400 1800 2300 1700 3 0 0 0 -1 -1
L 2300 1900 2400 1800 3 0 0 0 -1 -1
L 2300 1900 1900 1900 3 0 0 0 -1 -1
L 2300 1700 1900 1700 3 0 0 0 -1 -1
T 1700 1900 5 10 0 0 0 6 1
net=IO:1
T 2400 2300 5 10 0 0 0 6 1
device=none
T 2400 2400 5 10 0 0 0 6 1
description=I/O module port
T 1700 1800 5 10 0 1 0 7 1
value=IO
]
{
T 1700 1900 5 10 0 0 0 6 1
net=/SW2:1
T 1700 1800 5 10 1 1 0 7 1
value=/SW2
}
C 2600 4000 1 0 1 EMBEDDEDio-1.sym
[
T 1700 4200 5 10 0 0 0 6 1
net=IO:1
T 2400 4600 5 10 0 0 0 6 1
device=none
T 2400 4700 5 10 0 0 0 6 1
description=I/O module port
T 1700 4100 5 10 0 1 0 7 1
value=IO
P 2600 4100 2400 4100 1 0 0
{
T 2350 4350 5 10 0 0 0 6 1
pintype=io
T 2350 4450 5 10 0 0 0 6 1
pinseq=1
T 2350 4250 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 4150 5 10 0 1 0 0 1
pinnumber=1
}
L 1900 4200 1800 4100 3 0 0 0 -1 -1
L 1800 4100 1900 4000 3 0 0 0 -1 -1
L 2400 4100 2300 4000 3 0 0 0 -1 -1
L 2300 4200 2400 4100 3 0 0 0 -1 -1
L 2300 4200 1900 4200 3 0 0 0 -1 -1
L 2300 4000 1900 4000 3 0 0 0 -1 -1
]
{
T 1700 4200 5 10 0 0 0 6 1
net=RX+:1
T 1700 4100 5 10 1 1 0 7 1
value=RX+
}
C 2900 14700 1 0 1 EMBEDDEDio-1.sym
[
T 2000 14900 5 10 0 0 0 6 1
net=IO:1
T 2700 15300 5 10 0 0 0 6 1
device=none
T 2700 15400 5 10 0 0 0 6 1
description=I/O module port
T 2000 14800 5 10 0 1 0 7 1
value=IO
P 2900 14800 2700 14800 1 0 0
{
T 2750 14850 5 10 0 1 0 0 1
pinnumber=1
T 2650 14950 9 10 0 0 0 6 1
pinlabel=I/O
T 2650 15150 5 10 0 0 0 6 1
pinseq=1
T 2650 15050 5 10 0 0 0 6 1
pintype=io
}
L 2200 14900 2100 14800 3 0 0 0 -1 -1
L 2100 14800 2200 14700 3 0 0 0 -1 -1
L 2700 14800 2600 14700 3 0 0 0 -1 -1
L 2600 14900 2700 14800 3 0 0 0 -1 -1
L 2600 14900 2200 14900 3 0 0 0 -1 -1
L 2600 14700 2200 14700 3 0 0 0 -1 -1
]
{
T 2000 14900 5 10 0 0 0 6 1
net=TX+:1
T 2000 14800 5 10 1 1 0 7 1
value=TX+
}
C 8400 14500 1 0 1 EMBEDDEDpe4283.sym
[
B 6600 14500 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 6600 15000 6200 15000 1 0 1
{
T 6505 15045 5 10 1 1 0 6 1
pinnumber=6
T 6450 14950 5 10 0 0 180 0 1
pinseq=6
T 6655 14995 5 10 1 1 0 0 1
pinlabel=V2
T 6450 14950 5 10 0 1 180 0 1
pintype=pas
}
P 8400 15000 8000 15000 1 0 0
{
T 8400 15000 5 10 0 0 0 6 1
pintype=pas
T 7945 14995 5 10 1 1 0 6 1
pinlabel=RF1
T 8095 15045 5 10 1 1 0 0 1
pinnumber=1
T 8400 15000 5 10 0 0 0 6 1
pinseq=1
}
P 8400 14800 8000 14800 1 0 0
{
T 8400 14800 5 10 0 0 0 6 1
pintype=pas
T 7945 14795 5 10 1 1 0 6 1
pinlabel=GND
T 8095 14845 5 10 1 1 0 0 1
pinnumber=2
T 8400 14800 5 10 0 0 0 6 1
pinseq=2
}
P 8400 14600 8000 14600 1 0 0
{
T 8400 14600 5 10 0 0 0 6 1
pintype=pas
T 7945 14595 5 10 1 1 0 6 1
pinlabel=RF2
T 8095 14645 5 10 1 1 0 0 1
pinnumber=3
T 8400 14600 5 10 0 0 0 6 1
pinseq=3
}
P 6200 14600 6600 14600 1 0 0
{
T 6200 14600 5 10 0 0 180 6 1
pintype=pas
T 6655 14595 5 10 1 1 0 0 1
pinlabel=V1
T 6505 14645 5 10 1 1 0 6 1
pinnumber=4
T 6200 14600 5 10 0 0 180 6 1
pinseq=4
}
P 6200 14800 6600 14800 1 0 0
{
T 6200 14800 5 10 0 0 0 0 1
pintype=pas
T 6655 14795 5 10 1 1 0 0 1
pinlabel=RFC
T 6505 14845 5 10 1 1 0 6 1
pinnumber=5
T 6200 14800 5 10 0 0 0 0 1
pinseq=5
}
T 8005 15200 8 10 0 1 0 6 1
refdes=U?
T 7405 15200 8 10 0 1 0 6 1
device=PE4283
T 8405 14200 8 10 0 1 0 6 1
footprint=SOT26
]
{
T 8005 15200 5 10 1 1 0 6 1
refdes=U201
T 7405 15200 5 10 1 1 0 6 1
device=PE4283
T 8405 14200 5 10 0 1 0 6 1
footprint=SOT326
}
C 17100 4000 1 0 0 EMBEDDEDpe4283.sym
[
T 17495 4700 8 10 0 1 0 0 1
refdes=U?
T 18095 4700 8 10 0 1 0 0 1
device=PE4283
T 17095 3700 8 10 0 1 0 0 1
footprint=SOT26
B 17500 4000 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 18900 4500 19300 4500 1 0 1
{
T 19050 4450 5 10 0 1 180 6 1
pintype=pas
T 18845 4495 5 10 1 1 0 6 1
pinlabel=V2
T 19050 4450 5 10 0 0 180 6 1
pinseq=6
T 18995 4545 5 10 1 1 0 0 1
pinnumber=6
}
P 17100 4500 17500 4500 1 0 0
{
T 17100 4500 5 10 0 0 0 0 1
pinseq=1
T 17405 4545 5 10 1 1 0 6 1
pinnumber=1
T 17555 4495 5 10 1 1 0 0 1
pinlabel=RF1
T 17100 4500 5 10 0 0 0 0 1
pintype=pas
}
P 17100 4300 17500 4300 1 0 0
{
T 17100 4300 5 10 0 0 0 0 1
pinseq=2
T 17405 4345 5 10 1 1 0 6 1
pinnumber=2
T 17555 4295 5 10 1 1 0 0 1
pinlabel=GND
T 17100 4300 5 10 0 0 0 0 1
pintype=pas
}
P 17100 4100 17500 4100 1 0 0
{
T 17100 4100 5 10 0 0 0 0 1
pinseq=3
T 17405 4145 5 10 1 1 0 6 1
pinnumber=3
T 17555 4095 5 10 1 1 0 0 1
pinlabel=RF2
T 17100 4100 5 10 0 0 0 0 1
pintype=pas
}
P 19300 4100 18900 4100 1 0 0
{
T 19300 4100 5 10 0 0 180 0 1
pinseq=4
T 18995 4145 5 10 1 1 0 0 1
pinnumber=4
T 18845 4095 5 10 1 1 0 6 1
pinlabel=V1
T 19300 4100 5 10 0 0 180 0 1
pintype=pas
}
P 19300 4300 18900 4300 1 0 0
{
T 19300 4300 5 10 0 0 0 6 1
pinseq=5
T 18995 4345 5 10 1 1 0 0 1
pinnumber=5
T 18845 4295 5 10 1 1 0 6 1
pinlabel=RFC
T 19300 4300 5 10 0 0 0 6 1
pintype=pas
}
]
{
T 17495 4700 5 10 1 1 0 0 1
refdes=U209
T 18095 4700 5 10 1 1 0 0 1
device=PE4283
T 17095 3700 5 10 0 1 0 0 1
footprint=SOT326
}
C 5400 3800 1 0 1 EMBEDDEDpe4283.sym
[
T 5005 4500 8 10 0 1 0 6 1
refdes=U?
T 4405 4500 8 10 0 1 0 6 1
device=PE4283
T 5405 3500 8 10 0 1 0 6 1
footprint=SOT26
B 3600 3800 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3600 4300 3200 4300 1 0 1
{
T 3450 4250 5 10 0 1 180 0 1
pintype=pas
T 3655 4295 5 10 1 1 0 0 1
pinlabel=V2
T 3450 4250 5 10 0 0 180 0 1
pinseq=6
T 3505 4345 5 10 1 1 0 6 1
pinnumber=6
}
P 5400 4300 5000 4300 1 0 0
{
T 5400 4300 5 10 0 0 0 6 1
pinseq=1
T 5095 4345 5 10 1 1 0 0 1
pinnumber=1
T 4945 4295 5 10 1 1 0 6 1
pinlabel=RF1
T 5400 4300 5 10 0 0 0 6 1
pintype=pas
}
P 5400 4100 5000 4100 1 0 0
{
T 5400 4100 5 10 0 0 0 6 1
pinseq=2
T 5095 4145 5 10 1 1 0 0 1
pinnumber=2
T 4945 4095 5 10 1 1 0 6 1
pinlabel=GND
T 5400 4100 5 10 0 0 0 6 1
pintype=pas
}
P 5400 3900 5000 3900 1 0 0
{
T 5400 3900 5 10 0 0 0 6 1
pinseq=3
T 5095 3945 5 10 1 1 0 0 1
pinnumber=3
T 4945 3895 5 10 1 1 0 6 1
pinlabel=RF2
T 5400 3900 5 10 0 0 0 6 1
pintype=pas
}
P 3200 3900 3600 3900 1 0 0
{
T 3200 3900 5 10 0 0 180 6 1
pinseq=4
T 3505 3945 5 10 1 1 0 6 1
pinnumber=4
T 3655 3895 5 10 1 1 0 0 1
pinlabel=V1
T 3200 3900 5 10 0 0 180 6 1
pintype=pas
}
P 3200 4100 3600 4100 1 0 0
{
T 3200 4100 5 10 0 0 0 0 1
pinseq=5
T 3505 4145 5 10 1 1 0 6 1
pinnumber=5
T 3655 4095 5 10 1 1 0 0 1
pinlabel=RFC
T 3200 4100 5 10 0 0 0 0 1
pintype=pas
}
]
{
T 5005 4500 5 10 1 1 0 6 1
refdes=U207
T 4405 4500 5 10 1 1 0 6 1
device=PE4283
T 5405 3500 5 10 0 1 0 6 1
footprint=SOT326
}
C 13600 14200 1 0 0 EMBEDDEDpe4283.sym
[
T 13995 14900 8 10 0 1 0 0 1
refdes=U?
T 14595 14900 8 10 0 1 0 0 1
device=PE4283
T 13595 13900 8 10 0 1 0 0 1
footprint=SOT26
B 14000 14200 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 15400 14700 15800 14700 1 0 1
{
T 15550 14650 5 10 0 1 180 6 1
pintype=pas
T 15345 14695 5 10 1 1 0 6 1
pinlabel=V2
T 15550 14650 5 10 0 0 180 6 1
pinseq=6
T 15495 14745 5 10 1 1 0 0 1
pinnumber=6
}
P 13600 14700 14000 14700 1 0 0
{
T 13600 14700 5 10 0 0 0 0 1
pinseq=1
T 13905 14745 5 10 1 1 0 6 1
pinnumber=1
T 14055 14695 5 10 1 1 0 0 1
pinlabel=RF1
T 13600 14700 5 10 0 0 0 0 1
pintype=pas
}
P 13600 14500 14000 14500 1 0 0
{
T 13600 14500 5 10 0 0 0 0 1
pinseq=2
T 13905 14545 5 10 1 1 0 6 1
pinnumber=2
T 14055 14495 5 10 1 1 0 0 1
pinlabel=GND
T 13600 14500 5 10 0 0 0 0 1
pintype=pas
}
P 13600 14300 14000 14300 1 0 0
{
T 13600 14300 5 10 0 0 0 0 1
pinseq=3
T 13905 14345 5 10 1 1 0 6 1
pinnumber=3
T 14055 14295 5 10 1 1 0 0 1
pinlabel=RF2
T 13600 14300 5 10 0 0 0 0 1
pintype=pas
}
P 15800 14300 15400 14300 1 0 0
{
T 15800 14300 5 10 0 0 180 0 1
pinseq=4
T 15495 14345 5 10 1 1 0 0 1
pinnumber=4
T 15345 14295 5 10 1 1 0 6 1
pinlabel=V1
T 15800 14300 5 10 0 0 180 0 1
pintype=pas
}
P 15800 14500 15400 14500 1 0 0
{
T 15800 14500 5 10 0 0 0 6 1
pinseq=5
T 15495 14545 5 10 1 1 0 0 1
pinnumber=5
T 15345 14495 5 10 1 1 0 6 1
pinlabel=RFC
T 15800 14500 5 10 0 0 0 6 1
pintype=pas
}
]
{
T 14095 15000 5 10 1 1 0 0 1
refdes=U204
T 14695 15000 5 10 1 1 0 0 1
device=PE4283
T 13595 13900 5 10 0 1 0 0 1
footprint=SOT326
}
C 16700 3900 1 0 0 EMBEDDEDgnd-1.sym
[
L 16780 3910 16820 3910 3 0 0 0 -1 -1
L 16755 3950 16845 3950 3 0 0 0 -1 -1
L 16700 4000 16900 4000 3 0 0 0 -1 -1
P 16800 4000 16800 4200 1 0 1
{
T 16858 4061 5 4 0 1 0 0 1
pintype=pwr
T 16858 4061 5 4 0 1 0 0 1
pinlabel=1
T 16858 4061 5 4 0 0 0 0 1
pinseq=1
T 16858 4061 5 4 0 1 0 0 1
pinnumber=1
}
T 17000 3950 8 10 0 0 0 0 1
net=GND:1
]
N 17100 4300 16800 4300 4
N 2600 4100 3200 4100 4
N 6200 2400 6200 4300 4
N 6200 2400 14300 2400 4
N 14300 3400 14300 2400 4
N 2900 14800 3600 14800 4
N 12700 14700 12700 13800 4
N 12700 13800 8500 13800 4
N 14100 4500 13800 4500 4
N 15100 4500 15400 4500 4
N 20500 9700 21100 9700 4
N 15800 9900 16800 9900 4
C 15400 4300 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 15800 4500 15600 4500 3 0 0 0 -1 -1
L 16100 4500 15900 4500 3 0 0 0 -1 -1
L 15900 4700 15900 4300 3 0 0 0 -1 -1
L 15800 4700 15800 4300 3 0 0 0 -1 -1
P 16300 4500 16100 4500 1 0 0
{
T 16100 4500 5 8 0 1 0 8 1
pintype=pas
T 16100 4500 9 8 0 1 0 6 1
pinlabel=2
T 16150 4450 5 8 0 1 0 2 1
pinseq=2
T 16150 4550 5 8 0 1 0 0 1
pinnumber=2
}
P 15400 4500 15600 4500 1 0 0
{
T 15600 4500 5 8 0 1 0 2 1
pintype=pas
T 15600 4500 9 8 0 1 0 0 1
pinlabel=1
T 15550 4450 5 8 0 1 0 8 1
pinseq=1
T 15550 4550 5 8 0 1 0 6 1
pinnumber=1
}
T 15600 5200 5 10 0 0 0 0 1
symversion=0.1
T 15600 5400 5 10 0 0 0 0 1
numslots=0
T 15600 5600 5 10 0 0 0 0 1
description=capacitor
T 15600 4800 8 10 0 1 0 0 1
refdes=C?
T 15600 5000 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 15600 5000 5 10 0 0 0 0 1
device=CAPACITOR
T 15600 5000 5 10 1 1 0 0 1
refdes=C221
T 15600 5200 5 10 0 0 0 0 1
symversion=0.1
T 15600 4800 5 10 1 1 0 0 1
value=100pf
T 15400 4300 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 5800 3800 1 0 0 EMBEDDEDgnd-1.sym
[
L 5880 3810 5920 3810 3 0 0 0 -1 -1
L 5855 3850 5945 3850 3 0 0 0 -1 -1
L 5800 3900 6000 3900 3 0 0 0 -1 -1
P 5900 3900 5900 4100 1 0 1
{
T 5958 3961 5 4 0 1 0 0 1
pintype=pwr
T 5958 3961 5 4 0 1 0 0 1
pinlabel=1
T 5958 3961 5 4 0 0 0 0 1
pinseq=1
T 5958 3961 5 4 0 1 0 0 1
pinnumber=1
}
T 6100 3850 8 10 0 0 0 0 1
net=GND:1
]
N 5400 4100 5900 4100 4
N 22400 9200 22400 9100 4
C 15400 10800 1 180 0 EMBEDDEDgnd-1.sym
[
L 15320 10790 15280 10790 3 0 0 0 -1 -1
L 15345 10750 15255 10750 3 0 0 0 -1 -1
L 15400 10700 15200 10700 3 0 0 0 -1 -1
P 15300 10700 15300 10500 1 0 1
{
T 15242 10639 5 4 0 1 180 0 1
pinnumber=1
T 15242 10639 5 4 0 0 180 0 1
pinseq=1
T 15242 10639 5 4 0 1 180 0 1
pinlabel=1
T 15242 10639 5 4 0 1 180 0 1
pintype=pwr
}
T 15100 10750 8 10 0 0 180 0 1
net=GND:1
]
C 16500 11500 1 90 0 EMBEDDEDresistor-1.sym
[
L 16300 12100 16500 12000 3 0 0 0 -1 -1
L 16500 12000 16300 11900 3 0 0 0 -1 -1
L 16300 11900 16500 11800 3 0 0 0 -1 -1
L 16500 11800 16300 11700 3 0 0 0 -1 -1
T 16100 11800 5 10 0 0 90 0 1
device=RESISTOR
L 16300 12100 16500 12200 3 0 0 0 -1 -1
L 16500 12200 16400 12250 3 0 0 0 -1 -1
P 16400 12400 16400 12250 1 0 0
{
T 16350 12300 5 8 0 1 90 0 1
pinnumber=2
T 16350 12300 5 8 0 0 90 0 1
pinseq=2
T 16350 12300 5 8 0 1 90 0 1
pinlabel=2
T 16350 12300 5 8 0 1 90 0 1
pintype=pas
}
P 16400 11500 16400 11652 1 0 0
{
T 16350 11600 5 8 0 1 90 0 1
pinnumber=1
T 16350 11600 5 8 0 0 90 0 1
pinseq=1
T 16350 11600 5 8 0 1 90 0 1
pinlabel=1
T 16350 11600 5 8 0 1 90 0 1
pintype=pas
}
L 16300 11701 16400 11650 3 0 0 0 -1 -1
T 16200 11700 8 10 0 1 90 0 1
refdes=R?
T 16500 11500 8 10 0 1 90 0 1
pins=2
T 16500 11500 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 16100 11800 5 10 0 0 90 0 1
device=RESISTOR
T 16200 12100 5 10 1 1 180 0 1
refdes=R208
T 15700 11700 5 10 1 1 0 0 1
value=51 1%
T 16500 11500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 16400 10200 16400 9900 4
N 15300 10500 15300 10400 4
N 17700 9900 18300 9900 4
C 16800 9700 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 17200 9900 17000 9900 3 0 0 0 -1 -1
L 17500 9900 17300 9900 3 0 0 0 -1 -1
L 17300 10100 17300 9700 3 0 0 0 -1 -1
L 17200 10100 17200 9700 3 0 0 0 -1 -1
P 17700 9900 17500 9900 1 0 0
{
T 17550 9950 5 8 0 1 0 0 1
pinnumber=2
T 17550 9850 5 8 0 1 0 2 1
pinseq=2
T 17500 9900 9 8 0 1 0 6 1
pinlabel=2
T 17500 9900 5 8 0 1 0 8 1
pintype=pas
}
P 16800 9900 17000 9900 1 0 0
{
T 16950 9950 5 8 0 1 0 6 1
pinnumber=1
T 16950 9850 5 8 0 1 0 8 1
pinseq=1
T 17000 9900 9 8 0 1 0 0 1
pinlabel=1
T 17000 9900 5 8 0 1 0 2 1
pintype=pas
}
T 17000 10600 5 10 0 0 0 0 1
symversion=0.1
T 17000 10800 5 10 0 0 0 0 1
numslots=0
T 17000 11000 5 10 0 0 0 0 1
description=capacitor
T 17000 10200 8 10 0 1 0 0 1
refdes=C?
T 17000 10400 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 17000 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 17000 10400 5 10 1 1 0 0 1
refdes=C213
T 17000 10600 5 10 0 0 0 0 1
symversion=0.1
T 17000 10200 5 10 1 1 0 0 1
value=100pf
T 16800 9700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 21100 9500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 21500 9700 21300 9700 3 0 0 0 -1 -1
L 21800 9700 21600 9700 3 0 0 0 -1 -1
L 21600 9900 21600 9500 3 0 0 0 -1 -1
L 21500 9900 21500 9500 3 0 0 0 -1 -1
P 22000 9700 21800 9700 1 0 0
{
T 21850 9750 5 8 0 1 0 0 1
pinnumber=2
T 21850 9650 5 8 0 1 0 2 1
pinseq=2
T 21800 9700 9 8 0 1 0 6 1
pinlabel=2
T 21800 9700 5 8 0 1 0 8 1
pintype=pas
}
P 21100 9700 21300 9700 1 0 0
{
T 21250 9750 5 8 0 1 0 6 1
pinnumber=1
T 21250 9650 5 8 0 1 0 8 1
pinseq=1
T 21300 9700 9 8 0 1 0 0 1
pinlabel=1
T 21300 9700 5 8 0 1 0 2 1
pintype=pas
}
T 21300 10400 5 10 0 0 0 0 1
symversion=0.1
T 21300 10600 5 10 0 0 0 0 1
numslots=0
T 21300 10800 5 10 0 0 0 0 1
description=capacitor
T 21300 10000 8 10 0 1 0 0 1
refdes=C?
T 21300 10200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 21300 10200 5 10 0 0 0 0 1
device=CAPACITOR
T 21300 10200 5 10 1 1 0 0 1
refdes=C214
T 21300 10400 5 10 0 0 0 0 1
symversion=0.1
T 21300 10000 5 10 1 1 0 0 1
value=100pf
T 21100 9500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 13600 9700 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 14000 9900 13800 9900 3 0 0 0 -1 -1
L 14300 9900 14100 9900 3 0 0 0 -1 -1
L 14100 10100 14100 9700 3 0 0 0 -1 -1
L 14000 10100 14000 9700 3 0 0 0 -1 -1
P 14500 9900 14300 9900 1 0 0
{
T 14300 9900 5 8 0 1 0 8 1
pintype=pas
T 14300 9900 9 8 0 1 0 6 1
pinlabel=2
T 14350 9850 5 8 0 1 0 2 1
pinseq=2
T 14350 9950 5 8 0 1 0 0 1
pinnumber=2
}
P 13600 9900 13800 9900 1 0 0
{
T 13800 9900 5 8 0 1 0 2 1
pintype=pas
T 13800 9900 9 8 0 1 0 0 1
pinlabel=1
T 13750 9850 5 8 0 1 0 8 1
pinseq=1
T 13750 9950 5 8 0 1 0 6 1
pinnumber=1
}
T 13800 10600 5 10 0 0 0 0 1
symversion=0.1
T 13800 10800 5 10 0 0 0 0 1
numslots=0
T 13800 11000 5 10 0 0 0 0 1
description=capacitor
T 13800 10200 8 10 0 1 0 0 1
refdes=C?
T 13800 10400 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 13800 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 13800 10400 5 10 1 1 0 0 1
refdes=C209
T 13800 10600 5 10 0 0 0 0 1
symversion=0.1
T 13800 10200 5 10 1 1 0 0 1
value=100pf
T 13600 9700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 14800 9900 14500 9900 4
N 18300 9500 18300 9000 4
N 18300 9000 20800 9000 4
N 20800 9000 20800 5100 4
C 15100 4000 1 0 1 EMBEDDEDMAR-8A+.sym
[
P 14600 5000 14600 4800 1 0 0
{
T 14700 4850 5 6 0 0 0 6 1
pinnumber=4
T 14700 4850 5 6 0 0 0 6 1
pinseq=4
T 14850 4850 5 6 1 1 0 6 1
pinlabel=GND
T 14700 4850 5 6 0 1 0 6 1
pintype=pas
}
P 14600 4200 14600 4000 1 0 1
{
T 14700 4050 5 6 0 1 0 6 1
pinnumber=2
T 14700 4050 5 6 0 0 0 6 1
pinseq=2
T 14850 4050 5 6 1 1 0 6 1
pinlabel=GND
T 14700 4050 5 6 0 1 0 6 1
pintype=pas
}
V 14600 4501 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 14200 4500 5 10 0 0 0 6 1
device=MAR-8A+
P 15100 4500 14900 4500 1 0 0
{
T 15000 4550 5 6 0 0 0 6 1
pinnumber=1
T 15000 4550 5 6 0 0 0 6 1
pinseq=1
T 15050 4550 5 6 1 1 0 6 1
pinlabel=IN
T 15000 4550 5 6 0 1 0 6 1
pintype=pas
}
L 14700 4500 14916 4500 3 0 0 0 -1 -1
T 14450 4875 8 10 0 1 0 6 1
refdes=U?
L 14600 4800 14600 4640 3 0 0 0 -1 -1
L 14600 4200 14600 4360 3 0 0 0 -1 -1
T 15105 3995 8 10 0 1 0 6 1
footprint=VV105
L 14700 4700 14400 4500 3 0 1 0 -1 -1
L 14400 4500 14700 4300 3 0 1 0 -1 -1
L 14700 4300 14700 4700 3 0 1 0 -1 -1
L 14400 4500 14300 4500 3 0 1 0 -1 -1
P 14100 4500 14300 4500 1 0 0
{
T 14205 4545 5 6 0 0 0 6 1
pinnumber=3
T 14200 4550 5 6 0 0 0 0 1
pinseq=3
T 14270 4545 5 6 1 1 0 6 1
pinlabel=OUT
T 14200 4550 5 6 0 1 0 0 1
pintype=pas
}
]
{
T 16000 4000 5 10 1 1 0 6 1
device=PSA4-5043+
T 15350 4175 5 10 1 1 0 6 1
refdes=U210
T 15105 3995 5 10 0 1 0 6 1
footprint=MINICIRCUITS_MMM1362
}
N 2900 17200 16300 17200 4
N 16300 14300 16300 17200 4
N 2900 16900 16100 16900 4
N 16100 16900 16100 14700 4
N 16100 14700 15800 14700 4
N 16300 14300 15800 14300 4
N 5900 14600 5900 16900 4
N 5900 14600 6200 14600 4
N 6100 15000 6100 17200 4
C 13400 13800 1 0 0 EMBEDDEDgnd-1.sym
[
L 13480 13810 13520 13810 3 0 0 0 -1 -1
L 13455 13850 13545 13850 3 0 0 0 -1 -1
L 13400 13900 13600 13900 3 0 0 0 -1 -1
P 13500 13900 13500 14100 1 0 1
{
T 13558 13961 5 4 0 1 0 0 1
pintype=pwr
T 13558 13961 5 4 0 1 0 0 1
pinlabel=1
T 13558 13961 5 4 0 0 0 0 1
pinseq=1
T 13558 13961 5 4 0 1 0 0 1
pinnumber=1
}
T 13700 13850 8 10 0 0 0 0 1
net=GND:1
]
N 13500 14100 13500 14500 4
C 8800 15000 1 0 0 EMBEDDEDgnd-1.sym
[
L 8880 15010 8920 15010 3 0 0 0 -1 -1
L 8855 15050 8945 15050 3 0 0 0 -1 -1
L 8800 15100 9000 15100 3 0 0 0 -1 -1
P 8900 15100 8900 15300 1 0 1
{
T 8958 15161 5 4 0 1 0 0 1
pintype=pwr
T 8958 15161 5 4 0 1 0 0 1
pinlabel=1
T 8958 15161 5 4 0 0 0 0 1
pinseq=1
T 8958 15161 5 4 0 1 0 0 1
pinnumber=1
}
T 9100 15050 8 10 0 0 0 0 1
net=GND:1
]
N 8700 14800 8400 14800 4
C 14700 5400 1 180 0 EMBEDDEDgnd-1.sym
[
L 14620 5390 14580 5390 3 0 0 0 -1 -1
L 14645 5350 14555 5350 3 0 0 0 -1 -1
L 14700 5300 14500 5300 3 0 0 0 -1 -1
P 14600 5300 14600 5100 1 0 1
{
T 14542 5239 5 4 0 1 180 0 1
pinnumber=1
T 14542 5239 5 4 0 0 180 0 1
pinseq=1
T 14542 5239 5 4 0 1 180 0 1
pinlabel=1
T 14542 5239 5 4 0 1 180 0 1
pintype=pwr
}
T 14400 5350 8 10 0 0 180 0 1
net=GND:1
]
N 14600 5100 14600 5000 4
N 22300 3000 22300 3200 4
C 14000 5200 1 90 0 EMBEDDEDinductor-1.sym
[
P 13900 6100 13900 5950 1 0 0
{
T 13850 6000 5 8 0 1 90 0 1
pinnumber=2
T 13950 6000 5 8 0 1 90 2 1
pinseq=2
T 13900 5900 9 8 0 1 90 6 1
pinlabel=2
T 13900 5900 5 8 0 1 90 8 1
pintype=pas
}
P 13900 5200 13900 5350 1 0 0
{
T 13850 5300 5 8 0 1 90 6 1
pinnumber=1
T 13950 5300 5 8 0 1 90 8 1
pinseq=1
T 13900 5400 9 8 0 1 90 0 1
pinlabel=1
T 13900 5400 5 8 0 1 90 2 1
pintype=pas
}
A 13900 5437 75 90 180 3 0 0 0 -1 -1
A 13900 5579 75 90 180 3 0 0 0 -1 -1
A 13900 5721 75 90 180 3 0 0 0 -1 -1
A 13900 5863 75 90 180 3 0 0 0 -1 -1
T 13500 5400 5 10 0 0 90 0 1
device=INDUCTOR
L 13900 5938 13900 5950 3 0 0 0 -1 -1
L 13900 5350 13900 5362 3 0 0 0 -1 -1
A 13900 5508 4 270 180 3 0 0 0 -1 -1
A 13900 5650 4 270 180 3 0 0 0 -1 -1
A 13900 5792 4 270 180 3 0 0 0 -1 -1
T 13700 5400 8 10 0 1 90 0 1
refdes=L?
T 12900 5400 5 10 0 0 90 0 1
description=inductor
T 13100 5400 5 10 0 0 90 0 1
numslots=0
T 13300 5400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 13500 5400 5 10 0 0 90 0 1
device=INDUCTOR
T 13700 5800 5 10 1 1 180 0 1
refdes=L206
T 13300 5400 5 10 0 0 90 0 1
symversion=0.1
T 14000 5200 5 10 0 0 0 0 1
footprint=1206_sm
}
N 13900 5200 13900 4500 4
C 13700 7000 1 0 0 EMBEDDED5V-plus-1.sym
[
L 13750 7200 14050 7200 3 0 0 0 -1 -1
P 13900 7000 13900 7200 1 0 0
{
T 13950 7050 5 6 0 1 0 0 1
pintype=pwr
T 13950 7050 5 6 0 1 0 0 1
pinlabel=1
T 13950 7050 5 6 0 0 0 0 1
pinseq=1
T 13950 7050 5 6 0 1 0 0 1
pinnumber=1
}
T 14000 7000 8 8 0 0 0 0 1
net=+5V:1
T 13775 7250 9 8 1 0 0 0 1
+5V
]
C 16200 12400 1 0 0 EMBEDDED5V-plus-1.sym
[
L 16250 12600 16550 12600 3 0 0 0 -1 -1
P 16400 12400 16400 12600 1 0 0
{
T 16450 12450 5 6 0 1 0 0 1
pintype=pwr
T 16450 12450 5 6 0 1 0 0 1
pinlabel=1
T 16450 12450 5 6 0 0 0 0 1
pinseq=1
T 16450 12450 5 6 0 1 0 0 1
pinnumber=1
}
T 16500 12400 8 8 0 0 0 0 1
net=+5V:1
T 16275 12650 9 8 1 0 0 0 1
+5V
]
C 14000 6100 1 90 0 EMBEDDEDresistor-1.sym
[
L 13800 6700 14000 6600 3 0 0 0 -1 -1
L 14000 6600 13800 6500 3 0 0 0 -1 -1
L 13800 6500 14000 6400 3 0 0 0 -1 -1
L 14000 6400 13800 6300 3 0 0 0 -1 -1
T 13600 6400 5 10 0 0 90 0 1
device=RESISTOR
L 13800 6700 14000 6800 3 0 0 0 -1 -1
L 14000 6800 13900 6850 3 0 0 0 -1 -1
P 13900 7000 13900 6850 1 0 0
{
T 13850 6900 5 8 0 1 90 0 1
pinnumber=2
T 13850 6900 5 8 0 0 90 0 1
pinseq=2
T 13850 6900 5 8 0 1 90 0 1
pinlabel=2
T 13850 6900 5 8 0 1 90 0 1
pintype=pas
}
P 13900 6100 13900 6252 1 0 0
{
T 13850 6200 5 8 0 1 90 0 1
pinnumber=1
T 13850 6200 5 8 0 0 90 0 1
pinseq=1
T 13850 6200 5 8 0 1 90 0 1
pinlabel=1
T 13850 6200 5 8 0 1 90 0 1
pintype=pas
}
L 13800 6301 13900 6250 3 0 0 0 -1 -1
T 13700 6300 8 10 0 1 90 0 1
refdes=R?
T 14000 6100 8 10 0 1 90 0 1
pins=2
T 14000 6100 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 13600 6400 5 10 0 0 90 0 1
device=RESISTOR
T 13700 6700 5 10 1 1 180 0 1
refdes=R209
T 13200 6300 5 10 1 1 0 0 1
value=60 1%
T 14000 6100 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 16500 10200 1 90 0 EMBEDDEDinductor-1.sym
[
P 16400 11100 16400 10950 1 0 0
{
T 16350 11000 5 8 0 1 90 0 1
pinnumber=2
T 16450 11000 5 8 0 1 90 2 1
pinseq=2
T 16400 10900 9 8 0 1 90 6 1
pinlabel=2
T 16400 10900 5 8 0 1 90 8 1
pintype=pas
}
P 16400 10200 16400 10350 1 0 0
{
T 16350 10300 5 8 0 1 90 6 1
pinnumber=1
T 16450 10300 5 8 0 1 90 8 1
pinseq=1
T 16400 10400 9 8 0 1 90 0 1
pinlabel=1
T 16400 10400 5 8 0 1 90 2 1
pintype=pas
}
A 16400 10437 75 90 180 3 0 0 0 -1 -1
A 16400 10579 75 90 180 3 0 0 0 -1 -1
A 16400 10721 75 90 180 3 0 0 0 -1 -1
A 16400 10863 75 90 180 3 0 0 0 -1 -1
T 16000 10400 5 10 0 0 90 0 1
device=INDUCTOR
L 16400 10938 16400 10950 3 0 0 0 -1 -1
L 16400 10350 16400 10362 3 0 0 0 -1 -1
A 16400 10508 4 270 180 3 0 0 0 -1 -1
A 16400 10650 4 270 180 3 0 0 0 -1 -1
A 16400 10792 4 270 180 3 0 0 0 -1 -1
T 16200 10400 8 10 0 1 90 0 1
refdes=L?
T 15400 10400 5 10 0 0 90 0 1
description=inductor
T 15600 10400 5 10 0 0 90 0 1
numslots=0
T 15800 10400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16000 10400 5 10 0 0 90 0 1
device=INDUCTOR
T 16200 10800 5 10 1 1 180 0 1
refdes=L205
T 15800 10400 5 10 0 0 90 0 1
symversion=0.1
T 16500 10200 5 10 0 0 0 0 1
footprint=my_0805
}
N 16400 11500 16900 11500 4
N 16900 11500 16900 12600 4
N 16900 12600 19700 12600 4
C 17900 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 17700 12100 17700 11900 3 0 0 0 -1 -1
L 17700 12400 17700 12200 3 0 0 0 -1 -1
L 17500 12200 17900 12200 3 0 0 0 -1 -1
L 17500 12100 17900 12100 3 0 0 0 -1 -1
P 17700 12600 17700 12400 1 0 0
{
T 17650 12450 5 8 0 1 90 0 1
pinnumber=2
T 17750 12450 5 8 0 1 90 2 1
pinseq=2
T 17700 12400 9 8 0 1 90 6 1
pinlabel=2
T 17700 12400 5 8 0 1 90 8 1
pintype=pas
}
P 17700 11700 17700 11900 1 0 0
{
T 17650 11850 5 8 0 1 90 6 1
pinnumber=1
T 17750 11850 5 8 0 1 90 8 1
pinseq=1
T 17700 11900 9 8 0 1 90 0 1
pinlabel=1
T 17700 11900 5 8 0 1 90 2 1
pintype=pas
}
T 17000 11900 5 10 0 0 90 0 1
symversion=0.1
T 16800 11900 5 10 0 0 90 0 1
numslots=0
T 16600 11900 5 10 0 0 90 0 1
description=capacitor
T 17400 11900 8 10 0 1 90 0 1
refdes=C?
T 17200 11900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 17200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 12300 5 10 1 1 180 0 1
refdes=C210
T 17000 11900 5 10 0 0 90 0 1
symversion=0.1
T 17500 12100 5 10 1 1 180 0 1
value=10uf
T 17900 11700 5 10 0 0 0 0 1
footprint=my_0805
}
C 18900 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 18700 12100 18700 11900 3 0 0 0 -1 -1
L 18700 12400 18700 12200 3 0 0 0 -1 -1
L 18500 12200 18900 12200 3 0 0 0 -1 -1
L 18500 12100 18900 12100 3 0 0 0 -1 -1
P 18700 12600 18700 12400 1 0 0
{
T 18650 12450 5 8 0 1 90 0 1
pinnumber=2
T 18750 12450 5 8 0 1 90 2 1
pinseq=2
T 18700 12400 9 8 0 1 90 6 1
pinlabel=2
T 18700 12400 5 8 0 1 90 8 1
pintype=pas
}
P 18700 11700 18700 11900 1 0 0
{
T 18650 11850 5 8 0 1 90 6 1
pinnumber=1
T 18750 11850 5 8 0 1 90 8 1
pinseq=1
T 18700 11900 9 8 0 1 90 0 1
pinlabel=1
T 18700 11900 5 8 0 1 90 2 1
pintype=pas
}
T 18000 11900 5 10 0 0 90 0 1
symversion=0.1
T 17800 11900 5 10 0 0 90 0 1
numslots=0
T 17600 11900 5 10 0 0 90 0 1
description=capacitor
T 18400 11900 8 10 0 1 90 0 1
refdes=C?
T 18200 11900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 18200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 18500 12300 5 10 1 1 180 0 1
refdes=C211
T 18000 11900 5 10 0 0 90 0 1
symversion=0.1
T 18500 12100 5 10 1 1 180 0 1
value=0.1uf
T 18900 11700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 19900 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 19700 12100 19700 11900 3 0 0 0 -1 -1
L 19700 12400 19700 12200 3 0 0 0 -1 -1
L 19500 12200 19900 12200 3 0 0 0 -1 -1
L 19500 12100 19900 12100 3 0 0 0 -1 -1
P 19700 12600 19700 12400 1 0 0
{
T 19650 12450 5 8 0 1 90 0 1
pinnumber=2
T 19750 12450 5 8 0 1 90 2 1
pinseq=2
T 19700 12400 9 8 0 1 90 6 1
pinlabel=2
T 19700 12400 5 8 0 1 90 8 1
pintype=pas
}
P 19700 11700 19700 11900 1 0 0
{
T 19650 11850 5 8 0 1 90 6 1
pinnumber=1
T 19750 11850 5 8 0 1 90 8 1
pinseq=1
T 19700 11900 9 8 0 1 90 0 1
pinlabel=1
T 19700 11900 5 8 0 1 90 2 1
pintype=pas
}
T 19000 11900 5 10 0 0 90 0 1
symversion=0.1
T 18800 11900 5 10 0 0 90 0 1
numslots=0
T 18600 11900 5 10 0 0 90 0 1
description=capacitor
T 19400 11900 8 10 0 1 90 0 1
refdes=C?
T 19200 11900 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 19200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 19500 12300 5 10 1 1 180 0 1
refdes=C212
T 19000 11900 5 10 0 0 90 0 1
symversion=0.1
T 19500 12100 5 10 1 1 180 0 1
value=0.01uf
T 19900 11700 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 17600 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 17680 11410 17720 11410 3 0 0 0 -1 -1
L 17655 11450 17745 11450 3 0 0 0 -1 -1
L 17600 11500 17800 11500 3 0 0 0 -1 -1
P 17700 11500 17700 11700 1 0 1
{
T 17758 11561 5 4 0 1 0 0 1
pinnumber=1
T 17758 11561 5 4 0 0 0 0 1
pinseq=1
T 17758 11561 5 4 0 1 0 0 1
pinlabel=1
T 17758 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 17900 11450 8 10 0 0 0 0 1
net=GND:1
]
C 18600 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 18680 11410 18720 11410 3 0 0 0 -1 -1
L 18655 11450 18745 11450 3 0 0 0 -1 -1
L 18600 11500 18800 11500 3 0 0 0 -1 -1
P 18700 11500 18700 11700 1 0 1
{
T 18758 11561 5 4 0 1 0 0 1
pinnumber=1
T 18758 11561 5 4 0 0 0 0 1
pinseq=1
T 18758 11561 5 4 0 1 0 0 1
pinlabel=1
T 18758 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 18900 11450 8 10 0 0 0 0 1
net=GND:1
]
C 19600 11400 1 0 0 EMBEDDEDgnd-1.sym
[
L 19680 11410 19720 11410 3 0 0 0 -1 -1
L 19655 11450 19745 11450 3 0 0 0 -1 -1
L 19600 11500 19800 11500 3 0 0 0 -1 -1
P 19700 11500 19700 11700 1 0 1
{
T 19758 11561 5 4 0 1 0 0 1
pinnumber=1
T 19758 11561 5 4 0 0 0 0 1
pinseq=1
T 19758 11561 5 4 0 1 0 0 1
pinlabel=1
T 19758 11561 5 4 0 1 0 0 1
pintype=pwr
}
T 19900 11450 8 10 0 0 0 0 1
net=GND:1
]
N 14300 6100 14300 7200 4
N 14300 7200 17100 7200 4
C 15300 6300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 15100 6700 15100 6500 3 0 0 0 -1 -1
L 15100 7000 15100 6800 3 0 0 0 -1 -1
L 14900 6800 15300 6800 3 0 0 0 -1 -1
L 14900 6700 15300 6700 3 0 0 0 -1 -1
P 15100 7200 15100 7000 1 0 0
{
T 15050 7050 5 8 0 1 90 0 1
pinnumber=2
T 15150 7050 5 8 0 1 90 2 1
pinseq=2
T 15100 7000 9 8 0 1 90 6 1
pinlabel=2
T 15100 7000 5 8 0 1 90 8 1
pintype=pas
}
P 15100 6300 15100 6500 1 0 0
{
T 15050 6450 5 8 0 1 90 6 1
pinnumber=1
T 15150 6450 5 8 0 1 90 8 1
pinseq=1
T 15100 6500 9 8 0 1 90 0 1
pinlabel=1
T 15100 6500 5 8 0 1 90 2 1
pintype=pas
}
T 14400 6500 5 10 0 0 90 0 1
symversion=0.1
T 14200 6500 5 10 0 0 90 0 1
numslots=0
T 14000 6500 5 10 0 0 90 0 1
description=capacitor
T 14800 6500 8 10 0 1 90 0 1
refdes=C?
T 14600 6500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 14600 6500 5 10 0 0 90 0 1
device=CAPACITOR
T 14400 6500 5 10 0 0 90 0 1
symversion=0.1
T 14900 6900 5 10 1 1 180 0 1
refdes=C218
T 14900 6700 5 10 1 1 180 0 1
value=10uf
T 15300 6300 5 10 0 0 0 0 1
footprint=my_0805
}
C 16300 6300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 16100 6700 16100 6500 3 0 0 0 -1 -1
L 16100 7000 16100 6800 3 0 0 0 -1 -1
L 15900 6800 16300 6800 3 0 0 0 -1 -1
L 15900 6700 16300 6700 3 0 0 0 -1 -1
P 16100 7200 16100 7000 1 0 0
{
T 16050 7050 5 8 0 1 90 0 1
pinnumber=2
T 16150 7050 5 8 0 1 90 2 1
pinseq=2
T 16100 7000 9 8 0 1 90 6 1
pinlabel=2
T 16100 7000 5 8 0 1 90 8 1
pintype=pas
}
P 16100 6300 16100 6500 1 0 0
{
T 16050 6450 5 8 0 1 90 6 1
pinnumber=1
T 16150 6450 5 8 0 1 90 8 1
pinseq=1
T 16100 6500 9 8 0 1 90 0 1
pinlabel=1
T 16100 6500 5 8 0 1 90 2 1
pintype=pas
}
T 15400 6500 5 10 0 0 90 0 1
symversion=0.1
T 15200 6500 5 10 0 0 90 0 1
numslots=0
T 15000 6500 5 10 0 0 90 0 1
description=capacitor
T 15800 6500 8 10 0 1 90 0 1
refdes=C?
T 15600 6500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 15600 6500 5 10 0 0 90 0 1
device=CAPACITOR
T 15400 6500 5 10 0 0 90 0 1
symversion=0.1
T 15900 6900 5 10 1 1 180 0 1
refdes=C219
T 15900 6700 5 10 1 1 180 0 1
value=0.1uf
T 16300 6300 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 17300 6300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 17100 6700 17100 6500 3 0 0 0 -1 -1
L 17100 7000 17100 6800 3 0 0 0 -1 -1
L 16900 6800 17300 6800 3 0 0 0 -1 -1
L 16900 6700 17300 6700 3 0 0 0 -1 -1
P 17100 7200 17100 7000 1 0 0
{
T 17050 7050 5 8 0 1 90 0 1
pinnumber=2
T 17150 7050 5 8 0 1 90 2 1
pinseq=2
T 17100 7000 9 8 0 1 90 6 1
pinlabel=2
T 17100 7000 5 8 0 1 90 8 1
pintype=pas
}
P 17100 6300 17100 6500 1 0 0
{
T 17050 6450 5 8 0 1 90 6 1
pinnumber=1
T 17150 6450 5 8 0 1 90 8 1
pinseq=1
T 17100 6500 9 8 0 1 90 0 1
pinlabel=1
T 17100 6500 5 8 0 1 90 2 1
pintype=pas
}
T 16400 6500 5 10 0 0 90 0 1
symversion=0.1
T 16200 6500 5 10 0 0 90 0 1
numslots=0
T 16000 6500 5 10 0 0 90 0 1
description=capacitor
T 16800 6500 8 10 0 1 90 0 1
refdes=C?
T 16600 6500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 16600 6500 5 10 0 0 90 0 1
device=CAPACITOR
T 16400 6500 5 10 0 0 90 0 1
symversion=0.1
T 16900 6900 5 10 1 1 180 0 1
refdes=C220
T 16900 6700 5 10 1 1 180 0 1
value=0.01uf
T 17300 6300 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 15000 6000 1 0 0 EMBEDDEDgnd-1.sym
[
L 15080 6010 15120 6010 3 0 0 0 -1 -1
L 15055 6050 15145 6050 3 0 0 0 -1 -1
L 15000 6100 15200 6100 3 0 0 0 -1 -1
P 15100 6100 15100 6300 1 0 1
{
T 15158 6161 5 4 0 1 0 0 1
pinnumber=1
T 15158 6161 5 4 0 0 0 0 1
pinseq=1
T 15158 6161 5 4 0 1 0 0 1
pinlabel=1
T 15158 6161 5 4 0 1 0 0 1
pintype=pwr
}
T 15300 6050 8 10 0 0 0 0 1
net=GND:1
]
C 16000 6000 1 0 0 EMBEDDEDgnd-1.sym
[
L 16080 6010 16120 6010 3 0 0 0 -1 -1
L 16055 6050 16145 6050 3 0 0 0 -1 -1
L 16000 6100 16200 6100 3 0 0 0 -1 -1
P 16100 6100 16100 6300 1 0 1
{
T 16158 6161 5 4 0 1 0 0 1
pinnumber=1
T 16158 6161 5 4 0 0 0 0 1
pinseq=1
T 16158 6161 5 4 0 1 0 0 1
pinlabel=1
T 16158 6161 5 4 0 1 0 0 1
pintype=pwr
}
T 16300 6050 8 10 0 0 0 0 1
net=GND:1
]
C 17000 6000 1 0 0 EMBEDDEDgnd-1.sym
[
L 17080 6010 17120 6010 3 0 0 0 -1 -1
L 17055 6050 17145 6050 3 0 0 0 -1 -1
L 17000 6100 17200 6100 3 0 0 0 -1 -1
P 17100 6100 17100 6300 1 0 1
{
T 17158 6161 5 4 0 1 0 0 1
pinnumber=1
T 17158 6161 5 4 0 0 0 0 1
pinseq=1
T 17158 6161 5 4 0 1 0 0 1
pinlabel=1
T 17158 6161 5 4 0 1 0 0 1
pintype=pwr
}
T 17300 6050 8 10 0 0 0 0 1
net=GND:1
]
N 14300 6100 13900 6100 4
N 2600 1800 14900 1800 4
N 14900 1800 14900 2800 4
N 14900 2800 20000 2800 4
N 20000 2800 20000 4500 4
N 20000 4500 19300 4500 4
N 2600 2100 14600 2100 4
N 14600 2100 14600 3100 4
N 2800 4300 2800 2100 4
N 3200 3900 3000 3900 4
N 3000 3900 3000 1800 4
N 16400 11500 16400 11100 4
N 15800 14500 16700 14500 4
N 16700 13100 16700 14500 4
N 16700 13100 13600 13100 4
N 13600 9900 13600 13100 4
T 21800 4100 9 10 1 0 0 0 1
RX Only
T 21900 10300 9 10 1 0 0 0 1
TX  / RX
C 10400 16100 1 0 1 EMBEDDEDio-1.sym
[
T 9500 16300 5 10 0 0 0 6 1
net=IO:1
T 10200 16700 5 10 0 0 0 6 1
device=none
T 10200 16800 5 10 0 0 0 6 1
description=I/O module port
T 9500 16200 5 10 0 1 0 7 1
value=IO
P 10400 16200 10200 16200 1 0 0
{
T 10250 16250 5 10 0 1 0 0 1
pinnumber=1
T 10150 16350 9 10 0 0 0 6 1
pinlabel=I/O
T 10150 16550 5 10 0 0 0 6 1
pinseq=1
T 10150 16450 5 10 0 0 0 6 1
pintype=io
}
L 9700 16300 9600 16200 3 0 0 0 -1 -1
L 9600 16200 9700 16100 3 0 0 0 -1 -1
L 10200 16200 10100 16100 3 0 0 0 -1 -1
L 10100 16300 10200 16200 3 0 0 0 -1 -1
L 10100 16300 9700 16300 3 0 0 0 -1 -1
L 10100 16100 9700 16100 3 0 0 0 -1 -1
]
{
T 9500 16300 5 10 0 0 0 6 1
net=LO1:1
T 9500 16200 5 10 1 1 0 7 1
value=LO1
}
C 9300 14300 1 0 0 EMBEDDEDade-1.sym
[
P 10700 14400 10400 14400 1 0 0
{
T 10495 14445 3 6 1 1 0 0 1
pinnumber=4
T 10728 14420 3 6 0 0 0 6 1
pinseq=4
T 10728 14420 3 6 0 0 0 6 1
pintype=pas
T 10345 14395 3 6 1 1 0 6 1
pinlabel=GND
}
P 10400 14600 10700 14600 1 0 1
{
T 10495 14645 3 6 1 1 0 0 1
pinnumber=5
T 10450 14580 3 6 0 0 180 6 1
pinseq=5
T 10450 14580 3 6 0 0 180 6 1
pintype=pas
T 10345 14595 3 6 1 1 0 6 1
pinlabel=GND
}
P 10700 14800 10400 14800 1 0 0
{
T 10495 14845 3 6 1 1 0 0 1
pinnumber=6
T 10698 14820 3 6 0 0 0 6 1
pinseq=6
T 10698 14820 3 6 0 0 0 6 1
pintype=pas
T 10345 14795 3 6 1 1 0 6 1
pinlabel=LO
}
B 9600 14300 800 600 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 9995 14950 8 10 0 1 0 0 1
device=ADE-1
T 8300 14100 8 10 0 1 0 0 1
footprint=MINICIRCUITS_CD636
P 9300 14600 9600 14600 1 0 0
{
T 9447 14620 3 6 1 1 0 0 1
pinnumber=2
T 9272 14620 3 6 0 0 0 0 1
pinseq=2
T 9272 14620 3 6 0 0 0 0 1
pintype=pas
T 9650 14600 3 6 1 1 0 0 1
pinlabel=IF
}
P 9600 14400 9300 14400 1 0 1
{
T 9445 14445 3 6 1 1 0 0 1
pinnumber=3
T 9550 14380 3 6 0 0 180 0 1
pinseq=3
T 9550 14380 3 6 0 0 180 0 1
pintype=pas
T 9655 14395 3 6 1 1 0 0 1
pinlabel=RF
}
P 9300 14800 9600 14800 1 0 0
{
T 9452 14820 3 6 1 1 0 0 1
pinnumber=1
T 9302 14820 3 6 0 0 0 0 1
pinseq=1
T 9302 14820 3 6 0 0 0 0 1
pintype=pas
T 9650 14800 3 6 1 1 0 0 1
pinlabel=GND
}
T 9600 15000 5 10 0 1 0 0 1
refdes=U?
T 8300 14000 5 6 0 1 0 0 1
device=BAT54S
]
{
T 8300 14000 5 6 0 1 0 0 1
device=BAT54S
T 9400 15000 5 10 1 1 0 0 1
refdes=U202
T 8300 14100 5 10 0 1 0 0 1
footprint=MINICIRCUITS_CD636
T 9995 14950 5 10 1 1 0 0 1
device=ADE-1
}
C 10000 4000 1 0 1 EMBEDDEDio-1.sym
[
T 9100 4200 5 10 0 0 0 6 1
net=IO:1
T 9800 4600 5 10 0 0 0 6 1
device=none
T 9800 4700 5 10 0 0 0 6 1
description=I/O module port
T 9100 4100 5 10 0 1 0 7 1
value=IO
P 10000 4100 9800 4100 1 0 0
{
T 9850 4150 5 10 0 1 0 0 1
pinnumber=1
T 9750 4250 9 10 0 0 0 6 1
pinlabel=I/O
T 9750 4450 5 10 0 0 0 6 1
pinseq=1
T 9750 4350 5 10 0 0 0 6 1
pintype=io
}
L 9300 4200 9200 4100 3 0 0 0 -1 -1
L 9200 4100 9300 4000 3 0 0 0 -1 -1
L 9800 4100 9700 4000 3 0 0 0 -1 -1
L 9700 4200 9800 4100 3 0 0 0 -1 -1
L 9700 4200 9300 4200 3 0 0 0 -1 -1
L 9700 4000 9300 4000 3 0 0 0 -1 -1
]
{
T 9100 4200 5 10 0 0 0 6 1
net=LO0:1
T 9100 4100 5 10 1 1 0 7 1
value=LO0
}
C 6900 11400 1 90 0 EMBEDDEDresistor-1.sym
[
L 6700 12000 6900 11900 3 0 0 0 -1 -1
L 6900 11900 6700 11800 3 0 0 0 -1 -1
L 6700 11800 6900 11700 3 0 0 0 -1 -1
L 6900 11700 6700 11600 3 0 0 0 -1 -1
L 6700 12000 6900 12100 3 0 0 0 -1 -1
L 6900 12100 6800 12150 3 0 0 0 -1 -1
P 6800 12300 6800 12150 1 0 0
{
T 6750 12200 5 8 0 1 90 0 1
pintype=pas
T 6750 12200 5 8 0 1 90 0 1
pinlabel=2
T 6750 12200 5 8 0 0 90 0 1
pinseq=2
T 6750 12200 5 8 0 1 90 0 1
pinnumber=2
}
P 6800 11400 6800 11552 1 0 0
{
T 6750 11500 5 8 0 1 90 0 1
pintype=pas
T 6750 11500 5 8 0 1 90 0 1
pinlabel=1
T 6750 11500 5 8 0 0 90 0 1
pinseq=1
T 6750 11500 5 8 0 1 90 0 1
pinnumber=1
}
L 6700 11601 6800 11550 3 0 0 0 -1 -1
T 6500 11700 5 10 0 0 90 0 1
device=RESISTOR
T 6600 11600 8 10 0 1 90 0 1
refdes=R?
T 6900 11400 8 10 0 1 90 0 1
pins=2
T 6900 11400 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 6500 11700 5 10 0 0 90 0 1
device=RESISTOR
T 6600 12000 5 10 1 1 180 0 1
refdes=R207
T 6100 11600 5 10 1 1 0 0 1
value=51 1%
T 6900 11400 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 7300 11400 7300 12500 4
N 6800 11400 7300 11400 4
N 6800 11400 6800 11000 4
N 7300 12500 10100 12500 4
C 8300 11600 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 8100 12000 8100 11800 3 0 0 0 -1 -1
L 8100 12300 8100 12100 3 0 0 0 -1 -1
L 7900 12100 8300 12100 3 0 0 0 -1 -1
L 7900 12000 8300 12000 3 0 0 0 -1 -1
P 8100 12500 8100 12300 1 0 0
{
T 8100 12300 5 8 0 1 90 8 1
pintype=pas
T 8100 12300 9 8 0 1 90 6 1
pinlabel=2
T 8150 12350 5 8 0 1 90 2 1
pinseq=2
T 8050 12350 5 8 0 1 90 0 1
pinnumber=2
}
P 8100 11600 8100 11800 1 0 0
{
T 8100 11800 5 8 0 1 90 2 1
pintype=pas
T 8100 11800 9 8 0 1 90 0 1
pinlabel=1
T 8150 11750 5 8 0 1 90 8 1
pinseq=1
T 8050 11750 5 8 0 1 90 6 1
pinnumber=1
}
T 7400 11800 5 10 0 0 90 0 1
symversion=0.1
T 7200 11800 5 10 0 0 90 0 1
numslots=0
T 7000 11800 5 10 0 0 90 0 1
description=capacitor
T 7800 11800 8 10 0 1 90 0 1
refdes=C?
T 7600 11800 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 7600 11800 5 10 0 0 90 0 1
device=CAPACITOR
T 7900 12200 5 10 1 1 180 0 1
refdes=C202
T 7400 11800 5 10 0 0 90 0 1
symversion=0.1
T 7900 12000 5 10 1 1 180 0 1
value=10uf
T 8300 11600 5 10 0 0 0 0 1
footprint=my_0805
}
C 9300 11600 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 9100 12000 9100 11800 3 0 0 0 -1 -1
L 9100 12300 9100 12100 3 0 0 0 -1 -1
L 8900 12100 9300 12100 3 0 0 0 -1 -1
L 8900 12000 9300 12000 3 0 0 0 -1 -1
P 9100 12500 9100 12300 1 0 0
{
T 9100 12300 5 8 0 1 90 8 1
pintype=pas
T 9100 12300 9 8 0 1 90 6 1
pinlabel=2
T 9150 12350 5 8 0 1 90 2 1
pinseq=2
T 9050 12350 5 8 0 1 90 0 1
pinnumber=2
}
P 9100 11600 9100 11800 1 0 0
{
T 9100 11800 5 8 0 1 90 2 1
pintype=pas
T 9100 11800 9 8 0 1 90 0 1
pinlabel=1
T 9150 11750 5 8 0 1 90 8 1
pinseq=1
T 9050 11750 5 8 0 1 90 6 1
pinnumber=1
}
T 8400 11800 5 10 0 0 90 0 1
symversion=0.1
T 8200 11800 5 10 0 0 90 0 1
numslots=0
T 8000 11800 5 10 0 0 90 0 1
description=capacitor
T 8800 11800 8 10 0 1 90 0 1
refdes=C?
T 8600 11800 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 8600 11800 5 10 0 0 90 0 1
device=CAPACITOR
T 8900 12200 5 10 1 1 180 0 1
refdes=C203
T 8400 11800 5 10 0 0 90 0 1
symversion=0.1
T 8900 12000 5 10 1 1 180 0 1
value=0.1uf
T 9300 11600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 10300 11600 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 10100 12000 10100 11800 3 0 0 0 -1 -1
L 10100 12300 10100 12100 3 0 0 0 -1 -1
L 9900 12100 10300 12100 3 0 0 0 -1 -1
L 9900 12000 10300 12000 3 0 0 0 -1 -1
P 10100 12500 10100 12300 1 0 0
{
T 10100 12300 5 8 0 1 90 8 1
pintype=pas
T 10100 12300 9 8 0 1 90 6 1
pinlabel=2
T 10150 12350 5 8 0 1 90 2 1
pinseq=2
T 10050 12350 5 8 0 1 90 0 1
pinnumber=2
}
P 10100 11600 10100 11800 1 0 0
{
T 10100 11800 5 8 0 1 90 2 1
pintype=pas
T 10100 11800 9 8 0 1 90 0 1
pinlabel=1
T 10150 11750 5 8 0 1 90 8 1
pinseq=1
T 10050 11750 5 8 0 1 90 6 1
pinnumber=1
}
T 9400 11800 5 10 0 0 90 0 1
symversion=0.1
T 9200 11800 5 10 0 0 90 0 1
numslots=0
T 9000 11800 5 10 0 0 90 0 1
description=capacitor
T 9800 11800 8 10 0 1 90 0 1
refdes=C?
T 9600 11800 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 9600 11800 5 10 0 0 90 0 1
device=CAPACITOR
T 9900 12200 5 10 1 1 180 0 1
refdes=C204
T 9400 11800 5 10 0 0 90 0 1
symversion=0.1
T 9900 12000 5 10 1 1 180 0 1
value=0.01uf
T 10300 11600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 10000 11300 1 0 0 EMBEDDEDgnd-1.sym
[
L 10080 11310 10120 11310 3 0 0 0 -1 -1
L 10055 11350 10145 11350 3 0 0 0 -1 -1
L 10000 11400 10200 11400 3 0 0 0 -1 -1
P 10100 11400 10100 11600 1 0 1
{
T 10158 11461 5 4 0 1 0 0 1
pintype=pwr
T 10158 11461 5 4 0 1 0 0 1
pinlabel=1
T 10158 11461 5 4 0 0 0 0 1
pinseq=1
T 10158 11461 5 4 0 1 0 0 1
pinnumber=1
}
T 10300 11350 8 10 0 0 0 0 1
net=GND:1
]
C 9000 11300 1 0 0 EMBEDDEDgnd-1.sym
[
L 9080 11310 9120 11310 3 0 0 0 -1 -1
L 9055 11350 9145 11350 3 0 0 0 -1 -1
L 9000 11400 9200 11400 3 0 0 0 -1 -1
P 9100 11400 9100 11600 1 0 1
{
T 9158 11461 5 4 0 1 0 0 1
pintype=pwr
T 9158 11461 5 4 0 1 0 0 1
pinlabel=1
T 9158 11461 5 4 0 0 0 0 1
pinseq=1
T 9158 11461 5 4 0 1 0 0 1
pinnumber=1
}
T 9300 11350 8 10 0 0 0 0 1
net=GND:1
]
C 8000 11300 1 0 0 EMBEDDEDgnd-1.sym
[
L 8080 11310 8120 11310 3 0 0 0 -1 -1
L 8055 11350 8145 11350 3 0 0 0 -1 -1
L 8000 11400 8200 11400 3 0 0 0 -1 -1
P 8100 11400 8100 11600 1 0 1
{
T 8158 11461 5 4 0 1 0 0 1
pintype=pwr
T 8158 11461 5 4 0 1 0 0 1
pinlabel=1
T 8158 11461 5 4 0 0 0 0 1
pinseq=1
T 8158 11461 5 4 0 1 0 0 1
pinnumber=1
}
T 8300 11350 8 10 0 0 0 0 1
net=GND:1
]
C 7200 9600 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 7600 9800 7400 9800 3 0 0 0 -1 -1
L 7900 9800 7700 9800 3 0 0 0 -1 -1
L 7700 10000 7700 9600 3 0 0 0 -1 -1
L 7600 10000 7600 9600 3 0 0 0 -1 -1
P 8100 9800 7900 9800 1 0 0
{
T 7900 9800 5 8 0 1 0 8 1
pintype=pas
T 7900 9800 9 8 0 1 0 6 1
pinlabel=2
T 7950 9750 5 8 0 1 0 2 1
pinseq=2
T 7950 9850 5 8 0 1 0 0 1
pinnumber=2
}
P 7200 9800 7400 9800 1 0 0
{
T 7400 9800 5 8 0 1 0 2 1
pintype=pas
T 7400 9800 9 8 0 1 0 0 1
pinlabel=1
T 7350 9750 5 8 0 1 0 8 1
pinseq=1
T 7350 9850 5 8 0 1 0 6 1
pinnumber=1
}
T 7400 10500 5 10 0 0 0 0 1
symversion=0.1
T 7400 10700 5 10 0 0 0 0 1
numslots=0
T 7400 10900 5 10 0 0 0 0 1
description=capacitor
T 7400 10100 8 10 0 1 0 0 1
refdes=C?
T 7400 10300 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 7400 10300 5 10 0 0 0 0 1
device=CAPACITOR
T 7400 10300 5 10 1 1 0 0 1
refdes=C205
T 7400 10500 5 10 0 0 0 0 1
symversion=0.1
T 7400 10100 5 10 1 1 0 0 1
value=220pf
T 7200 9600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 6800 10100 6800 9800 4
C 6900 10100 1 90 0 EMBEDDEDinductor-1.sym
[
P 6800 11000 6800 10850 1 0 0
{
T 6800 10800 5 8 0 1 90 8 1
pintype=pas
T 6800 10800 9 8 0 1 90 6 1
pinlabel=2
T 6850 10900 5 8 0 1 90 2 1
pinseq=2
T 6750 10900 5 8 0 1 90 0 1
pinnumber=2
}
P 6800 10100 6800 10250 1 0 0
{
T 6800 10300 5 8 0 1 90 2 1
pintype=pas
T 6800 10300 9 8 0 1 90 0 1
pinlabel=1
T 6850 10200 5 8 0 1 90 8 1
pinseq=1
T 6750 10200 5 8 0 1 90 6 1
pinnumber=1
}
A 6800 10337 75 90 180 3 0 0 0 -1 -1
A 6800 10479 75 90 180 3 0 0 0 -1 -1
A 6800 10621 75 90 180 3 0 0 0 -1 -1
A 6800 10763 75 90 180 3 0 0 0 -1 -1
L 6800 10838 6800 10850 3 0 0 0 -1 -1
L 6800 10250 6800 10262 3 0 0 0 -1 -1
A 6800 10408 4 270 180 3 0 0 0 -1 -1
A 6800 10550 4 270 180 3 0 0 0 -1 -1
A 6800 10692 4 270 180 3 0 0 0 -1 -1
T 6400 10300 5 10 0 0 90 0 1
device=INDUCTOR
T 6600 10300 8 10 0 1 90 0 1
refdes=L?
T 5800 10300 5 10 0 0 90 0 1
description=inductor
T 6000 10300 5 10 0 0 90 0 1
numslots=0
T 6200 10300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 6600 10700 5 10 1 1 180 0 1
refdes=L201
T 6400 10300 5 10 0 0 90 0 1
device=INDUCTOR
T 6200 10300 5 10 0 0 90 0 1
symversion=0.1
T 6900 10100 5 10 0 0 0 0 1
footprint=my_0805
}
N 6200 9800 7200 9800 4
C 4000 9600 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 4400 9800 4200 9800 3 0 0 0 -1 -1
L 4700 9800 4500 9800 3 0 0 0 -1 -1
L 4500 10000 4500 9600 3 0 0 0 -1 -1
L 4400 10000 4400 9600 3 0 0 0 -1 -1
P 4900 9800 4700 9800 1 0 0
{
T 4750 9850 5 8 0 1 0 0 1
pinnumber=2
T 4750 9750 5 8 0 1 0 2 1
pinseq=2
T 4700 9800 9 8 0 1 0 6 1
pinlabel=2
T 4700 9800 5 8 0 1 0 8 1
pintype=pas
}
P 4000 9800 4200 9800 1 0 0
{
T 4150 9850 5 8 0 1 0 6 1
pinnumber=1
T 4150 9750 5 8 0 1 0 8 1
pinseq=1
T 4200 9800 9 8 0 1 0 0 1
pinlabel=1
T 4200 9800 5 8 0 1 0 2 1
pintype=pas
}
T 4200 10500 5 10 0 0 0 0 1
symversion=0.1
T 4200 10700 5 10 0 0 0 0 1
numslots=0
T 4200 10900 5 10 0 0 0 0 1
description=capacitor
T 4200 10100 8 10 0 1 0 0 1
refdes=C?
T 4200 10300 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 4200 10300 5 10 0 0 0 0 1
device=CAPACITOR
T 4200 10300 5 10 1 1 0 0 1
refdes=C201
T 4200 10500 5 10 0 0 0 0 1
symversion=0.1
T 4200 10100 5 10 1 1 0 0 1
value=100pf
T 4000 9600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 5200 9800 4900 9800 4
N 5700 9300 5700 9200 4
C 5600 8900 1 0 0 EMBEDDEDgnd-1.sym
[
L 5680 8910 5720 8910 3 0 0 0 -1 -1
L 5655 8950 5745 8950 3 0 0 0 -1 -1
L 5600 9000 5800 9000 3 0 0 0 -1 -1
P 5700 9000 5700 9200 1 0 1
{
T 5758 9061 5 4 0 1 0 0 1
pintype=pwr
T 5758 9061 5 4 0 1 0 0 1
pinlabel=1
T 5758 9061 5 4 0 0 0 0 1
pinseq=1
T 5758 9061 5 4 0 1 0 0 1
pinnumber=1
}
T 5900 8950 8 10 0 0 0 0 1
net=GND:1
]
N 5700 10400 5700 10300 4
C 5800 10700 1 180 0 EMBEDDEDgnd-1.sym
[
L 5720 10690 5680 10690 3 0 0 0 -1 -1
L 5745 10650 5655 10650 3 0 0 0 -1 -1
L 5800 10600 5600 10600 3 0 0 0 -1 -1
P 5700 10600 5700 10400 1 0 1
{
T 5642 10539 5 4 0 1 180 0 1
pintype=pwr
T 5642 10539 5 4 0 1 180 0 1
pinlabel=1
T 5642 10539 5 4 0 0 180 0 1
pinseq=1
T 5642 10539 5 4 0 1 180 0 1
pinnumber=1
}
T 5500 10650 8 10 0 0 180 0 1
net=GND:1
]
C 6600 12300 1 0 0 EMBEDDED5V-plus-1.sym
[
L 6650 12500 6950 12500 3 0 0 0 -1 -1
P 6800 12300 6800 12500 1 0 0
{
T 6850 12350 5 6 0 1 0 0 1
pinnumber=1
T 6850 12350 5 6 0 0 0 0 1
pinseq=1
T 6850 12350 5 6 0 1 0 0 1
pinlabel=1
T 6850 12350 5 6 0 1 0 0 1
pintype=pwr
}
T 6900 12300 8 8 0 0 0 0 1
net=+5V:1
T 6675 12550 9 8 1 0 0 0 1
+5V
]
N 9300 14800 9200 14800 4
N 8700 14800 8700 15300 4
N 8700 15300 9200 15300 4
N 9200 14800 9200 15300 4
N 4000 9800 4000 12200 4
N 6100 12200 6100 14200 4
N 9300 14200 9300 14400 4
N 10400 16200 10700 16200 4
N 10700 16200 10700 14800 4
C 5200 11300 1 90 0 EMBEDDEDresistor-1.sym
[
L 5000 11900 5200 11800 3 0 0 0 -1 -1
L 5200 11800 5000 11700 3 0 0 0 -1 -1
L 5000 11700 5200 11600 3 0 0 0 -1 -1
L 5200 11600 5000 11500 3 0 0 0 -1 -1
L 5000 11900 5200 12000 3 0 0 0 -1 -1
L 5200 12000 5100 12050 3 0 0 0 -1 -1
P 5100 12200 5100 12050 1 0 0
{
T 5050 12100 5 8 0 1 90 0 1
pintype=pas
T 5050 12100 5 8 0 1 90 0 1
pinlabel=2
T 5050 12100 5 8 0 0 90 0 1
pinseq=2
T 5050 12100 5 8 0 1 90 0 1
pinnumber=2
}
P 5100 11300 5100 11452 1 0 0
{
T 5050 11400 5 8 0 1 90 0 1
pintype=pas
T 5050 11400 5 8 0 1 90 0 1
pinlabel=1
T 5050 11400 5 8 0 0 90 0 1
pinseq=1
T 5050 11400 5 8 0 1 90 0 1
pinnumber=1
}
L 5000 11501 5100 11450 3 0 0 0 -1 -1
T 4800 11600 5 10 0 0 90 0 1
device=RESISTOR
T 4900 11500 8 10 0 1 90 0 1
refdes=R?
T 5200 11300 8 10 0 1 90 0 1
pins=2
T 5200 11300 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 4800 11600 5 10 0 0 90 0 1
device=RESISTOR
T 4900 11900 5 10 1 1 180 0 1
refdes=R205
T 4300 11500 5 10 1 1 0 0 1
value=18.2 1%
T 5200 11300 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 4200 12100 1 0 0 EMBEDDEDresistor-1.sym
[
L 4800 12300 4700 12100 3 0 0 0 -1 -1
L 4700 12100 4600 12300 3 0 0 0 -1 -1
L 4600 12300 4500 12100 3 0 0 0 -1 -1
L 4500 12100 4400 12300 3 0 0 0 -1 -1
L 4800 12300 4900 12100 3 0 0 0 -1 -1
L 4900 12100 4950 12200 3 0 0 0 -1 -1
P 5100 12200 4950 12200 1 0 0
{
T 5000 12250 5 8 0 1 0 0 1
pintype=pas
T 5000 12250 5 8 0 1 0 0 1
pinlabel=2
T 5000 12250 5 8 0 0 0 0 1
pinseq=2
T 5000 12250 5 8 0 1 0 0 1
pinnumber=2
}
P 4200 12200 4352 12200 1 0 0
{
T 4300 12250 5 8 0 1 0 0 1
pintype=pas
T 4300 12250 5 8 0 1 0 0 1
pinlabel=1
T 4300 12250 5 8 0 0 0 0 1
pinseq=1
T 4300 12250 5 8 0 1 0 0 1
pinnumber=1
}
L 4401 12300 4350 12200 3 0 0 0 -1 -1
T 4500 12500 5 10 0 0 0 0 1
device=RESISTOR
T 4400 12400 8 10 0 1 0 0 1
refdes=R?
T 4200 12100 8 10 0 1 0 0 1
pins=2
T 4200 12100 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 4500 12500 5 10 0 0 0 0 1
device=RESISTOR
T 4400 12700 5 10 1 1 0 0 1
refdes=R204
T 4900 12600 5 10 1 1 180 0 1
value=34.8 1%
T 4200 12100 5 10 0 0 270 0 1
footprint=my_0402_sm
}
C 5100 12100 1 0 0 EMBEDDEDresistor-1.sym
[
L 5700 12300 5600 12100 3 0 0 0 -1 -1
L 5600 12100 5500 12300 3 0 0 0 -1 -1
L 5500 12300 5400 12100 3 0 0 0 -1 -1
L 5400 12100 5300 12300 3 0 0 0 -1 -1
L 5700 12300 5800 12100 3 0 0 0 -1 -1
L 5800 12100 5850 12200 3 0 0 0 -1 -1
P 6000 12200 5850 12200 1 0 0
{
T 5900 12250 5 8 0 1 0 0 1
pintype=pas
T 5900 12250 5 8 0 1 0 0 1
pinlabel=2
T 5900 12250 5 8 0 0 0 0 1
pinseq=2
T 5900 12250 5 8 0 1 0 0 1
pinnumber=2
}
P 5100 12200 5252 12200 1 0 0
{
T 5200 12250 5 8 0 1 0 0 1
pintype=pas
T 5200 12250 5 8 0 1 0 0 1
pinlabel=1
T 5200 12250 5 8 0 0 0 0 1
pinseq=1
T 5200 12250 5 8 0 1 0 0 1
pinnumber=1
}
L 5301 12300 5250 12200 3 0 0 0 -1 -1
T 5400 12500 5 10 0 0 0 0 1
device=RESISTOR
T 5300 12400 8 10 0 1 0 0 1
refdes=R?
T 5100 12100 8 10 0 1 0 0 1
pins=2
T 5100 12100 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 5400 12500 5 10 0 0 0 0 1
device=RESISTOR
T 5300 12700 5 10 1 1 0 0 1
refdes=R206
T 5800 12600 5 10 1 1 180 0 1
value=34.8 1%
T 5100 12100 5 10 0 0 270 0 1
footprint=my_0402_sm
}
C 5000 11000 1 0 0 EMBEDDEDgnd-1.sym
[
L 5080 11010 5120 11010 3 0 0 0 -1 -1
L 5055 11050 5145 11050 3 0 0 0 -1 -1
L 5000 11100 5200 11100 3 0 0 0 -1 -1
P 5100 11100 5100 11300 1 0 1
{
T 5158 11161 5 4 0 1 0 0 1
pintype=pwr
T 5158 11161 5 4 0 1 0 0 1
pinlabel=1
T 5158 11161 5 4 0 0 0 0 1
pinseq=1
T 5158 11161 5 4 0 1 0 0 1
pinnumber=1
}
T 5300 11050 8 10 0 0 0 0 1
net=GND:1
]
N 4200 12200 4000 12200 4
N 6000 12200 6100 12200 4
C 8200 8900 1 90 0 EMBEDDEDinductor-1.sym
[
P 8100 9800 8100 9650 1 0 0
{
T 8100 9600 5 8 0 1 90 8 1
pintype=pas
T 8100 9600 9 8 0 1 90 6 1
pinlabel=2
T 8150 9700 5 8 0 1 90 2 1
pinseq=2
T 8050 9700 5 8 0 1 90 0 1
pinnumber=2
}
P 8100 8900 8100 9050 1 0 0
{
T 8100 9100 5 8 0 1 90 2 1
pintype=pas
T 8100 9100 9 8 0 1 90 0 1
pinlabel=1
T 8150 9000 5 8 0 1 90 8 1
pinseq=1
T 8050 9000 5 8 0 1 90 6 1
pinnumber=1
}
A 8100 9137 75 90 180 3 0 0 0 -1 -1
A 8100 9279 75 90 180 3 0 0 0 -1 -1
A 8100 9421 75 90 180 3 0 0 0 -1 -1
A 8100 9563 75 90 180 3 0 0 0 -1 -1
L 8100 9638 8100 9650 3 0 0 0 -1 -1
L 8100 9050 8100 9062 3 0 0 0 -1 -1
A 8100 9208 4 270 180 3 0 0 0 -1 -1
A 8100 9350 4 270 180 3 0 0 0 -1 -1
A 8100 9492 4 270 180 3 0 0 0 -1 -1
T 7700 9100 5 10 0 0 90 0 1
device=INDUCTOR
T 7900 9100 8 10 0 1 90 0 1
refdes=L?
T 7100 9100 5 10 0 0 90 0 1
description=inductor
T 7300 9100 5 10 0 0 90 0 1
numslots=0
T 7500 9100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7700 9100 5 10 0 0 90 0 1
device=INDUCTOR
T 7900 9500 5 10 1 1 180 0 1
refdes=L202
T 7500 9100 5 10 0 0 90 0 1
symversion=0.1
T 8200 8900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 7400 9100 5 10 1 1 0 0 1
value=180nH
}
C 8100 9600 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 8500 9800 8300 9800 3 0 0 0 -1 -1
L 8800 9800 8600 9800 3 0 0 0 -1 -1
L 8600 10000 8600 9600 3 0 0 0 -1 -1
L 8500 10000 8500 9600 3 0 0 0 -1 -1
P 9000 9800 8800 9800 1 0 0
{
T 8800 9800 5 8 0 1 0 8 1
pintype=pas
T 8800 9800 9 8 0 1 0 6 1
pinlabel=2
T 8850 9750 5 8 0 1 0 2 1
pinseq=2
T 8850 9850 5 8 0 1 0 0 1
pinnumber=2
}
P 8100 9800 8300 9800 1 0 0
{
T 8300 9800 5 8 0 1 0 2 1
pintype=pas
T 8300 9800 9 8 0 1 0 0 1
pinlabel=1
T 8250 9750 5 8 0 1 0 8 1
pinseq=1
T 8250 9850 5 8 0 1 0 6 1
pinnumber=1
}
T 8300 10500 5 10 0 0 0 0 1
symversion=0.1
T 8300 10700 5 10 0 0 0 0 1
numslots=0
T 8300 10900 5 10 0 0 0 0 1
description=capacitor
T 8300 10100 8 10 0 1 0 0 1
refdes=C?
T 8300 10300 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 8300 10300 5 10 0 0 0 0 1
device=CAPACITOR
T 8300 10300 5 10 1 1 0 0 1
refdes=C206
T 8300 10500 5 10 0 0 0 0 1
symversion=0.1
T 8300 10100 5 10 1 1 0 0 1
value=47pf
T 8100 9600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 9000 9600 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 9400 9800 9200 9800 3 0 0 0 -1 -1
L 9700 9800 9500 9800 3 0 0 0 -1 -1
L 9500 10000 9500 9600 3 0 0 0 -1 -1
L 9400 10000 9400 9600 3 0 0 0 -1 -1
P 9900 9800 9700 9800 1 0 0
{
T 9700 9800 5 8 0 1 0 8 1
pintype=pas
T 9700 9800 9 8 0 1 0 6 1
pinlabel=2
T 9750 9750 5 8 0 1 0 2 1
pinseq=2
T 9750 9850 5 8 0 1 0 0 1
pinnumber=2
}
P 9000 9800 9200 9800 1 0 0
{
T 9200 9800 5 8 0 1 0 2 1
pintype=pas
T 9200 9800 9 8 0 1 0 0 1
pinlabel=1
T 9150 9750 5 8 0 1 0 8 1
pinseq=1
T 9150 9850 5 8 0 1 0 6 1
pinnumber=1
}
T 9200 10500 5 10 0 0 0 0 1
symversion=0.1
T 9200 10700 5 10 0 0 0 0 1
numslots=0
T 9200 10900 5 10 0 0 0 0 1
description=capacitor
T 9200 10100 8 10 0 1 0 0 1
refdes=C?
T 9200 10300 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 9200 10300 5 10 0 0 0 0 1
device=CAPACITOR
T 9200 10300 5 10 1 1 0 0 1
refdes=C207
T 9200 10500 5 10 0 0 0 0 1
symversion=0.1
T 9200 10100 5 10 1 1 0 0 1
value=47pf
T 9000 9600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 9900 9600 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 10300 9800 10100 9800 3 0 0 0 -1 -1
L 10600 9800 10400 9800 3 0 0 0 -1 -1
L 10400 10000 10400 9600 3 0 0 0 -1 -1
L 10300 10000 10300 9600 3 0 0 0 -1 -1
P 10800 9800 10600 9800 1 0 0
{
T 10600 9800 5 8 0 1 0 8 1
pintype=pas
T 10600 9800 9 8 0 1 0 6 1
pinlabel=2
T 10650 9750 5 8 0 1 0 2 1
pinseq=2
T 10650 9850 5 8 0 1 0 0 1
pinnumber=2
}
P 9900 9800 10100 9800 1 0 0
{
T 10100 9800 5 8 0 1 0 2 1
pintype=pas
T 10100 9800 9 8 0 1 0 0 1
pinlabel=1
T 10050 9750 5 8 0 1 0 8 1
pinseq=1
T 10050 9850 5 8 0 1 0 6 1
pinnumber=1
}
T 10100 10500 5 10 0 0 0 0 1
symversion=0.1
T 10100 10700 5 10 0 0 0 0 1
numslots=0
T 10100 10900 5 10 0 0 0 0 1
description=capacitor
T 10100 10100 8 10 0 1 0 0 1
refdes=C?
T 10100 10300 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 10100 10300 5 10 0 0 0 0 1
device=CAPACITOR
T 10100 10300 5 10 1 1 0 0 1
refdes=C208
T 10100 10500 5 10 0 0 0 0 1
symversion=0.1
T 10100 10100 5 10 1 1 0 0 1
value=220pf
T 9900 9600 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 9100 8900 1 90 0 EMBEDDEDinductor-1.sym
[
P 9000 9800 9000 9650 1 0 0
{
T 9000 9600 5 8 0 1 90 8 1
pintype=pas
T 9000 9600 9 8 0 1 90 6 1
pinlabel=2
T 9050 9700 5 8 0 1 90 2 1
pinseq=2
T 8950 9700 5 8 0 1 90 0 1
pinnumber=2
}
P 9000 8900 9000 9050 1 0 0
{
T 9000 9100 5 8 0 1 90 2 1
pintype=pas
T 9000 9100 9 8 0 1 90 0 1
pinlabel=1
T 9050 9000 5 8 0 1 90 8 1
pinseq=1
T 8950 9000 5 8 0 1 90 6 1
pinnumber=1
}
A 9000 9137 75 90 180 3 0 0 0 -1 -1
A 9000 9279 75 90 180 3 0 0 0 -1 -1
A 9000 9421 75 90 180 3 0 0 0 -1 -1
A 9000 9563 75 90 180 3 0 0 0 -1 -1
L 9000 9638 9000 9650 3 0 0 0 -1 -1
L 9000 9050 9000 9062 3 0 0 0 -1 -1
A 9000 9208 4 270 180 3 0 0 0 -1 -1
A 9000 9350 4 270 180 3 0 0 0 -1 -1
A 9000 9492 4 270 180 3 0 0 0 -1 -1
T 8600 9100 5 10 0 0 90 0 1
device=INDUCTOR
T 8800 9100 8 10 0 1 90 0 1
refdes=L?
T 8000 9100 5 10 0 0 90 0 1
description=inductor
T 8200 9100 5 10 0 0 90 0 1
numslots=0
T 8400 9100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 8600 9100 5 10 0 0 90 0 1
device=INDUCTOR
T 8800 9500 5 10 1 1 180 0 1
refdes=L203
T 8400 9100 5 10 0 0 90 0 1
symversion=0.1
T 9100 8900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 8300 9100 5 10 1 1 0 0 1
value=120nH
}
C 10000 8900 1 90 0 EMBEDDEDinductor-1.sym
[
P 9900 9800 9900 9650 1 0 0
{
T 9900 9600 5 8 0 1 90 8 1
pintype=pas
T 9900 9600 9 8 0 1 90 6 1
pinlabel=2
T 9950 9700 5 8 0 1 90 2 1
pinseq=2
T 9850 9700 5 8 0 1 90 0 1
pinnumber=2
}
P 9900 8900 9900 9050 1 0 0
{
T 9900 9100 5 8 0 1 90 2 1
pintype=pas
T 9900 9100 9 8 0 1 90 0 1
pinlabel=1
T 9950 9000 5 8 0 1 90 8 1
pinseq=1
T 9850 9000 5 8 0 1 90 6 1
pinnumber=1
}
A 9900 9137 75 90 180 3 0 0 0 -1 -1
A 9900 9279 75 90 180 3 0 0 0 -1 -1
A 9900 9421 75 90 180 3 0 0 0 -1 -1
A 9900 9563 75 90 180 3 0 0 0 -1 -1
L 9900 9638 9900 9650 3 0 0 0 -1 -1
L 9900 9050 9900 9062 3 0 0 0 -1 -1
A 9900 9208 4 270 180 3 0 0 0 -1 -1
A 9900 9350 4 270 180 3 0 0 0 -1 -1
A 9900 9492 4 270 180 3 0 0 0 -1 -1
T 9500 9100 5 10 0 0 90 0 1
device=INDUCTOR
T 9700 9100 8 10 0 1 90 0 1
refdes=L?
T 8900 9100 5 10 0 0 90 0 1
description=inductor
T 9100 9100 5 10 0 0 90 0 1
numslots=0
T 9300 9100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 9500 9100 5 10 0 0 90 0 1
device=INDUCTOR
T 9700 9500 5 10 1 1 180 0 1
refdes=L204
T 9300 9100 5 10 0 0 90 0 1
symversion=0.1
T 10000 8900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 9200 9100 5 10 1 1 0 0 1
value=180nH
}
C 8000 8600 1 0 0 EMBEDDEDgnd-1.sym
[
L 8080 8610 8120 8610 3 0 0 0 -1 -1
L 8055 8650 8145 8650 3 0 0 0 -1 -1
L 8000 8700 8200 8700 3 0 0 0 -1 -1
P 8100 8700 8100 8900 1 0 1
{
T 8158 8761 5 4 0 1 0 0 1
pintype=pwr
T 8158 8761 5 4 0 1 0 0 1
pinlabel=1
T 8158 8761 5 4 0 0 0 0 1
pinseq=1
T 8158 8761 5 4 0 1 0 0 1
pinnumber=1
}
T 8300 8650 8 10 0 0 0 0 1
net=GND:1
]
C 8900 8600 1 0 0 EMBEDDEDgnd-1.sym
[
L 8980 8610 9020 8610 3 0 0 0 -1 -1
L 8955 8650 9045 8650 3 0 0 0 -1 -1
L 8900 8700 9100 8700 3 0 0 0 -1 -1
P 9000 8700 9000 8900 1 0 1
{
T 9058 8761 5 4 0 1 0 0 1
pintype=pwr
T 9058 8761 5 4 0 1 0 0 1
pinlabel=1
T 9058 8761 5 4 0 0 0 0 1
pinseq=1
T 9058 8761 5 4 0 1 0 0 1
pinnumber=1
}
T 9200 8650 8 10 0 0 0 0 1
net=GND:1
]
C 9800 8600 1 0 0 EMBEDDEDgnd-1.sym
[
L 9880 8610 9920 8610 3 0 0 0 -1 -1
L 9855 8650 9945 8650 3 0 0 0 -1 -1
L 9800 8700 10000 8700 3 0 0 0 -1 -1
P 9900 8700 9900 8900 1 0 1
{
T 9958 8761 5 4 0 1 0 0 1
pintype=pwr
T 9958 8761 5 4 0 1 0 0 1
pinlabel=1
T 9958 8761 5 4 0 0 0 0 1
pinseq=1
T 9958 8761 5 4 0 1 0 0 1
pinnumber=1
}
T 10100 8650 8 10 0 0 0 0 1
net=GND:1
]
N 13600 14300 13000 14300 4
N 13000 14300 13000 9800 4
N 13000 9800 10800 9800 4
C 10800 14100 1 0 0 EMBEDDEDgnd-1.sym
[
L 10880 14110 10920 14110 3 0 0 0 -1 -1
L 10855 14150 10945 14150 3 0 0 0 -1 -1
L 10800 14200 11000 14200 3 0 0 0 -1 -1
P 10900 14200 10900 14400 1 0 1
{
T 10958 14261 5 4 0 1 0 0 1
pinnumber=1
T 10958 14261 5 4 0 0 0 0 1
pinseq=1
T 10958 14261 5 4 0 1 0 0 1
pinlabel=1
T 10958 14261 5 4 0 1 0 0 1
pintype=pwr
}
T 11100 14150 8 10 0 0 0 0 1
net=GND:1
]
N 10700 14600 10900 14600 4
N 10900 14600 10900 14400 4
N 10900 14400 10700 14400 4
C 11700 3600 1 0 1 EMBEDDEDade-1.sym
[
P 10300 3700 10600 3700 1 0 0
{
T 10655 3695 3 6 1 1 0 0 1
pinlabel=GND
T 10272 3720 3 6 0 0 0 0 1
pintype=pas
T 10272 3720 3 6 0 0 0 0 1
pinseq=4
T 10505 3745 3 6 1 1 0 6 1
pinnumber=4
}
P 10600 3900 10300 3900 1 0 1
{
T 10655 3895 3 6 1 1 0 0 1
pinlabel=GND
T 10550 3880 3 6 0 0 180 0 1
pintype=pas
T 10550 3880 3 6 0 0 180 0 1
pinseq=5
T 10505 3945 3 6 1 1 0 6 1
pinnumber=5
}
P 10300 4100 10600 4100 1 0 0
{
T 10655 4095 3 6 1 1 0 0 1
pinlabel=LO
T 10302 4120 3 6 0 0 0 0 1
pintype=pas
T 10302 4120 3 6 0 0 0 0 1
pinseq=6
T 10505 4145 3 6 1 1 0 6 1
pinnumber=6
}
B 10600 3600 800 600 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 11700 3900 11400 3900 1 0 0
{
T 11350 3900 3 6 1 1 0 6 1
pinlabel=IF
T 11728 3920 3 6 0 0 0 6 1
pintype=pas
T 11728 3920 3 6 0 0 0 6 1
pinseq=2
T 11553 3920 3 6 1 1 0 6 1
pinnumber=2
}
P 11400 3700 11700 3700 1 0 1
{
T 11345 3695 3 6 1 1 0 6 1
pinlabel=RF
T 11450 3680 3 6 0 0 180 6 1
pintype=pas
T 11450 3680 3 6 0 0 180 6 1
pinseq=3
T 11555 3745 3 6 1 1 0 6 1
pinnumber=3
}
P 11700 4100 11400 4100 1 0 0
{
T 11350 4100 3 6 1 1 0 6 1
pinlabel=GND
T 11698 4120 3 6 0 0 0 6 1
pintype=pas
T 11698 4120 3 6 0 0 0 6 1
pinseq=1
T 11548 4120 3 6 1 1 0 6 1
pinnumber=1
}
T 11005 4250 8 10 0 1 0 6 1
device=ADE-1
T 12700 3400 8 10 0 1 0 6 1
footprint=MINICIRCUITS_CD636
T 11400 4300 5 10 0 1 0 6 1
refdes=U?
T 12700 3300 5 6 0 1 0 6 1
device=BAT54S
]
{
T 12700 3300 5 6 0 1 0 6 1
device=BAT54S
T 11400 4300 5 10 1 1 0 6 1
refdes=U208
T 12700 3400 5 10 0 1 0 6 1
footprint=MINICIRCUITS_CD636
T 10905 4250 5 10 1 1 0 6 1
device=ADE-1
}
N 10000 4100 10300 4100 4
C 10000 5600 1 0 0 EMBEDDEDresistor-1.sym
[
L 10600 5800 10500 5600 3 0 0 0 -1 -1
L 10500 5600 10400 5800 3 0 0 0 -1 -1
L 10400 5800 10300 5600 3 0 0 0 -1 -1
L 10300 5600 10200 5800 3 0 0 0 -1 -1
L 10600 5800 10700 5600 3 0 0 0 -1 -1
L 10700 5600 10750 5700 3 0 0 0 -1 -1
P 10900 5700 10750 5700 1 0 0
{
T 10800 5750 5 8 0 1 0 0 1
pintype=pas
T 10800 5750 5 8 0 1 0 0 1
pinlabel=2
T 10800 5750 5 8 0 0 0 0 1
pinseq=2
T 10800 5750 5 8 0 1 0 0 1
pinnumber=2
}
P 10000 5700 10152 5700 1 0 0
{
T 10100 5750 5 8 0 1 0 0 1
pintype=pas
T 10100 5750 5 8 0 1 0 0 1
pinlabel=1
T 10100 5750 5 8 0 0 0 0 1
pinseq=1
T 10100 5750 5 8 0 1 0 0 1
pinnumber=1
}
L 10201 5800 10150 5700 3 0 0 0 -1 -1
T 10300 6000 5 10 0 0 0 0 1
device=RESISTOR
T 10200 5900 8 10 0 1 0 0 1
refdes=R?
T 10000 5600 8 10 0 1 0 0 1
pins=2
T 10000 5600 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 10300 6000 5 10 0 0 0 0 1
device=RESISTOR
T 10200 6200 5 10 1 1 0 0 1
refdes=R212
T 10700 6100 5 10 1 1 180 0 1
value=16.5 1%
T 10000 5600 5 10 0 0 270 0 1
footprint=my_0402_sm
}
C 10900 5600 1 0 0 EMBEDDEDresistor-1.sym
[
L 11500 5800 11400 5600 3 0 0 0 -1 -1
L 11400 5600 11300 5800 3 0 0 0 -1 -1
L 11300 5800 11200 5600 3 0 0 0 -1 -1
L 11200 5600 11100 5800 3 0 0 0 -1 -1
L 11500 5800 11600 5600 3 0 0 0 -1 -1
L 11600 5600 11650 5700 3 0 0 0 -1 -1
P 11800 5700 11650 5700 1 0 0
{
T 11700 5750 5 8 0 1 0 0 1
pintype=pas
T 11700 5750 5 8 0 1 0 0 1
pinlabel=2
T 11700 5750 5 8 0 0 0 0 1
pinseq=2
T 11700 5750 5 8 0 1 0 0 1
pinnumber=2
}
P 10900 5700 11052 5700 1 0 0
{
T 11000 5750 5 8 0 1 0 0 1
pintype=pas
T 11000 5750 5 8 0 1 0 0 1
pinlabel=1
T 11000 5750 5 8 0 0 0 0 1
pinseq=1
T 11000 5750 5 8 0 1 0 0 1
pinnumber=1
}
L 11101 5800 11050 5700 3 0 0 0 -1 -1
T 11200 6000 5 10 0 0 0 0 1
device=RESISTOR
T 11100 5900 8 10 0 1 0 0 1
refdes=R?
T 10900 5600 8 10 0 1 0 0 1
pins=2
T 10900 5600 8 10 0 1 0 0 1
class=DISCRETE
]
{
T 11200 6000 5 10 0 0 0 0 1
device=RESISTOR
T 11100 6200 5 10 1 1 0 0 1
refdes=R210
T 11600 6100 5 10 1 1 180 0 1
value=16.5 1%
T 10900 5600 5 10 0 0 270 0 1
footprint=my_0402_sm
}
C 11000 4800 1 90 0 EMBEDDEDresistor-1.sym
[
L 10800 5400 11000 5300 3 0 0 0 -1 -1
L 11000 5300 10800 5200 3 0 0 0 -1 -1
L 10800 5200 11000 5100 3 0 0 0 -1 -1
L 11000 5100 10800 5000 3 0 0 0 -1 -1
L 10800 5400 11000 5500 3 0 0 0 -1 -1
L 11000 5500 10900 5550 3 0 0 0 -1 -1
P 10900 5700 10900 5550 1 0 0
{
T 10850 5600 5 8 0 1 90 0 1
pintype=pas
T 10850 5600 5 8 0 1 90 0 1
pinlabel=2
T 10850 5600 5 8 0 0 90 0 1
pinseq=2
T 10850 5600 5 8 0 1 90 0 1
pinnumber=2
}
P 10900 4800 10900 4952 1 0 0
{
T 10850 4900 5 8 0 1 90 0 1
pintype=pas
T 10850 4900 5 8 0 1 90 0 1
pinlabel=1
T 10850 4900 5 8 0 0 90 0 1
pinseq=1
T 10850 4900 5 8 0 1 90 0 1
pinnumber=1
}
L 10800 5001 10900 4950 3 0 0 0 -1 -1
T 10600 5100 5 10 0 0 90 0 1
device=RESISTOR
T 10700 5000 8 10 0 1 90 0 1
refdes=R?
T 11000 4800 8 10 0 1 90 0 1
pins=2
T 11000 4800 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 10600 5100 5 10 0 0 90 0 1
device=RESISTOR
T 10700 5400 5 10 1 1 180 0 1
refdes=R211
T 10100 5000 5 10 1 1 0 0 1
value=66.5 1%
T 11000 4800 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 10800 4500 1 0 0 EMBEDDEDgnd-1.sym
[
L 10880 4510 10920 4510 3 0 0 0 -1 -1
L 10855 4550 10945 4550 3 0 0 0 -1 -1
L 10800 4600 11000 4600 3 0 0 0 -1 -1
P 10900 4600 10900 4800 1 0 1
{
T 10958 4661 5 4 0 1 0 0 1
pintype=pwr
T 10958 4661 5 4 0 1 0 0 1
pinlabel=1
T 10958 4661 5 4 0 0 0 0 1
pinseq=1
T 10958 4661 5 4 0 1 0 0 1
pinnumber=1
}
T 11100 4550 8 10 0 0 0 0 1
net=GND:1
]
N 5400 3900 5600 3900 4
N 5600 3900 5600 5700 4
N 11800 5700 12100 5700 4
N 12100 5700 12100 3900 4
C 9900 3200 1 0 0 EMBEDDEDgnd-1.sym
[
L 9980 3210 10020 3210 3 0 0 0 -1 -1
L 9955 3250 10045 3250 3 0 0 0 -1 -1
L 9900 3300 10100 3300 3 0 0 0 -1 -1
P 10000 3300 10000 3500 1 0 1
{
T 10058 3361 5 4 0 1 0 0 1
pintype=pwr
T 10058 3361 5 4 0 1 0 0 1
pinlabel=1
T 10058 3361 5 4 0 0 0 0 1
pinseq=1
T 10058 3361 5 4 0 1 0 0 1
pinnumber=1
}
T 10200 3250 8 10 0 0 0 0 1
net=GND:1
]
C 11400 5000 1 0 0 EMBEDDEDgnd-1.sym
[
L 11480 5010 11520 5010 3 0 0 0 -1 -1
L 11455 5050 11545 5050 3 0 0 0 -1 -1
L 11400 5100 11600 5100 3 0 0 0 -1 -1
P 11500 5100 11500 5300 1 0 1
{
T 11558 5161 5 4 0 1 0 0 1
pintype=pwr
T 11558 5161 5 4 0 1 0 0 1
pinlabel=1
T 11558 5161 5 4 0 0 0 0 1
pinseq=1
T 11558 5161 5 4 0 1 0 0 1
pinnumber=1
}
T 11700 5050 8 10 0 0 0 0 1
net=GND:1
]
N 11700 3900 12100 3900 4
N 11700 4100 11700 5300 4
N 11700 5300 11500 5300 4
N 10300 3900 10000 3900 4
N 10000 3900 10000 3500 4
N 10000 3700 10300 3700 4
N 5600 5700 6100 5700 4
T 10300 6600 9 10 1 0 0 0 1
-6db 50ohm 
T 4500 13000 9 10 1 0 0 0 1
-15db 50ohm 
T 7800 10600 9 10 1 0 0 0 1
7-Pole Butterworth @ 35mhz
C 6100 5500 1 0 0 EMBEDDEDcapacitor-1.sym
[
L 6500 5700 6300 5700 3 0 0 0 -1 -1
L 6800 5700 6600 5700 3 0 0 0 -1 -1
L 6600 5900 6600 5500 3 0 0 0 -1 -1
L 6500 5900 6500 5500 3 0 0 0 -1 -1
P 7000 5700 6800 5700 1 0 0
{
T 6800 5700 5 8 0 1 0 8 1
pintype=pas
T 6800 5700 9 8 0 1 0 6 1
pinlabel=2
T 6850 5650 5 8 0 1 0 2 1
pinseq=2
T 6850 5750 5 8 0 1 0 0 1
pinnumber=2
}
P 6100 5700 6300 5700 1 0 0
{
T 6300 5700 5 8 0 1 0 2 1
pintype=pas
T 6300 5700 9 8 0 1 0 0 1
pinlabel=1
T 6250 5650 5 8 0 1 0 8 1
pinseq=1
T 6250 5750 5 8 0 1 0 6 1
pinnumber=1
}
T 6300 6400 5 10 0 0 0 0 1
symversion=0.1
T 6300 6600 5 10 0 0 0 0 1
numslots=0
T 6300 6800 5 10 0 0 0 0 1
description=capacitor
T 6300 6000 8 10 0 1 0 0 1
refdes=C?
T 6300 6200 5 10 0 0 0 0 1
device=CAPACITOR
]
{
T 6300 6200 5 10 0 0 0 0 1
device=CAPACITOR
T 6300 6200 5 10 1 1 0 0 1
refdes=C215
T 6300 6400 5 10 0 0 0 0 1
symversion=0.1
T 6300 6000 5 10 1 1 0 0 1
value=100pf
T 6100 5500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 13500 14500 13600 14500 4
N 9400 5700 10000 5700 4
N 19300 4300 20300 4300 4
C 7100 6400 1 90 0 EMBEDDEDinductor-1.sym
[
T 6600 6600 5 10 0 0 90 0 1
device=INDUCTOR
T 6800 6600 8 10 0 1 90 0 1
refdes=L?
T 6000 6600 5 10 0 0 90 0 1
description=inductor
T 6200 6600 5 10 0 0 90 0 1
numslots=0
T 6400 6600 5 10 0 0 90 0 1
symversion=0.1
P 7000 7300 7000 7150 1 0 0
{
T 7000 7100 5 8 0 1 90 8 1
pintype=pas
T 7000 7100 9 8 0 1 90 6 1
pinlabel=2
T 7050 7200 5 8 0 1 90 2 1
pinseq=2
T 6950 7200 5 8 0 1 90 0 1
pinnumber=2
}
P 7000 6400 7000 6550 1 0 0
{
T 7000 6600 5 8 0 1 90 2 1
pintype=pas
T 7000 6600 9 8 0 1 90 0 1
pinlabel=1
T 7050 6500 5 8 0 1 90 8 1
pinseq=1
T 6950 6500 5 8 0 1 90 6 1
pinnumber=1
}
A 7000 6637 75 90 180 3 0 0 0 -1 -1
A 7000 6779 75 90 180 3 0 0 0 -1 -1
A 7000 6921 75 90 180 3 0 0 0 -1 -1
A 7000 7063 75 90 180 3 0 0 0 -1 -1
L 7000 7138 7000 7150 3 0 0 0 -1 -1
L 7000 6550 7000 6562 3 0 0 0 -1 -1
A 7000 6708 4 270 180 3 0 0 0 -1 -1
A 7000 6850 4 270 180 3 0 0 0 -1 -1
A 7000 6992 4 270 180 3 0 0 0 -1 -1
]
{
T 6600 6600 5 10 0 0 90 0 1
device=INDUCTOR
T 6800 7000 5 10 1 1 180 0 1
refdes=L207
T 6400 6600 5 10 0 0 90 0 1
symversion=0.1
T 7100 6400 5 10 0 0 0 0 1
footprint=my_0805
}
C 7100 7300 1 90 0 EMBEDDEDresistor-1.sym
[
T 6700 7600 5 10 0 0 90 0 1
device=RESISTOR
T 6800 7500 8 10 0 1 90 0 1
refdes=R?
T 7100 7300 8 10 0 1 90 0 1
pins=2
T 7100 7300 8 10 0 1 90 0 1
class=DISCRETE
L 6900 7900 7100 7800 3 0 0 0 -1 -1
L 7100 7800 6900 7700 3 0 0 0 -1 -1
L 6900 7700 7100 7600 3 0 0 0 -1 -1
L 7100 7600 6900 7500 3 0 0 0 -1 -1
L 6900 7900 7100 8000 3 0 0 0 -1 -1
L 7100 8000 7000 8050 3 0 0 0 -1 -1
P 7000 8200 7000 8050 1 0 0
{
T 6950 8100 5 8 0 1 90 0 1
pintype=pas
T 6950 8100 5 8 0 1 90 0 1
pinlabel=2
T 6950 8100 5 8 0 0 90 0 1
pinseq=2
T 6950 8100 5 8 0 1 90 0 1
pinnumber=2
}
P 7000 7300 7000 7452 1 0 0
{
T 6950 7400 5 8 0 1 90 0 1
pintype=pas
T 6950 7400 5 8 0 1 90 0 1
pinlabel=1
T 6950 7400 5 8 0 0 90 0 1
pinseq=1
T 6950 7400 5 8 0 1 90 0 1
pinnumber=1
}
L 6900 7501 7000 7450 3 0 0 0 -1 -1
]
{
T 6700 7600 5 10 0 0 90 0 1
device=RESISTOR
T 6800 7900 5 10 1 1 180 0 1
refdes=R213
T 6300 7500 5 10 1 1 0 0 1
value=60 1%
T 7100 7300 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 6800 8200 1 0 0 EMBEDDED5V-plus-1.sym
[
T 7100 8200 8 8 0 0 0 0 1
net=+5V:1
T 6875 8450 9 8 1 0 0 0 1
+5V
L 6850 8400 7150 8400 3 0 0 0 -1 -1
P 7000 8200 7000 8400 1 0 0
{
T 7050 8250 5 6 0 1 0 0 1
pinnumber=1
T 7050 8250 5 6 0 0 0 0 1
pinseq=1
T 7050 8250 5 6 0 1 0 0 1
pinlabel=1
T 7050 8250 5 6 0 1 0 0 1
pintype=pwr
}
]
N 7400 7300 7400 8400 4
N 7400 7300 7000 7300 4
N 7400 8400 10200 8400 4
C 8400 7500 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 7500 7700 5 10 0 0 90 0 1
symversion=0.1
T 7300 7700 5 10 0 0 90 0 1
numslots=0
T 7100 7700 5 10 0 0 90 0 1
description=capacitor
T 7900 7700 8 10 0 1 90 0 1
refdes=C?
T 7700 7700 5 10 0 0 90 0 1
device=CAPACITOR
L 8200 7900 8200 7700 3 0 0 0 -1 -1
L 8200 8200 8200 8000 3 0 0 0 -1 -1
L 8000 8000 8400 8000 3 0 0 0 -1 -1
L 8000 7900 8400 7900 3 0 0 0 -1 -1
P 8200 8400 8200 8200 1 0 0
{
T 8200 8200 5 8 0 1 90 8 1
pintype=pas
T 8200 8200 9 8 0 1 90 6 1
pinlabel=2
T 8250 8250 5 8 0 1 90 2 1
pinseq=2
T 8150 8250 5 8 0 1 90 0 1
pinnumber=2
}
P 8200 7500 8200 7700 1 0 0
{
T 8200 7700 5 8 0 1 90 2 1
pintype=pas
T 8200 7700 9 8 0 1 90 0 1
pinlabel=1
T 8250 7650 5 8 0 1 90 8 1
pinseq=1
T 8150 7650 5 8 0 1 90 6 1
pinnumber=1
}
]
{
T 7700 7700 5 10 0 0 90 0 1
device=CAPACITOR
T 7500 7700 5 10 0 0 90 0 1
symversion=0.1
T 8000 8100 5 10 1 1 180 0 1
refdes=C226
T 8000 7900 5 10 1 1 180 0 1
value=10uf
T 8400 7500 5 10 0 0 0 0 1
footprint=my_0805
}
C 8100 7200 1 0 0 EMBEDDEDgnd-1.sym
[
T 8400 7250 8 10 0 0 0 0 1
net=GND:1
L 8180 7210 8220 7210 3 0 0 0 -1 -1
L 8155 7250 8245 7250 3 0 0 0 -1 -1
L 8100 7300 8300 7300 3 0 0 0 -1 -1
P 8200 7300 8200 7500 1 0 1
{
T 8258 7361 5 4 0 1 0 0 1
pintype=pwr
T 8258 7361 5 4 0 1 0 0 1
pinlabel=1
T 8258 7361 5 4 0 0 0 0 1
pinseq=1
T 8258 7361 5 4 0 1 0 0 1
pinnumber=1
}
]
C 9100 7200 1 0 0 EMBEDDEDgnd-1.sym
[
T 9400 7250 8 10 0 0 0 0 1
net=GND:1
L 9180 7210 9220 7210 3 0 0 0 -1 -1
L 9155 7250 9245 7250 3 0 0 0 -1 -1
L 9100 7300 9300 7300 3 0 0 0 -1 -1
P 9200 7300 9200 7500 1 0 1
{
T 9258 7361 5 4 0 1 0 0 1
pintype=pwr
T 9258 7361 5 4 0 1 0 0 1
pinlabel=1
T 9258 7361 5 4 0 0 0 0 1
pinseq=1
T 9258 7361 5 4 0 1 0 0 1
pinnumber=1
}
]
C 9400 7500 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 8500 7700 5 10 0 0 90 0 1
symversion=0.1
T 8300 7700 5 10 0 0 90 0 1
numslots=0
T 8100 7700 5 10 0 0 90 0 1
description=capacitor
T 8900 7700 8 10 0 1 90 0 1
refdes=C?
T 8700 7700 5 10 0 0 90 0 1
device=CAPACITOR
L 9200 7900 9200 7700 3 0 0 0 -1 -1
L 9200 8200 9200 8000 3 0 0 0 -1 -1
L 9000 8000 9400 8000 3 0 0 0 -1 -1
L 9000 7900 9400 7900 3 0 0 0 -1 -1
P 9200 8400 9200 8200 1 0 0
{
T 9200 8200 5 8 0 1 90 8 1
pintype=pas
T 9200 8200 9 8 0 1 90 6 1
pinlabel=2
T 9250 8250 5 8 0 1 90 2 1
pinseq=2
T 9150 8250 5 8 0 1 90 0 1
pinnumber=2
}
P 9200 7500 9200 7700 1 0 0
{
T 9200 7700 5 8 0 1 90 2 1
pintype=pas
T 9200 7700 9 8 0 1 90 0 1
pinlabel=1
T 9250 7650 5 8 0 1 90 8 1
pinseq=1
T 9150 7650 5 8 0 1 90 6 1
pinnumber=1
}
]
{
T 8700 7700 5 10 0 0 90 0 1
device=CAPACITOR
T 8500 7700 5 10 0 0 90 0 1
symversion=0.1
T 9000 8100 5 10 1 1 180 0 1
refdes=C225
T 9000 7900 5 10 1 1 180 0 1
value=0.1uf
T 9400 7500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 10400 7500 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 9500 7700 5 10 0 0 90 0 1
symversion=0.1
T 9300 7700 5 10 0 0 90 0 1
numslots=0
T 9100 7700 5 10 0 0 90 0 1
description=capacitor
T 9900 7700 8 10 0 1 90 0 1
refdes=C?
T 9700 7700 5 10 0 0 90 0 1
device=CAPACITOR
L 10200 7900 10200 7700 3 0 0 0 -1 -1
L 10200 8200 10200 8000 3 0 0 0 -1 -1
L 10000 8000 10400 8000 3 0 0 0 -1 -1
L 10000 7900 10400 7900 3 0 0 0 -1 -1
P 10200 8400 10200 8200 1 0 0
{
T 10200 8200 5 8 0 1 90 8 1
pintype=pas
T 10200 8200 9 8 0 1 90 6 1
pinlabel=2
T 10250 8250 5 8 0 1 90 2 1
pinseq=2
T 10150 8250 5 8 0 1 90 0 1
pinnumber=2
}
P 10200 7500 10200 7700 1 0 0
{
T 10200 7700 5 8 0 1 90 2 1
pintype=pas
T 10200 7700 9 8 0 1 90 0 1
pinlabel=1
T 10250 7650 5 8 0 1 90 8 1
pinseq=1
T 10150 7650 5 8 0 1 90 6 1
pinnumber=1
}
]
{
T 9700 7700 5 10 0 0 90 0 1
device=CAPACITOR
T 9500 7700 5 10 0 0 90 0 1
symversion=0.1
T 10000 8100 5 10 1 1 180 0 1
refdes=C224
T 10000 7900 5 10 1 1 180 0 1
value=0.01uf
T 10400 7500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 10100 7200 1 0 0 EMBEDDEDgnd-1.sym
[
T 10400 7250 8 10 0 0 0 0 1
net=GND:1
L 10180 7210 10220 7210 3 0 0 0 -1 -1
L 10155 7250 10245 7250 3 0 0 0 -1 -1
L 10100 7300 10300 7300 3 0 0 0 -1 -1
P 10200 7300 10200 7500 1 0 1
{
T 10258 7361 5 4 0 1 0 0 1
pintype=pwr
T 10258 7361 5 4 0 1 0 0 1
pinlabel=1
T 10258 7361 5 4 0 0 0 0 1
pinseq=1
T 10258 7361 5 4 0 1 0 0 1
pinnumber=1
}
]
C 7600 4800 1 0 0 EMBEDDEDgnd-1.sym
[
T 7900 4850 8 10 0 0 0 0 1
net=GND:1
L 7680 4810 7720 4810 3 0 0 0 -1 -1
L 7655 4850 7745 4850 3 0 0 0 -1 -1
L 7600 4900 7800 4900 3 0 0 0 -1 -1
P 7700 4900 7700 5100 1 0 1
{
T 7758 4961 5 4 0 1 0 0 1
pintype=pwr
T 7758 4961 5 4 0 1 0 0 1
pinlabel=1
T 7758 4961 5 4 0 0 0 0 1
pinseq=1
T 7758 4961 5 4 0 1 0 0 1
pinnumber=1
}
]
N 7700 5200 7700 5100 4
N 7700 6300 7700 6200 4
C 7800 6600 1 180 0 EMBEDDEDgnd-1.sym
[
T 7500 6550 8 10 0 0 180 0 1
net=GND:1
L 7720 6590 7680 6590 3 0 0 0 -1 -1
L 7745 6550 7655 6550 3 0 0 0 -1 -1
L 7800 6500 7600 6500 3 0 0 0 -1 -1
P 7700 6500 7700 6300 1 0 1
{
T 7642 6439 5 4 0 1 180 0 1
pintype=pwr
T 7642 6439 5 4 0 1 180 0 1
pinlabel=1
T 7642 6439 5 4 0 0 180 0 1
pinseq=1
T 7642 6439 5 4 0 1 180 0 1
pinnumber=1
}
]
C 8200 5200 1 0 1 EMBEDDEDMAR-8A+.sym
[
T 7300 5700 5 10 0 0 0 6 1
device=MAR-8A+
T 7550 6075 8 10 0 1 0 6 1
refdes=U?
T 8205 5195 8 10 0 1 0 6 1
footprint=VV105
P 7700 6200 7700 6000 1 0 0
{
T 7800 6050 5 6 0 1 0 6 1
pintype=pas
T 7950 6050 5 6 1 1 0 6 1
pinlabel=GND
T 7800 6050 5 6 0 0 0 6 1
pinseq=4
T 7800 6050 5 6 0 0 0 6 1
pinnumber=4
}
P 7700 5400 7700 5200 1 0 1
{
T 7800 5250 5 6 0 1 0 6 1
pintype=pas
T 7950 5250 5 6 1 1 0 6 1
pinlabel=GND
T 7800 5250 5 6 0 0 0 6 1
pinseq=2
T 7800 5250 5 6 0 1 0 6 1
pinnumber=2
}
V 7700 5701 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 8200 5700 8000 5700 1 0 0
{
T 8100 5750 5 6 0 1 0 6 1
pintype=pas
T 8150 5750 5 6 1 1 0 6 1
pinlabel=IN
T 8100 5750 5 6 0 0 0 6 1
pinseq=1
T 8100 5750 5 6 0 0 0 6 1
pinnumber=1
}
L 7800 5700 8016 5700 3 0 0 0 -1 -1
L 7700 6000 7700 5840 3 0 0 0 -1 -1
L 7700 5400 7700 5560 3 0 0 0 -1 -1
L 7800 5900 7500 5700 3 0 1 0 -1 -1
L 7500 5700 7800 5500 3 0 1 0 -1 -1
L 7800 5500 7800 5900 3 0 1 0 -1 -1
L 7500 5700 7400 5700 3 0 1 0 -1 -1
P 7200 5700 7400 5700 1 0 0
{
T 7300 5750 5 6 0 1 0 0 1
pintype=pas
T 7370 5745 5 6 1 1 0 6 1
pinlabel=OUT
T 7300 5750 5 6 0 0 0 0 1
pinseq=3
T 7305 5745 5 6 0 0 0 6 1
pinnumber=3
}
]
{
T 8700 5200 5 10 1 1 0 6 1
device=ERA-3+
T 8450 5375 5 10 1 1 0 6 1
refdes=U211
T 8205 5195 5 10 0 1 0 6 1
footprint=MINICIRCUITS_VV105
}
C 8500 5500 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 8700 6400 5 10 0 0 0 0 1
symversion=0.1
T 8700 6600 5 10 0 0 0 0 1
numslots=0
T 8700 6800 5 10 0 0 0 0 1
description=capacitor
T 8700 6000 8 10 0 1 0 0 1
refdes=C?
T 8700 6200 5 10 0 0 0 0 1
device=CAPACITOR
L 8900 5700 8700 5700 3 0 0 0 -1 -1
L 9200 5700 9000 5700 3 0 0 0 -1 -1
L 9000 5900 9000 5500 3 0 0 0 -1 -1
L 8900 5900 8900 5500 3 0 0 0 -1 -1
P 9400 5700 9200 5700 1 0 0
{
T 9250 5750 5 8 0 1 0 0 1
pinnumber=2
T 9250 5650 5 8 0 1 0 2 1
pinseq=2
T 9200 5700 9 8 0 1 0 6 1
pinlabel=2
T 9200 5700 5 8 0 1 0 8 1
pintype=pas
}
P 8500 5700 8700 5700 1 0 0
{
T 8650 5750 5 8 0 1 0 6 1
pinnumber=1
T 8650 5650 5 8 0 1 0 8 1
pinseq=1
T 8700 5700 9 8 0 1 0 0 1
pinlabel=1
T 8700 5700 5 8 0 1 0 2 1
pintype=pas
}
]
{
T 8700 6200 5 10 0 0 0 0 1
device=CAPACITOR
T 8700 6200 5 10 1 1 0 0 1
refdes=C223
T 8700 6400 5 10 0 0 0 0 1
symversion=0.1
T 8700 6000 5 10 1 1 0 0 1
value=100pf
T 8500 5500 5 10 0 0 0 0 1
footprint=my_0402_sm
}
N 8200 5700 8500 5700 4
N 7000 6400 7000 5700 4
C 3600 14700 1 0 0 EMBEDDEDresistor-1.sym
[
T 3900 15100 5 10 0 0 0 0 1
device=RESISTOR
T 3800 15000 8 10 0 1 0 0 1
refdes=R?
T 3600 14700 8 10 0 1 0 0 1
pins=2
T 3600 14700 8 10 0 1 0 0 1
class=DISCRETE
L 4200 14900 4100 14700 3 0 0 0 -1 -1
L 4100 14700 4000 14900 3 0 0 0 -1 -1
L 4000 14900 3900 14700 3 0 0 0 -1 -1
L 3900 14700 3800 14900 3 0 0 0 -1 -1
L 4200 14900 4300 14700 3 0 0 0 -1 -1
L 4300 14700 4350 14800 3 0 0 0 -1 -1
P 4500 14800 4350 14800 1 0 0
{
T 4400 14850 5 8 0 1 0 0 1
pinnumber=2
T 4400 14850 5 8 0 0 0 0 1
pinseq=2
T 4400 14850 5 8 0 1 0 0 1
pinlabel=2
T 4400 14850 5 8 0 1 0 0 1
pintype=pas
}
P 3600 14800 3752 14800 1 0 0
{
T 3700 14850 5 8 0 1 0 0 1
pinnumber=1
T 3700 14850 5 8 0 0 0 0 1
pinseq=1
T 3700 14850 5 8 0 1 0 0 1
pinlabel=1
T 3700 14850 5 8 0 1 0 0 1
pintype=pas
}
L 3801 14900 3750 14800 3 0 0 0 -1 -1
]
{
T 3900 15100 5 10 0 0 0 0 1
device=RESISTOR
T 3800 15300 5 10 1 1 0 0 1
refdes=R201
T 4300 15200 5 10 1 1 180 0 1
value=37.4 1%
T 3600 14700 5 10 0 0 270 0 1
footprint=my_0402_sm
}
C 4600 13900 1 90 0 EMBEDDEDresistor-1.sym
[
T 4200 14200 5 10 0 0 90 0 1
device=RESISTOR
T 4300 14100 8 10 0 1 90 0 1
refdes=R?
T 4600 13900 8 10 0 1 90 0 1
pins=2
T 4600 13900 8 10 0 1 90 0 1
class=DISCRETE
L 4400 14500 4600 14400 3 0 0 0 -1 -1
L 4600 14400 4400 14300 3 0 0 0 -1 -1
L 4400 14300 4600 14200 3 0 0 0 -1 -1
L 4600 14200 4400 14100 3 0 0 0 -1 -1
L 4400 14500 4600 14600 3 0 0 0 -1 -1
L 4600 14600 4500 14650 3 0 0 0 -1 -1
P 4500 14800 4500 14650 1 0 0
{
T 4450 14700 5 8 0 1 90 0 1
pinnumber=2
T 4450 14700 5 8 0 0 90 0 1
pinseq=2
T 4450 14700 5 8 0 1 90 0 1
pinlabel=2
T 4450 14700 5 8 0 1 90 0 1
pintype=pas
}
P 4500 13900 4500 14052 1 0 0
{
T 4450 14000 5 8 0 1 90 0 1
pinnumber=1
T 4450 14000 5 8 0 0 90 0 1
pinseq=1
T 4450 14000 5 8 0 1 90 0 1
pinlabel=1
T 4450 14000 5 8 0 1 90 0 1
pintype=pas
}
L 4400 14101 4500 14050 3 0 0 0 -1 -1
]
{
T 4200 14200 5 10 0 0 90 0 1
device=RESISTOR
T 4300 14500 5 10 1 1 180 0 1
refdes=R202
T 3700 14100 5 10 1 1 0 0 1
value=14.3 1%
T 4600 13900 5 10 0 0 0 0 1
footprint=my_0402_sm
}
C 4500 14700 1 0 0 EMBEDDEDresistor-1.sym
[
T 4800 15100 5 10 0 0 0 0 1
device=RESISTOR
T 4700 15000 8 10 0 1 0 0 1
refdes=R?
T 4500 14700 8 10 0 1 0 0 1
pins=2
T 4500 14700 8 10 0 1 0 0 1
class=DISCRETE
L 5100 14900 5000 14700 3 0 0 0 -1 -1
L 5000 14700 4900 14900 3 0 0 0 -1 -1
L 4900 14900 4800 14700 3 0 0 0 -1 -1
L 4800 14700 4700 14900 3 0 0 0 -1 -1
L 5100 14900 5200 14700 3 0 0 0 -1 -1
L 5200 14700 5250 14800 3 0 0 0 -1 -1
P 5400 14800 5250 14800 1 0 0
{
T 5300 14850 5 8 0 1 0 0 1
pinnumber=2
T 5300 14850 5 8 0 0 0 0 1
pinseq=2
T 5300 14850 5 8 0 1 0 0 1
pinlabel=2
T 5300 14850 5 8 0 1 0 0 1
pintype=pas
}
P 4500 14800 4652 14800 1 0 0
{
T 4600 14850 5 8 0 1 0 0 1
pinnumber=1
T 4600 14850 5 8 0 0 0 0 1
pinseq=1
T 4600 14850 5 8 0 1 0 0 1
pinlabel=1
T 4600 14850 5 8 0 1 0 0 1
pintype=pas
}
L 4701 14900 4650 14800 3 0 0 0 -1 -1
]
{
T 4800 15100 5 10 0 0 0 0 1
device=RESISTOR
T 4700 15300 5 10 1 1 0 0 1
refdes=R203
T 5200 15200 5 10 1 1 180 0 1
value=37.4 1%
T 4500 14700 5 10 0 0 270 0 1
footprint=my_0402_sm
}
T 3900 15600 9 10 1 0 0 0 1
-17db 50ohm 
C 4400 13600 1 0 0 EMBEDDEDgnd-1.sym
[
T 4700 13650 8 10 0 0 0 0 1
net=GND:1
L 4480 13610 4520 13610 3 0 0 0 -1 -1
L 4455 13650 4545 13650 3 0 0 0 -1 -1
L 4400 13700 4600 13700 3 0 0 0 -1 -1
P 4500 13700 4500 13900 1 0 1
{
T 4558 13761 5 4 0 1 0 0 1
pinnumber=1
T 4558 13761 5 4 0 0 0 0 1
pinseq=1
T 4558 13761 5 4 0 1 0 0 1
pinlabel=1
T 4558 13761 5 4 0 1 0 0 1
pintype=pwr
}
]
N 6100 14200 9300 14200 4
N 6200 14800 5400 14800 4
C 14800 9400 1 0 0 EMBEDDEDMAR-8A+.sym
[
T 15700 9900 5 10 0 0 0 0 1
device=MAR-8A+
T 15450 10275 8 10 0 1 0 0 1
refdes=U?
T 14795 9395 8 10 0 1 0 0 1
footprint=VV105
P 15300 10400 15300 10200 1 0 0
{
T 15200 10250 5 6 0 1 0 0 1
pintype=pas
T 15050 10250 5 6 1 1 0 0 1
pinlabel=GND
T 15200 10250 5 6 0 0 0 0 1
pinseq=4
T 15200 10250 5 6 0 0 0 0 1
pinnumber=4
}
P 15300 9600 15300 9400 1 0 1
{
T 15200 9450 5 6 0 1 0 0 1
pintype=pas
T 15050 9450 5 6 1 1 0 0 1
pinlabel=GND
T 15200 9450 5 6 0 0 0 0 1
pinseq=2
T 15200 9450 5 6 0 1 0 0 1
pinnumber=2
}
V 15300 9901 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 14800 9900 15000 9900 1 0 0
{
T 14900 9950 5 6 0 1 0 0 1
pintype=pas
T 14850 9950 5 6 1 1 0 0 1
pinlabel=IN
T 14900 9950 5 6 0 0 0 0 1
pinseq=1
T 14900 9950 5 6 0 0 0 0 1
pinnumber=1
}
L 15200 9900 14984 9900 3 0 0 0 -1 -1
L 15300 10200 15300 10040 3 0 0 0 -1 -1
L 15300 9600 15300 9760 3 0 0 0 -1 -1
L 15200 10100 15500 9900 3 0 1 0 -1 -1
L 15500 9900 15200 9700 3 0 1 0 -1 -1
L 15200 9700 15200 10100 3 0 1 0 -1 -1
L 15500 9900 15600 9900 3 0 1 0 -1 -1
P 15800 9900 15600 9900 1 0 0
{
T 15700 9950 5 6 0 1 0 6 1
pintype=pas
T 15630 9945 5 6 1 1 0 0 1
pinlabel=OUT
T 15700 9950 5 6 0 0 0 6 1
pinseq=3
T 15695 9945 5 6 0 0 0 0 1
pinnumber=3
}
]
{
T 15500 9200 5 10 1 1 0 0 1
device=ERA-3+
T 15550 9475 5 10 1 1 0 0 1
refdes=U205
T 14795 9395 5 10 0 1 0 0 1
footprint=MINICIRCUITS_VV105
}
C 5200 10300 1 180 1 EMBEDDEDMAR-8A+.sym
[
T 6100 9800 5 10 0 0 180 6 1
device=MAR-8A+
T 5850 9425 8 10 0 1 180 6 1
refdes=U?
T 5195 10305 8 10 0 1 180 6 1
footprint=VV105
P 5700 9300 5700 9500 1 0 0
{
T 5600 9450 5 6 0 1 180 6 1
pintype=pas
T 5450 9450 5 6 1 1 180 6 1
pinlabel=GND
T 5600 9450 5 6 0 0 180 6 1
pinseq=4
T 5600 9450 5 6 0 0 180 6 1
pinnumber=4
}
P 5700 10100 5700 10300 1 0 1
{
T 5600 10250 5 6 0 1 180 6 1
pintype=pas
T 5450 10250 5 6 1 1 180 6 1
pinlabel=GND
T 5600 10250 5 6 0 0 180 6 1
pinseq=2
T 5600 10250 5 6 0 1 180 6 1
pinnumber=2
}
V 5700 9799 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5200 9800 5400 9800 1 0 0
{
T 5300 9750 5 6 0 1 180 6 1
pintype=pas
T 5250 9750 5 6 1 1 180 6 1
pinlabel=IN
T 5300 9750 5 6 0 0 180 6 1
pinseq=1
T 5300 9750 5 6 0 0 180 6 1
pinnumber=1
}
L 5600 9800 5384 9800 3 0 0 0 -1 -1
L 5700 9500 5700 9660 3 0 0 0 -1 -1
L 5700 10100 5700 9940 3 0 0 0 -1 -1
L 5600 9600 5900 9800 3 0 1 0 -1 -1
L 5900 9800 5600 10000 3 0 1 0 -1 -1
L 5600 10000 5600 9600 3 0 1 0 -1 -1
L 5900 9800 6000 9800 3 0 1 0 -1 -1
P 6200 9800 6000 9800 1 0 0
{
T 6100 9750 5 6 0 1 180 0 1
pintype=pas
T 6030 9755 5 6 1 1 180 6 1
pinlabel=OUT
T 6100 9750 5 6 0 0 180 0 1
pinseq=3
T 6095 9755 5 6 0 0 180 6 1
pinnumber=3
}
]
{
T 5900 9200 5 10 1 1 180 6 1
device=ERA-3+
T 5850 9425 5 10 1 1 180 6 1
refdes=U203
T 5195 10305 5 10 0 1 180 6 1
footprint=MINICIRCUITS_VV105
}
C 20300 5100 1 270 0 EMBEDDEDsolder_jumper_3.sym
[
A 20800 4600 200 0 180 3 0 0 0 -1 -1
A 20800 4000 200 180 180 3 0 0 0 -1 -1
T 21100 4400 8 10 0 1 270 0 1
refdes=JP?
L 21000 4000 20600 4000 3 0 0 0 -1 -1
L 21000 4600 20600 4600 3 0 0 0 -1 -1
B 20600 4100 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 20800 3800 20800 3500 1 0 1
{
T 20845 3705 5 8 1 1 270 0 1
pinnumber=3
T 20850 3650 5 8 0 0 270 0 1
pinseq=3
T 20795 3855 5 8 0 1 270 6 1
pinlabel=3
T 20850 3650 5 8 0 1 270 0 1
pintype=pas
}
P 20300 4300 20600 4300 1 0 0
{
T 20550 4405 5 8 1 1 90 6 1
pinnumber=2
T 20500 4250 5 8 0 0 180 0 1
pinseq=2
T 20655 4300 5 8 0 1 0 0 1
pinlabel=2
T 20500 4250 5 8 0 1 180 0 1
pintype=pas
}
P 20800 4800 20800 5100 1 0 1
{
T 20845 4895 5 8 1 1 270 6 1
pinnumber=1
T 20750 4950 5 8 0 0 90 0 1
pinseq=1
T 20795 4745 5 8 0 1 270 0 1
pinlabel=1
T 20750 4950 5 8 0 1 90 0 1
pintype=pas
}
T 23400 7500 8 10 0 0 270 0 1
pins=34
T 23200 7500 8 10 0 0 270 0 1
class=IO
T 23000 7500 8 10 0 0 270 0 1
device=HEADER46
]
{
T 23000 7500 5 10 0 0 270 0 1
device=HEADER46
T 20000 4700 5 10 1 1 0 0 1
refdes=JP201
T 20300 5100 5 10 0 0 0 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
N 21900 3500 20800 3500 4
N 9300 14600 8600 14600 4
N 8600 14600 8600 15000 4
N 8600 15000 8400 15000 4
N 8500 13800 8500 14600 4
N 8500 14600 8400 14600 4
N 6200 15000 6100 15000 4
N 13600 14700 12700 14700 4
N 17100 3400 17100 4100 4
N 19300 4100 19600 4100 4
N 19600 4100 19600 3100 4
N 19600 3100 14600 3100 4
N 5400 4300 6200 4300 4
N 3200 4300 2800 4300 4
N 7000 5700 7200 5700 4
N 16300 4500 17100 4500 4
N 14300 3400 17100 3400 4
N 12900 4500 12900 3700 4
N 12900 3700 11700 3700 4
N 16800 4300 16800 4200 4
