#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd340403a20 .scope module, "testtest_test" "testtest_test" 2 1;
 .timescale 0 0;
v0x7fd3404201e0_0 .var "inputA", 0 0;
v0x7fd340420290_0 .var "inputB", 0 0;
v0x7fd340420320_0 .var "inputC", 0 0;
v0x7fd3404203b0_0 .var "inputD", 0 0;
v0x7fd340420460_0 .net "out", 0 0, L_0x7fd340420750;  1 drivers
S_0x7fd340402390 .scope module, "uut" "testtest" 2 9, 3 1 0, S_0x7fd340403a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 1 "outAandB"
    .port_info 5 /OUTPUT 1 "outCandD"
    .port_info 6 /OUTPUT 1 "result"
L_0x7fd340420530 .functor AND 1, v0x7fd3404201e0_0, v0x7fd340420290_0, C4<1>, C4<1>;
L_0x7fd340420660 .functor AND 1, v0x7fd340420320_0, v0x7fd3404203b0_0, C4<1>, C4<1>;
L_0x7fd340420750 .functor AND 1, L_0x7fd340420530, L_0x7fd340420660, C4<1>, C4<1>;
v0x7fd34040bdd0_0 .net "a", 0 0, v0x7fd3404201e0_0;  1 drivers
v0x7fd34041fd40_0 .net "b", 0 0, v0x7fd340420290_0;  1 drivers
v0x7fd34041fde0_0 .net "c", 0 0, v0x7fd340420320_0;  1 drivers
v0x7fd34041fe70_0 .net "d", 0 0, v0x7fd3404203b0_0;  1 drivers
v0x7fd34041ff10_0 .net "outAandB", 0 0, L_0x7fd340420530;  1 drivers
v0x7fd34041fff0_0 .net "outCandD", 0 0, L_0x7fd340420660;  1 drivers
v0x7fd340420090_0 .net "result", 0 0, L_0x7fd340420750;  alias, 1 drivers
    .scope S_0x7fd340403a20;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fd340403a20;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404201e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd340420320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd3404203b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fd340403a20;
T_2 ;
    %vpi_call 2 102 "$monitor", "time=%0t, inputA=%0b, inputB=%0b, inputC=%0b, inputD=%0b, out=%0b \012", $time, v0x7fd3404201e0_0, v0x7fd340420290_0, v0x7fd340420320_0, v0x7fd3404203b0_0, v0x7fd340420460_0 {0 0 0};
    %vpi_call 2 103 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 104 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd340403a20 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_test.v";
    "test.v";
