--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.394 ns
From           : rx
To             : uartcom:u|d_reg[3]
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 5.853 ns
From           : uartcom:u|tx_reg
To             : tx
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -6.355 ns
From           : rx
To             : uartcom:u|led_start_reg
From Clock     : --
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'pll:pll_inst|altpll:altpll_component|_clk0'
Slack          : 93.704 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 158.83 MHz ( period = 6.296 ns )
From           : uartcom:u|i_reg1[22]
To             : uartcom:u|i_reg1[31]
From Clock     : pll:pll_inst|altpll:altpll_component|_clk0
To Clock       : pll:pll_inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pll:pll_inst|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : uartcom:u|led_start_reg
To             : uartcom:u|led_start_reg
From Clock     : pll:pll_inst|altpll:altpll_component|_clk0
To Clock       : pll:pll_inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

