
TECLADO_Y_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005310  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  080054a0  080054a0  000154a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800559c  0800559c  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  0800559c  0800559c  0001559c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055a4  080055a4  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055a4  080055a4  000155a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055a8  080055a8  000155a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080055ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001028  20000018  080055c4  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001040  080055c4  00021040  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d22  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002687  00000000  00000000  00030d6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000db0  00000000  00000000  000333f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c88  00000000  00000000  000341a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027aa1  00000000  00000000  00034e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b6f6  00000000  00000000  0005c8d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f1dcf  00000000  00000000  00067fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00159d96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003718  00000000  00000000  00159e14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000018 	.word	0x20000018
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005488 	.word	0x08005488

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000001c 	.word	0x2000001c
 80001cc:	08005488 	.word	0x08005488

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	60f8      	str	r0, [r7, #12]
 80004e8:	60b9      	str	r1, [r7, #8]
 80004ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <vApplicationGetIdleTaskMemory+0x2c>)
 80004f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004f2:	68bb      	ldr	r3, [r7, #8]
 80004f4:	4a06      	ldr	r2, [pc, #24]	; (8000510 <vApplicationGetIdleTaskMemory+0x30>)
 80004f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fe:	bf00      	nop
 8000500:	3714      	adds	r7, #20
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000034 	.word	0x20000034
 8000510:	20000088 	.word	0x20000088

08000514 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000514:	b5b0      	push	{r4, r5, r7, lr}
 8000516:	b08a      	sub	sp, #40	; 0x28
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
 8000520:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000522:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000526:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 800052a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800052e:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000532:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000534:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000536:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4618      	mov	r0, r3
 800054a:	f000 f80e 	bl	800056a <Lcd_init>

	return lcd;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	461d      	mov	r5, r3
 8000552:	f107 0410 	add.w	r4, r7, #16
 8000556:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000558:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800055a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800055e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000562:	68f8      	ldr	r0, [r7, #12]
 8000564:	3728      	adds	r7, #40	; 0x28
 8000566:	46bd      	mov	sp, r7
 8000568:	bdb0      	pop	{r4, r5, r7, pc}

0800056a <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 800056a:	b580      	push	{r7, lr}
 800056c:	b082      	sub	sp, #8
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	7d9b      	ldrb	r3, [r3, #22]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d10c      	bne.n	8000594 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 800057a:	2133      	movs	r1, #51	; 0x33
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f000 f855 	bl	800062c <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000582:	2132      	movs	r1, #50	; 0x32
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f000 f851 	bl	800062c <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 800058a:	2128      	movs	r1, #40	; 0x28
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f000 f84d 	bl	800062c <lcd_write_command>
 8000592:	e003      	b.n	800059c <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000594:	2138      	movs	r1, #56	; 0x38
 8000596:	6878      	ldr	r0, [r7, #4]
 8000598:	f000 f848 	bl	800062c <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 800059c:	2101      	movs	r1, #1
 800059e:	6878      	ldr	r0, [r7, #4]
 80005a0:	f000 f844 	bl	800062c <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80005a4:	210c      	movs	r1, #12
 80005a6:	6878      	ldr	r0, [r7, #4]
 80005a8:	f000 f840 	bl	800062c <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80005ac:	2106      	movs	r1, #6
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f000 f83c 	bl	800062c <lcd_write_command>
}
 80005b4:	bf00      	nop
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 80005c6:	2300      	movs	r3, #0
 80005c8:	73fb      	strb	r3, [r7, #15]
 80005ca:	e00a      	b.n	80005e2 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	683a      	ldr	r2, [r7, #0]
 80005d0:	4413      	add	r3, r2
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 f856 	bl	8000688 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	3301      	adds	r3, #1
 80005e0:	73fb      	strb	r3, [r7, #15]
 80005e2:	7bfc      	ldrb	r4, [r7, #15]
 80005e4:	6838      	ldr	r0, [r7, #0]
 80005e6:	f7ff fdf3 	bl	80001d0 <strlen>
 80005ea:	4603      	mov	r3, r0
 80005ec:	429c      	cmp	r4, r3
 80005ee:	d3ed      	bcc.n	80005cc <Lcd_string+0x10>
	}
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd90      	pop	{r4, r7, pc}

080005f8 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	460b      	mov	r3, r1
 8000602:	70fb      	strb	r3, [r7, #3]
 8000604:	4613      	mov	r3, r2
 8000606:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000608:	78fb      	ldrb	r3, [r7, #3]
 800060a:	4a07      	ldr	r2, [pc, #28]	; (8000628 <Lcd_cursor+0x30>)
 800060c:	5cd2      	ldrb	r2, [r2, r3]
 800060e:	78bb      	ldrb	r3, [r7, #2]
 8000610:	4413      	add	r3, r2
 8000612:	b2db      	uxtb	r3, r3
 8000614:	3b80      	subs	r3, #128	; 0x80
 8000616:	b2db      	uxtb	r3, r3
 8000618:	4619      	mov	r1, r3
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f000 f806 	bl	800062c <lcd_write_command>
	#endif
}
 8000620:	bf00      	nop
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	08005550 	.word	0x08005550

0800062c <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	460b      	mov	r3, r1
 8000636:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	6898      	ldr	r0, [r3, #8]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	899b      	ldrh	r3, [r3, #12]
 8000640:	2200      	movs	r2, #0
 8000642:	4619      	mov	r1, r3
 8000644:	f001 fd4c 	bl	80020e0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	7d9b      	ldrb	r3, [r3, #22]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d111      	bne.n	8000674 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8000650:	78fb      	ldrb	r3, [r7, #3]
 8000652:	091b      	lsrs	r3, r3, #4
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2204      	movs	r2, #4
 8000658:	4619      	mov	r1, r3
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f000 f842 	bl	80006e4 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	b2db      	uxtb	r3, r3
 8000668:	2204      	movs	r2, #4
 800066a:	4619      	mov	r1, r3
 800066c:	6878      	ldr	r0, [r7, #4]
 800066e:	f000 f839 	bl	80006e4 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000672:	e005      	b.n	8000680 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2208      	movs	r2, #8
 8000678:	4619      	mov	r1, r3
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f000 f832 	bl	80006e4 <lcd_write>
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	6898      	ldr	r0, [r3, #8]
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	899b      	ldrh	r3, [r3, #12]
 800069c:	2201      	movs	r2, #1
 800069e:	4619      	mov	r1, r3
 80006a0:	f001 fd1e 	bl	80020e0 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	7d9b      	ldrb	r3, [r3, #22]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d111      	bne.n	80006d0 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 80006ac:	78fb      	ldrb	r3, [r7, #3]
 80006ae:	091b      	lsrs	r3, r3, #4
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2204      	movs	r2, #4
 80006b4:	4619      	mov	r1, r3
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f000 f814 	bl	80006e4 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	f003 030f 	and.w	r3, r3, #15
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2204      	movs	r2, #4
 80006c6:	4619      	mov	r1, r3
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f000 f80b 	bl	80006e4 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 80006ce:	e005      	b.n	80006dc <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 80006d0:	78fb      	ldrb	r3, [r7, #3]
 80006d2:	2208      	movs	r2, #8
 80006d4:	4619      	mov	r1, r3
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f000 f804 	bl	80006e4 <lcd_write>
}
 80006dc:	bf00      	nop
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	460b      	mov	r3, r1
 80006ee:	70fb      	strb	r3, [r7, #3]
 80006f0:	4613      	mov	r3, r2
 80006f2:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80006f4:	2300      	movs	r3, #0
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	e019      	b.n	800072e <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	4413      	add	r3, r2
 8000704:	6818      	ldr	r0, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	685a      	ldr	r2, [r3, #4]
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	4413      	add	r3, r2
 8000710:	8819      	ldrh	r1, [r3, #0]
 8000712:	78fa      	ldrb	r2, [r7, #3]
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	fa42 f303 	asr.w	r3, r2, r3
 800071a:	b2db      	uxtb	r3, r3
 800071c:	f003 0301 	and.w	r3, r3, #1
 8000720:	b2db      	uxtb	r3, r3
 8000722:	461a      	mov	r2, r3
 8000724:	f001 fcdc 	bl	80020e0 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	3301      	adds	r3, #1
 800072c:	73fb      	strb	r3, [r7, #15]
 800072e:	7bfa      	ldrb	r2, [r7, #15]
 8000730:	78bb      	ldrb	r3, [r7, #2]
 8000732:	429a      	cmp	r2, r3
 8000734:	d3e1      	bcc.n	80006fa <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	6918      	ldr	r0, [r3, #16]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	8a9b      	ldrh	r3, [r3, #20]
 800073e:	2201      	movs	r2, #1
 8000740:	4619      	mov	r1, r3
 8000742:	f001 fccd 	bl	80020e0 <HAL_GPIO_WritePin>
	DELAY(1);
 8000746:	2001      	movs	r0, #1
 8000748:	f001 fa02 	bl	8001b50 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	6918      	ldr	r0, [r3, #16]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	8a9b      	ldrh	r3, [r3, #20]
 8000754:	2200      	movs	r2, #0
 8000756:	4619      	mov	r1, r3
 8000758:	f001 fcc2 	bl	80020e0 <HAL_GPIO_WritePin>
}
 800075c:	bf00      	nop
 800075e:	3710      	adds	r7, #16
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000764:	b5b0      	push	{r4, r5, r7, lr}
 8000766:	b09e      	sub	sp, #120	; 0x78
 8000768:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076a:	f001 f975 	bl	8001a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800076e:	f000 f86b 	bl	8000848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000772:	f000 f90f 	bl	8000994 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000776:	f000 f8dd 	bl	8000934 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Lcd_PortType ports[] = {
 800077a:	4b2b      	ldr	r3, [pc, #172]	; (8000828 <main+0xc4>)
 800077c:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000780:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000782:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      	D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
      };

      Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 8000786:	4a29      	ldr	r2, [pc, #164]	; (800082c <main+0xc8>)
 8000788:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800078c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000790:	e883 0003 	stmia.w	r3, {r0, r1}

      Lcd_HandleTypeDef lcd;

      lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 8000794:	4638      	mov	r0, r7
 8000796:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800079a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800079e:	2300      	movs	r3, #0
 80007a0:	9303      	str	r3, [sp, #12]
 80007a2:	2380      	movs	r3, #128	; 0x80
 80007a4:	9302      	str	r3, [sp, #8]
 80007a6:	4b22      	ldr	r3, [pc, #136]	; (8000830 <main+0xcc>)
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80007b4:	f7ff feae 	bl	8000514 <Lcd_create>
 80007b8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80007bc:	463d      	mov	r5, r7
 80007be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80007c6:	e884 0003 	stmia.w	r4, {r0, r1}

      Lcd_string(&lcd, "*Bienvenido*");
 80007ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007ce:	4919      	ldr	r1, [pc, #100]	; (8000834 <main+0xd0>)
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff fef3 	bl	80005bc <Lcd_string>

      Lcd_cursor(&lcd, 1,0);
 80007d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007da:	2200      	movs	r2, #0
 80007dc:	2101      	movs	r1, #1
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff ff0a 	bl	80005f8 <Lcd_cursor>
      Lcd_string(&lcd, "Ingrese pin: ");
 80007e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007e8:	4913      	ldr	r1, [pc, #76]	; (8000838 <main+0xd4>)
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fee6 	bl	80005bc <Lcd_string>
//      Lcd_cursor(&lcd, 1,5);
//     Lcd_int(&lcd,cursor);



      lock_safe(); // inicializa seguro
 80007f0:	f001 f800 	bl	80017f4 <lock_safe>
//
      current_state = STATE0; //inicializamos el estado
 80007f4:	4b11      	ldr	r3, [pc, #68]	; (800083c <main+0xd8>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007fa:	4b11      	ldr	r3, [pc, #68]	; (8000840 <main+0xdc>)
 80007fc:	f107 041c 	add.w	r4, r7, #28
 8000800:	461d      	mov	r5, r3
 8000802:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000806:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800080a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800080e:	f107 031c 	add.w	r3, r7, #28
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f003 fbd2 	bl	8003fbe <osThreadCreate>
 800081a:	4602      	mov	r2, r0
 800081c:	4b09      	ldr	r3, [pc, #36]	; (8000844 <main+0xe0>)
 800081e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000820:	f003 fbc6 	bl	8003fb0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      while (1)
 8000824:	e7fe      	b.n	8000824 <main+0xc0>
 8000826:	bf00      	nop
 8000828:	080054c0 	.word	0x080054c0
 800082c:	080054d0 	.word	0x080054d0
 8000830:	48000800 	.word	0x48000800
 8000834:	080054a0 	.word	0x080054a0
 8000838:	080054b0 	.word	0x080054b0
 800083c:	20000f94 	.word	0x20000f94
 8000840:	080054e4 	.word	0x080054e4
 8000844:	20000f90 	.word	0x20000f90

08000848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b0b8      	sub	sp, #224	; 0xe0
 800084c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000852:	2244      	movs	r2, #68	; 0x44
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f004 fdf6 	bl	8005448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800085c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800086c:	463b      	mov	r3, r7
 800086e:	2288      	movs	r2, #136	; 0x88
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f004 fde8 	bl	8005448 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000878:	2302      	movs	r3, #2
 800087a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000882:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000886:	2310      	movs	r3, #16
 8000888:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088c:	2302      	movs	r3, #2
 800088e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000892:	2302      	movs	r3, #2
 8000894:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000898:	2301      	movs	r3, #1
 800089a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800089e:	230a      	movs	r3, #10
 80008a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008a4:	2307      	movs	r3, #7
 80008a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008aa:	2302      	movs	r3, #2
 80008ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008b0:	2302      	movs	r3, #2
 80008b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 fc8c 	bl	80021d8 <HAL_RCC_OscConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0x82>
  {
    Error_Handler();
 80008c6:	f000 ffd1 	bl	800186c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ca:	230f      	movs	r3, #15
 80008cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d0:	2303      	movs	r3, #3
 80008d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d6:	2300      	movs	r3, #0
 80008d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008dc:	2300      	movs	r3, #0
 80008de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008e8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80008ec:	2104      	movs	r1, #4
 80008ee:	4618      	mov	r0, r3
 80008f0:	f002 f858 	bl	80029a4 <HAL_RCC_ClockConfig>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80008fa:	f000 ffb7 	bl	800186c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008fe:	2302      	movs	r3, #2
 8000900:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000902:	2300      	movs	r3, #0
 8000904:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000906:	463b      	mov	r3, r7
 8000908:	4618      	mov	r0, r3
 800090a:	f002 fa4f 	bl	8002dac <HAL_RCCEx_PeriphCLKConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000914:	f000 ffaa 	bl	800186c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000918:	f44f 7000 	mov.w	r0, #512	; 0x200
 800091c:	f001 fc06 	bl	800212c <HAL_PWREx_ControlVoltageScaling>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000926:	f000 ffa1 	bl	800186c <Error_Handler>
  }
}
 800092a:	bf00      	nop
 800092c:	37e0      	adds	r7, #224	; 0xe0
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <MX_USART2_UART_Init+0x58>)
 800093a:	4a15      	ldr	r2, [pc, #84]	; (8000990 <MX_USART2_UART_Init+0x5c>)
 800093c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000940:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000944:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_USART2_UART_Init+0x58>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000954:	2200      	movs	r2, #0
 8000956:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000958:	4b0c      	ldr	r3, [pc, #48]	; (800098c <MX_USART2_UART_Init+0x58>)
 800095a:	220c      	movs	r2, #12
 800095c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000960:	2200      	movs	r2, #0
 8000962:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000966:	2200      	movs	r2, #0
 8000968:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_USART2_UART_Init+0x58>)
 800096c:	2200      	movs	r2, #0
 800096e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000976:	4805      	ldr	r0, [pc, #20]	; (800098c <MX_USART2_UART_Init+0x58>)
 8000978:	f002 fec8 	bl	800370c <HAL_UART_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000982:	f000 ff73 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000fac 	.word	0x20000fac
 8000990:	40004400 	.word	0x40004400

08000994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08a      	sub	sp, #40	; 0x28
 8000998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
 80009a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009aa:	4b4d      	ldr	r3, [pc, #308]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ae:	4a4c      	ldr	r2, [pc, #304]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009b0:	f043 0304 	orr.w	r3, r3, #4
 80009b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009b6:	4b4a      	ldr	r3, [pc, #296]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	4b47      	ldr	r3, [pc, #284]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c6:	4a46      	ldr	r2, [pc, #280]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ce:	4b44      	ldr	r3, [pc, #272]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	4b41      	ldr	r3, [pc, #260]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	4a40      	ldr	r2, [pc, #256]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009e6:	4b3e      	ldr	r3, [pc, #248]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b3b      	ldr	r3, [pc, #236]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f6:	4a3a      	ldr	r2, [pc, #232]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 80009f8:	f043 0302 	orr.w	r3, r3, #2
 80009fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009fe:	4b38      	ldr	r3, [pc, #224]	; (8000ae0 <MX_GPIO_Init+0x14c>)
 8000a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a02:	f003 0302 	and.w	r3, r3, #2
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RO_Pin|LD2_Pin|D7_Pin|RS_Pin
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f649 3122 	movw	r1, #39714	; 0x9b22
 8000a10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a14:	f001 fb64 	bl	80020e0 <HAL_GPIO_WritePin>
                          |F2_Pin|F1_Pin|VE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|F4_Pin|F3_Pin|D5_Pin
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f641 4130 	movw	r1, #7216	; 0x1c30
 8000a1e:	4831      	ldr	r0, [pc, #196]	; (8000ae4 <MX_GPIO_Init+0x150>)
 8000a20:	f001 fb5e 	bl	80020e0 <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	2180      	movs	r1, #128	; 0x80
 8000a28:	482f      	ldr	r0, [pc, #188]	; (8000ae8 <MX_GPIO_Init+0x154>)
 8000a2a:	f001 fb59 	bl	80020e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a34:	4b2d      	ldr	r3, [pc, #180]	; (8000aec <MX_GPIO_Init+0x158>)
 8000a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	4619      	mov	r1, r3
 8000a42:	4829      	ldr	r0, [pc, #164]	; (8000ae8 <MX_GPIO_Init+0x154>)
 8000a44:	f001 f98c 	bl	8001d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : RO_Pin LD2_Pin D7_Pin RS_Pin
                           F2_Pin F1_Pin VE_Pin */
  GPIO_InitStruct.Pin = RO_Pin|LD2_Pin|D7_Pin|RS_Pin
 8000a48:	f649 3322 	movw	r3, #39714	; 0x9b22
 8000a4c:	617b      	str	r3, [r7, #20]
                          |F2_Pin|F1_Pin|VE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a56:	2300      	movs	r3, #0
 8000a58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4619      	mov	r1, r3
 8000a60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a64:	f001 f97c 	bl	8001d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : C2_Pin C1_Pin */
  GPIO_InitStruct.Pin = C2_Pin|C1_Pin;
 8000a68:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8000a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	f107 0314 	add.w	r3, r7, #20
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a80:	f001 f96e 	bl	8001d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin F4_Pin F3_Pin D5_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|F4_Pin|F3_Pin|D5_Pin
 8000a84:	f641 4330 	movw	r3, #7216	; 0x1c30
 8000a88:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	2300      	movs	r3, #0
 8000a94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4811      	ldr	r0, [pc, #68]	; (8000ae4 <MX_GPIO_Init+0x150>)
 8000a9e:	f001 f95f 	bl	8001d60 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin;
 8000aa2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aac:	2301      	movs	r3, #1
 8000aae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	480b      	ldr	r0, [pc, #44]	; (8000ae4 <MX_GPIO_Init+0x150>)
 8000ab8:	f001 f952 	bl	8001d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_Pin */
  GPIO_InitStruct.Pin = EN_Pin;
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4805      	ldr	r0, [pc, #20]	; (8000ae8 <MX_GPIO_Init+0x154>)
 8000ad4:	f001 f944 	bl	8001d60 <HAL_GPIO_Init>

}
 8000ad8:	bf00      	nop
 8000ada:	3728      	adds	r7, #40	; 0x28
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	48000400 	.word	0x48000400
 8000ae8:	48000800 	.word	0x48000800
 8000aec:	10210000 	.word	0x10210000

08000af0 <contr_password>:

/* USER CODE BEGIN 4 */


void contr_password(int input){
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
	input = read_keypad();
 8000af8:	f000 fcd4 	bl	80014a4 <read_keypad>
 8000afc:	4603      	mov	r3, r0
 8000afe:	607b      	str	r3, [r7, #4]
	           if(input !='F'){
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2b46      	cmp	r3, #70	; 0x46
 8000b04:	f000 8381 	beq.w	800120a <contr_password+0x71a>
	         	  switch(current_state){
 8000b08:	4bae      	ldr	r3, [pc, #696]	; (8000dc4 <contr_password+0x2d4>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	2b04      	cmp	r3, #4
 8000b0e:	f200 837c 	bhi.w	800120a <contr_password+0x71a>
 8000b12:	a201      	add	r2, pc, #4	; (adr r2, 8000b18 <contr_password+0x28>)
 8000b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b18:	08000b2d 	.word	0x08000b2d
 8000b1c:	08000caf 	.word	0x08000caf
 8000b20:	08000e8d 	.word	0x08000e8d
 8000b24:	0800100f 	.word	0x0800100f
 8000b28:	080011eb 	.word	0x080011eb
	     			case STATE0:
						if(i<4){
 8000b2c:	4ba6      	ldr	r3, [pc, #664]	; (8000dc8 <contr_password+0x2d8>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b03      	cmp	r3, #3
 8000b32:	f300 80b4 	bgt.w	8000c9e <contr_password+0x1ae>
							switch(input){
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	3b30      	subs	r3, #48	; 0x30
 8000b3a:	2b09      	cmp	r3, #9
 8000b3c:	f200 835e 	bhi.w	80011fc <contr_password+0x70c>
 8000b40:	a201      	add	r2, pc, #4	; (adr r2, 8000b48 <contr_password+0x58>)
 8000b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b46:	bf00      	nop
 8000b48:	08000c7f 	.word	0x08000c7f
 8000b4c:	08000b71 	.word	0x08000b71
 8000b50:	08000b8f 	.word	0x08000b8f
 8000b54:	08000bad 	.word	0x08000bad
 8000b58:	08000bcb 	.word	0x08000bcb
 8000b5c:	08000be9 	.word	0x08000be9
 8000b60:	08000c07 	.word	0x08000c07
 8000b64:	08000c25 	.word	0x08000c25
 8000b68:	08000c43 	.word	0x08000c43
 8000b6c:	08000c61 	.word	0x08000c61
								case '1':
								a1=1;
 8000b70:	4b96      	ldr	r3, [pc, #600]	; (8000dcc <contr_password+0x2dc>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8000b76:	4896      	ldr	r0, [pc, #600]	; (8000dd0 <contr_password+0x2e0>)
 8000b78:	f000 fb6c 	bl	8001254 <cursor>
								current_state = STATE0;
 8000b7c:	4b91      	ldr	r3, [pc, #580]	; (8000dc4 <contr_password+0x2d4>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000b82:	4b91      	ldr	r3, [pc, #580]	; (8000dc8 <contr_password+0x2d8>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	3301      	adds	r3, #1
 8000b88:	4a8f      	ldr	r2, [pc, #572]	; (8000dc8 <contr_password+0x2d8>)
 8000b8a:	6013      	str	r3, [r2, #0]
								break;
 8000b8c:	e08e      	b.n	8000cac <contr_password+0x1bc>

								case '2':
								a2=2;
 8000b8e:	4b91      	ldr	r3, [pc, #580]	; (8000dd4 <contr_password+0x2e4>)
 8000b90:	2202      	movs	r2, #2
 8000b92:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8000b94:	4890      	ldr	r0, [pc, #576]	; (8000dd8 <contr_password+0x2e8>)
 8000b96:	f000 fb5d 	bl	8001254 <cursor>
								current_state = STATE1;
 8000b9a:	4b8a      	ldr	r3, [pc, #552]	; (8000dc4 <contr_password+0x2d4>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000ba0:	4b89      	ldr	r3, [pc, #548]	; (8000dc8 <contr_password+0x2d8>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	4a88      	ldr	r2, [pc, #544]	; (8000dc8 <contr_password+0x2d8>)
 8000ba8:	6013      	str	r3, [r2, #0]
								break;
 8000baa:	e07f      	b.n	8000cac <contr_password+0x1bc>

								case '3':
								a3=3;
 8000bac:	4b8b      	ldr	r3, [pc, #556]	; (8000ddc <contr_password+0x2ec>)
 8000bae:	2203      	movs	r2, #3
 8000bb0:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8000bb2:	488b      	ldr	r0, [pc, #556]	; (8000de0 <contr_password+0x2f0>)
 8000bb4:	f000 fb4e 	bl	8001254 <cursor>
								current_state = STATE0;
 8000bb8:	4b82      	ldr	r3, [pc, #520]	; (8000dc4 <contr_password+0x2d4>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000bbe:	4b82      	ldr	r3, [pc, #520]	; (8000dc8 <contr_password+0x2d8>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	4a80      	ldr	r2, [pc, #512]	; (8000dc8 <contr_password+0x2d8>)
 8000bc6:	6013      	str	r3, [r2, #0]
								break;
 8000bc8:	e070      	b.n	8000cac <contr_password+0x1bc>

								case '4':
								a4=4;
 8000bca:	4b86      	ldr	r3, [pc, #536]	; (8000de4 <contr_password+0x2f4>)
 8000bcc:	2204      	movs	r2, #4
 8000bce:	701a      	strb	r2, [r3, #0]
								cursor("4");
 8000bd0:	4885      	ldr	r0, [pc, #532]	; (8000de8 <contr_password+0x2f8>)
 8000bd2:	f000 fb3f 	bl	8001254 <cursor>
								current_state = STATE0;
 8000bd6:	4b7b      	ldr	r3, [pc, #492]	; (8000dc4 <contr_password+0x2d4>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000bdc:	4b7a      	ldr	r3, [pc, #488]	; (8000dc8 <contr_password+0x2d8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	3301      	adds	r3, #1
 8000be2:	4a79      	ldr	r2, [pc, #484]	; (8000dc8 <contr_password+0x2d8>)
 8000be4:	6013      	str	r3, [r2, #0]
								break;
 8000be6:	e061      	b.n	8000cac <contr_password+0x1bc>

								case '5':
								a5=5;
 8000be8:	4b80      	ldr	r3, [pc, #512]	; (8000dec <contr_password+0x2fc>)
 8000bea:	2205      	movs	r2, #5
 8000bec:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8000bee:	4880      	ldr	r0, [pc, #512]	; (8000df0 <contr_password+0x300>)
 8000bf0:	f000 fb30 	bl	8001254 <cursor>
								current_state = STATE0;
 8000bf4:	4b73      	ldr	r3, [pc, #460]	; (8000dc4 <contr_password+0x2d4>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000bfa:	4b73      	ldr	r3, [pc, #460]	; (8000dc8 <contr_password+0x2d8>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	4a71      	ldr	r2, [pc, #452]	; (8000dc8 <contr_password+0x2d8>)
 8000c02:	6013      	str	r3, [r2, #0]
								break;
 8000c04:	e052      	b.n	8000cac <contr_password+0x1bc>

								case '6':
								a6=6;
 8000c06:	4b7b      	ldr	r3, [pc, #492]	; (8000df4 <contr_password+0x304>)
 8000c08:	2206      	movs	r2, #6
 8000c0a:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8000c0c:	487a      	ldr	r0, [pc, #488]	; (8000df8 <contr_password+0x308>)
 8000c0e:	f000 fb21 	bl	8001254 <cursor>
								current_state = STATE0;
 8000c12:	4b6c      	ldr	r3, [pc, #432]	; (8000dc4 <contr_password+0x2d4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c18:	4b6b      	ldr	r3, [pc, #428]	; (8000dc8 <contr_password+0x2d8>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	4a6a      	ldr	r2, [pc, #424]	; (8000dc8 <contr_password+0x2d8>)
 8000c20:	6013      	str	r3, [r2, #0]
								break;
 8000c22:	e043      	b.n	8000cac <contr_password+0x1bc>

								case '7':
								a7=7;
 8000c24:	4b75      	ldr	r3, [pc, #468]	; (8000dfc <contr_password+0x30c>)
 8000c26:	2207      	movs	r2, #7
 8000c28:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8000c2a:	4875      	ldr	r0, [pc, #468]	; (8000e00 <contr_password+0x310>)
 8000c2c:	f000 fb12 	bl	8001254 <cursor>
								current_state = STATE0;
 8000c30:	4b64      	ldr	r3, [pc, #400]	; (8000dc4 <contr_password+0x2d4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c36:	4b64      	ldr	r3, [pc, #400]	; (8000dc8 <contr_password+0x2d8>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	4a62      	ldr	r2, [pc, #392]	; (8000dc8 <contr_password+0x2d8>)
 8000c3e:	6013      	str	r3, [r2, #0]
								break;
 8000c40:	e034      	b.n	8000cac <contr_password+0x1bc>

								case '8':
								a8=8;
 8000c42:	4b70      	ldr	r3, [pc, #448]	; (8000e04 <contr_password+0x314>)
 8000c44:	2208      	movs	r2, #8
 8000c46:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8000c48:	486f      	ldr	r0, [pc, #444]	; (8000e08 <contr_password+0x318>)
 8000c4a:	f000 fb03 	bl	8001254 <cursor>
								current_state = STATE0;
 8000c4e:	4b5d      	ldr	r3, [pc, #372]	; (8000dc4 <contr_password+0x2d4>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c54:	4b5c      	ldr	r3, [pc, #368]	; (8000dc8 <contr_password+0x2d8>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	4a5b      	ldr	r2, [pc, #364]	; (8000dc8 <contr_password+0x2d8>)
 8000c5c:	6013      	str	r3, [r2, #0]
								break;
 8000c5e:	e025      	b.n	8000cac <contr_password+0x1bc>

								case '9':
								a9=9;
 8000c60:	4b6a      	ldr	r3, [pc, #424]	; (8000e0c <contr_password+0x31c>)
 8000c62:	2209      	movs	r2, #9
 8000c64:	701a      	strb	r2, [r3, #0]
								cursor("9");
 8000c66:	486a      	ldr	r0, [pc, #424]	; (8000e10 <contr_password+0x320>)
 8000c68:	f000 faf4 	bl	8001254 <cursor>
								current_state = STATE0;
 8000c6c:	4b55      	ldr	r3, [pc, #340]	; (8000dc4 <contr_password+0x2d4>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c72:	4b55      	ldr	r3, [pc, #340]	; (8000dc8 <contr_password+0x2d8>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	3301      	adds	r3, #1
 8000c78:	4a53      	ldr	r2, [pc, #332]	; (8000dc8 <contr_password+0x2d8>)
 8000c7a:	6013      	str	r3, [r2, #0]
								break;
 8000c7c:	e016      	b.n	8000cac <contr_password+0x1bc>

								case '0':
								a0=0;
 8000c7e:	4b65      	ldr	r3, [pc, #404]	; (8000e14 <contr_password+0x324>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
								cursor("0");
 8000c84:	4864      	ldr	r0, [pc, #400]	; (8000e18 <contr_password+0x328>)
 8000c86:	f000 fae5 	bl	8001254 <cursor>
								current_state = STATE0;
 8000c8a:	4b4e      	ldr	r3, [pc, #312]	; (8000dc4 <contr_password+0x2d4>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000c90:	4b4d      	ldr	r3, [pc, #308]	; (8000dc8 <contr_password+0x2d8>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	3301      	adds	r3, #1
 8000c96:	4a4c      	ldr	r2, [pc, #304]	; (8000dc8 <contr_password+0x2d8>)
 8000c98:	6013      	str	r3, [r2, #0]
								break;
 8000c9a:	bf00      	nop
 8000c9c:	e006      	b.n	8000cac <contr_password+0x1bc>
								}//switch
							}// if
						else{
							current_state = STATE0;
 8000c9e:	4b49      	ldr	r3, [pc, #292]	; (8000dc4 <contr_password+0x2d4>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
							error("");
 8000ca4:	485d      	ldr	r0, [pc, #372]	; (8000e1c <contr_password+0x32c>)
 8000ca6:	f000 fba7 	bl	80013f8 <error>
						}
	                break;
 8000caa:	e2a7      	b.n	80011fc <contr_password+0x70c>
 8000cac:	e2a6      	b.n	80011fc <contr_password+0x70c>
	     			case STATE1:
						if(i<4){
 8000cae:	4b46      	ldr	r3, [pc, #280]	; (8000dc8 <contr_password+0x2d8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	f300 80e2 	bgt.w	8000e7c <contr_password+0x38c>
							switch(input){
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3b30      	subs	r3, #48	; 0x30
 8000cbc:	2b09      	cmp	r3, #9
 8000cbe:	f200 829f 	bhi.w	8001200 <contr_password+0x710>
 8000cc2:	a201      	add	r2, pc, #4	; (adr r2, 8000cc8 <contr_password+0x1d8>)
 8000cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cc8:	08000e5d 	.word	0x08000e5d
 8000ccc:	08000cf1 	.word	0x08000cf1
 8000cd0:	08000d0f 	.word	0x08000d0f
 8000cd4:	08000d2d 	.word	0x08000d2d
 8000cd8:	08000d4b 	.word	0x08000d4b
 8000cdc:	08000d69 	.word	0x08000d69
 8000ce0:	08000d87 	.word	0x08000d87
 8000ce4:	08000da5 	.word	0x08000da5
 8000ce8:	08000e21 	.word	0x08000e21
 8000cec:	08000e3f 	.word	0x08000e3f
								case '1':
								a1=1;
 8000cf0:	4b36      	ldr	r3, [pc, #216]	; (8000dcc <contr_password+0x2dc>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8000cf6:	4836      	ldr	r0, [pc, #216]	; (8000dd0 <contr_password+0x2e0>)
 8000cf8:	f000 faac 	bl	8001254 <cursor>
								current_state = STATE1;
 8000cfc:	4b31      	ldr	r3, [pc, #196]	; (8000dc4 <contr_password+0x2d4>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d02:	4b31      	ldr	r3, [pc, #196]	; (8000dc8 <contr_password+0x2d8>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	3301      	adds	r3, #1
 8000d08:	4a2f      	ldr	r2, [pc, #188]	; (8000dc8 <contr_password+0x2d8>)
 8000d0a:	6013      	str	r3, [r2, #0]
								break;
 8000d0c:	e0bd      	b.n	8000e8a <contr_password+0x39a>

								case '2':
								a2=2;
 8000d0e:	4b31      	ldr	r3, [pc, #196]	; (8000dd4 <contr_password+0x2e4>)
 8000d10:	2202      	movs	r2, #2
 8000d12:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8000d14:	4830      	ldr	r0, [pc, #192]	; (8000dd8 <contr_password+0x2e8>)
 8000d16:	f000 fa9d 	bl	8001254 <cursor>
								current_state = STATE1;
 8000d1a:	4b2a      	ldr	r3, [pc, #168]	; (8000dc4 <contr_password+0x2d4>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d20:	4b29      	ldr	r3, [pc, #164]	; (8000dc8 <contr_password+0x2d8>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	3301      	adds	r3, #1
 8000d26:	4a28      	ldr	r2, [pc, #160]	; (8000dc8 <contr_password+0x2d8>)
 8000d28:	6013      	str	r3, [r2, #0]
								break;
 8000d2a:	e0ae      	b.n	8000e8a <contr_password+0x39a>

								case '3':
								a3=3;
 8000d2c:	4b2b      	ldr	r3, [pc, #172]	; (8000ddc <contr_password+0x2ec>)
 8000d2e:	2203      	movs	r2, #3
 8000d30:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8000d32:	482b      	ldr	r0, [pc, #172]	; (8000de0 <contr_password+0x2f0>)
 8000d34:	f000 fa8e 	bl	8001254 <cursor>
								current_state = STATE1;
 8000d38:	4b22      	ldr	r3, [pc, #136]	; (8000dc4 <contr_password+0x2d4>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d3e:	4b22      	ldr	r3, [pc, #136]	; (8000dc8 <contr_password+0x2d8>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	4a20      	ldr	r2, [pc, #128]	; (8000dc8 <contr_password+0x2d8>)
 8000d46:	6013      	str	r3, [r2, #0]
								break;
 8000d48:	e09f      	b.n	8000e8a <contr_password+0x39a>

								case '4':
								a4=4;
 8000d4a:	4b26      	ldr	r3, [pc, #152]	; (8000de4 <contr_password+0x2f4>)
 8000d4c:	2204      	movs	r2, #4
 8000d4e:	701a      	strb	r2, [r3, #0]
								cursor("4");
 8000d50:	4825      	ldr	r0, [pc, #148]	; (8000de8 <contr_password+0x2f8>)
 8000d52:	f000 fa7f 	bl	8001254 <cursor>
								current_state = STATE1;
 8000d56:	4b1b      	ldr	r3, [pc, #108]	; (8000dc4 <contr_password+0x2d4>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d5c:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <contr_password+0x2d8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	4a19      	ldr	r2, [pc, #100]	; (8000dc8 <contr_password+0x2d8>)
 8000d64:	6013      	str	r3, [r2, #0]
								break;
 8000d66:	e090      	b.n	8000e8a <contr_password+0x39a>

								case '5':
								a5=5;
 8000d68:	4b20      	ldr	r3, [pc, #128]	; (8000dec <contr_password+0x2fc>)
 8000d6a:	2205      	movs	r2, #5
 8000d6c:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8000d6e:	4820      	ldr	r0, [pc, #128]	; (8000df0 <contr_password+0x300>)
 8000d70:	f000 fa70 	bl	8001254 <cursor>
								current_state = STATE1;
 8000d74:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <contr_password+0x2d4>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <contr_password+0x2d8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	4a11      	ldr	r2, [pc, #68]	; (8000dc8 <contr_password+0x2d8>)
 8000d82:	6013      	str	r3, [r2, #0]
								break;
 8000d84:	e081      	b.n	8000e8a <contr_password+0x39a>

								case '6':
								a6=6;
 8000d86:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <contr_password+0x304>)
 8000d88:	2206      	movs	r2, #6
 8000d8a:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8000d8c:	481a      	ldr	r0, [pc, #104]	; (8000df8 <contr_password+0x308>)
 8000d8e:	f000 fa61 	bl	8001254 <cursor>
								current_state = STATE1;
 8000d92:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <contr_password+0x2d4>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000d98:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <contr_password+0x2d8>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <contr_password+0x2d8>)
 8000da0:	6013      	str	r3, [r2, #0]
								break;
 8000da2:	e072      	b.n	8000e8a <contr_password+0x39a>

								case '7':
								a7=7;
 8000da4:	4b15      	ldr	r3, [pc, #84]	; (8000dfc <contr_password+0x30c>)
 8000da6:	2207      	movs	r2, #7
 8000da8:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8000daa:	4815      	ldr	r0, [pc, #84]	; (8000e00 <contr_password+0x310>)
 8000dac:	f000 fa52 	bl	8001254 <cursor>
								current_state = STATE1;
 8000db0:	4b04      	ldr	r3, [pc, #16]	; (8000dc4 <contr_password+0x2d4>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000db6:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <contr_password+0x2d8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	4a02      	ldr	r2, [pc, #8]	; (8000dc8 <contr_password+0x2d8>)
 8000dbe:	6013      	str	r3, [r2, #0]
								break;
 8000dc0:	e063      	b.n	8000e8a <contr_password+0x39a>
 8000dc2:	bf00      	nop
 8000dc4:	20000f94 	.word	0x20000f94
 8000dc8:	20000288 	.word	0x20000288
 8000dcc:	20000f98 	.word	0x20000f98
 8000dd0:	08005500 	.word	0x08005500
 8000dd4:	20000f9d 	.word	0x20000f9d
 8000dd8:	08005504 	.word	0x08005504
 8000ddc:	20000f99 	.word	0x20000f99
 8000de0:	08005508 	.word	0x08005508
 8000de4:	20001039 	.word	0x20001039
 8000de8:	0800550c 	.word	0x0800550c
 8000dec:	20000f9c 	.word	0x20000f9c
 8000df0:	08005510 	.word	0x08005510
 8000df4:	20001038 	.word	0x20001038
 8000df8:	08005514 	.word	0x08005514
 8000dfc:	20000f9b 	.word	0x20000f9b
 8000e00:	08005518 	.word	0x08005518
 8000e04:	20000f96 	.word	0x20000f96
 8000e08:	0800551c 	.word	0x0800551c
 8000e0c:	20000f95 	.word	0x20000f95
 8000e10:	08005520 	.word	0x08005520
 8000e14:	20001037 	.word	0x20001037
 8000e18:	08005524 	.word	0x08005524
 8000e1c:	08005528 	.word	0x08005528

								case '8':
								a8=8;
 8000e20:	4ba9      	ldr	r3, [pc, #676]	; (80010c8 <contr_password+0x5d8>)
 8000e22:	2208      	movs	r2, #8
 8000e24:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8000e26:	48a9      	ldr	r0, [pc, #676]	; (80010cc <contr_password+0x5dc>)
 8000e28:	f000 fa14 	bl	8001254 <cursor>
								current_state = STATE1;
 8000e2c:	4ba8      	ldr	r3, [pc, #672]	; (80010d0 <contr_password+0x5e0>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000e32:	4ba8      	ldr	r3, [pc, #672]	; (80010d4 <contr_password+0x5e4>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	3301      	adds	r3, #1
 8000e38:	4aa6      	ldr	r2, [pc, #664]	; (80010d4 <contr_password+0x5e4>)
 8000e3a:	6013      	str	r3, [r2, #0]
								break;
 8000e3c:	e025      	b.n	8000e8a <contr_password+0x39a>

								case '9':
								a9=9;
 8000e3e:	4ba6      	ldr	r3, [pc, #664]	; (80010d8 <contr_password+0x5e8>)
 8000e40:	2209      	movs	r2, #9
 8000e42:	701a      	strb	r2, [r3, #0]
								cursor("9");
 8000e44:	48a5      	ldr	r0, [pc, #660]	; (80010dc <contr_password+0x5ec>)
 8000e46:	f000 fa05 	bl	8001254 <cursor>
								current_state = STATE1;
 8000e4a:	4ba1      	ldr	r3, [pc, #644]	; (80010d0 <contr_password+0x5e0>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000e50:	4ba0      	ldr	r3, [pc, #640]	; (80010d4 <contr_password+0x5e4>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	3301      	adds	r3, #1
 8000e56:	4a9f      	ldr	r2, [pc, #636]	; (80010d4 <contr_password+0x5e4>)
 8000e58:	6013      	str	r3, [r2, #0]
								break;
 8000e5a:	e016      	b.n	8000e8a <contr_password+0x39a>

								case '0':
								a0=0;
 8000e5c:	4ba0      	ldr	r3, [pc, #640]	; (80010e0 <contr_password+0x5f0>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]
								cursor("0");
 8000e62:	48a0      	ldr	r0, [pc, #640]	; (80010e4 <contr_password+0x5f4>)
 8000e64:	f000 f9f6 	bl	8001254 <cursor>
								current_state = STATE2;
 8000e68:	4b99      	ldr	r3, [pc, #612]	; (80010d0 <contr_password+0x5e0>)
 8000e6a:	2202      	movs	r2, #2
 8000e6c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000e6e:	4b99      	ldr	r3, [pc, #612]	; (80010d4 <contr_password+0x5e4>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	3301      	adds	r3, #1
 8000e74:	4a97      	ldr	r2, [pc, #604]	; (80010d4 <contr_password+0x5e4>)
 8000e76:	6013      	str	r3, [r2, #0]
								break;
 8000e78:	bf00      	nop
 8000e7a:	e006      	b.n	8000e8a <contr_password+0x39a>
								}//switch
							}// if
						else{
							current_state = STATE0;
 8000e7c:	4b94      	ldr	r3, [pc, #592]	; (80010d0 <contr_password+0x5e0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	701a      	strb	r2, [r3, #0]
							error("");
 8000e82:	4899      	ldr	r0, [pc, #612]	; (80010e8 <contr_password+0x5f8>)
 8000e84:	f000 fab8 	bl	80013f8 <error>
						}
	                break;
 8000e88:	e1ba      	b.n	8001200 <contr_password+0x710>
 8000e8a:	e1b9      	b.n	8001200 <contr_password+0x710>
	     			case STATE2:
						if(i<4){
 8000e8c:	4b91      	ldr	r3, [pc, #580]	; (80010d4 <contr_password+0x5e4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2b03      	cmp	r3, #3
 8000e92:	f300 80b4 	bgt.w	8000ffe <contr_password+0x50e>
							switch(input){
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	3b30      	subs	r3, #48	; 0x30
 8000e9a:	2b09      	cmp	r3, #9
 8000e9c:	f200 81b2 	bhi.w	8001204 <contr_password+0x714>
 8000ea0:	a201      	add	r2, pc, #4	; (adr r2, 8000ea8 <contr_password+0x3b8>)
 8000ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea6:	bf00      	nop
 8000ea8:	08000fdf 	.word	0x08000fdf
 8000eac:	08000ed1 	.word	0x08000ed1
 8000eb0:	08000eef 	.word	0x08000eef
 8000eb4:	08000f0d 	.word	0x08000f0d
 8000eb8:	08000f2b 	.word	0x08000f2b
 8000ebc:	08000f49 	.word	0x08000f49
 8000ec0:	08000f67 	.word	0x08000f67
 8000ec4:	08000f85 	.word	0x08000f85
 8000ec8:	08000fa3 	.word	0x08000fa3
 8000ecc:	08000fc1 	.word	0x08000fc1
								case '1':
								a1=1;
 8000ed0:	4b86      	ldr	r3, [pc, #536]	; (80010ec <contr_password+0x5fc>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8000ed6:	4886      	ldr	r0, [pc, #536]	; (80010f0 <contr_password+0x600>)
 8000ed8:	f000 f9bc 	bl	8001254 <cursor>
								current_state = STATE3;
 8000edc:	4b7c      	ldr	r3, [pc, #496]	; (80010d0 <contr_password+0x5e0>)
 8000ede:	2203      	movs	r2, #3
 8000ee0:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000ee2:	4b7c      	ldr	r3, [pc, #496]	; (80010d4 <contr_password+0x5e4>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	4a7a      	ldr	r2, [pc, #488]	; (80010d4 <contr_password+0x5e4>)
 8000eea:	6013      	str	r3, [r2, #0]
								break;
 8000eec:	e08e      	b.n	800100c <contr_password+0x51c>

								case '2':
								a2=2;
 8000eee:	4b81      	ldr	r3, [pc, #516]	; (80010f4 <contr_password+0x604>)
 8000ef0:	2202      	movs	r2, #2
 8000ef2:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8000ef4:	4880      	ldr	r0, [pc, #512]	; (80010f8 <contr_password+0x608>)
 8000ef6:	f000 f9ad 	bl	8001254 <cursor>
								current_state = STATE2;
 8000efa:	4b75      	ldr	r3, [pc, #468]	; (80010d0 <contr_password+0x5e0>)
 8000efc:	2202      	movs	r2, #2
 8000efe:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f00:	4b74      	ldr	r3, [pc, #464]	; (80010d4 <contr_password+0x5e4>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	3301      	adds	r3, #1
 8000f06:	4a73      	ldr	r2, [pc, #460]	; (80010d4 <contr_password+0x5e4>)
 8000f08:	6013      	str	r3, [r2, #0]
								break;
 8000f0a:	e07f      	b.n	800100c <contr_password+0x51c>

								case '3':
								a3=3;
 8000f0c:	4b7b      	ldr	r3, [pc, #492]	; (80010fc <contr_password+0x60c>)
 8000f0e:	2203      	movs	r2, #3
 8000f10:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8000f12:	487b      	ldr	r0, [pc, #492]	; (8001100 <contr_password+0x610>)
 8000f14:	f000 f99e 	bl	8001254 <cursor>
								current_state = STATE2;
 8000f18:	4b6d      	ldr	r3, [pc, #436]	; (80010d0 <contr_password+0x5e0>)
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f1e:	4b6d      	ldr	r3, [pc, #436]	; (80010d4 <contr_password+0x5e4>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	3301      	adds	r3, #1
 8000f24:	4a6b      	ldr	r2, [pc, #428]	; (80010d4 <contr_password+0x5e4>)
 8000f26:	6013      	str	r3, [r2, #0]
								break;
 8000f28:	e070      	b.n	800100c <contr_password+0x51c>

								case '4':
								a4=4;
 8000f2a:	4b76      	ldr	r3, [pc, #472]	; (8001104 <contr_password+0x614>)
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	701a      	strb	r2, [r3, #0]
								cursor("4");
 8000f30:	4875      	ldr	r0, [pc, #468]	; (8001108 <contr_password+0x618>)
 8000f32:	f000 f98f 	bl	8001254 <cursor>
								current_state = STATE2;
 8000f36:	4b66      	ldr	r3, [pc, #408]	; (80010d0 <contr_password+0x5e0>)
 8000f38:	2202      	movs	r2, #2
 8000f3a:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f3c:	4b65      	ldr	r3, [pc, #404]	; (80010d4 <contr_password+0x5e4>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	3301      	adds	r3, #1
 8000f42:	4a64      	ldr	r2, [pc, #400]	; (80010d4 <contr_password+0x5e4>)
 8000f44:	6013      	str	r3, [r2, #0]
								break;
 8000f46:	e061      	b.n	800100c <contr_password+0x51c>

								case '5':
								a5=5;
 8000f48:	4b70      	ldr	r3, [pc, #448]	; (800110c <contr_password+0x61c>)
 8000f4a:	2205      	movs	r2, #5
 8000f4c:	701a      	strb	r2, [r3, #0]
								cursor("5");
 8000f4e:	4870      	ldr	r0, [pc, #448]	; (8001110 <contr_password+0x620>)
 8000f50:	f000 f980 	bl	8001254 <cursor>
								current_state = STATE2;
 8000f54:	4b5e      	ldr	r3, [pc, #376]	; (80010d0 <contr_password+0x5e0>)
 8000f56:	2202      	movs	r2, #2
 8000f58:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f5a:	4b5e      	ldr	r3, [pc, #376]	; (80010d4 <contr_password+0x5e4>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	4a5c      	ldr	r2, [pc, #368]	; (80010d4 <contr_password+0x5e4>)
 8000f62:	6013      	str	r3, [r2, #0]
								break;
 8000f64:	e052      	b.n	800100c <contr_password+0x51c>

								case '6':
								a6=6;
 8000f66:	4b6b      	ldr	r3, [pc, #428]	; (8001114 <contr_password+0x624>)
 8000f68:	2206      	movs	r2, #6
 8000f6a:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8000f6c:	486a      	ldr	r0, [pc, #424]	; (8001118 <contr_password+0x628>)
 8000f6e:	f000 f971 	bl	8001254 <cursor>
								current_state = STATE2;
 8000f72:	4b57      	ldr	r3, [pc, #348]	; (80010d0 <contr_password+0x5e0>)
 8000f74:	2202      	movs	r2, #2
 8000f76:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f78:	4b56      	ldr	r3, [pc, #344]	; (80010d4 <contr_password+0x5e4>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	4a55      	ldr	r2, [pc, #340]	; (80010d4 <contr_password+0x5e4>)
 8000f80:	6013      	str	r3, [r2, #0]
								break;
 8000f82:	e043      	b.n	800100c <contr_password+0x51c>

								case '7':
								a7=7;
 8000f84:	4b65      	ldr	r3, [pc, #404]	; (800111c <contr_password+0x62c>)
 8000f86:	2207      	movs	r2, #7
 8000f88:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8000f8a:	4865      	ldr	r0, [pc, #404]	; (8001120 <contr_password+0x630>)
 8000f8c:	f000 f962 	bl	8001254 <cursor>
								current_state = STATE2;
 8000f90:	4b4f      	ldr	r3, [pc, #316]	; (80010d0 <contr_password+0x5e0>)
 8000f92:	2202      	movs	r2, #2
 8000f94:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000f96:	4b4f      	ldr	r3, [pc, #316]	; (80010d4 <contr_password+0x5e4>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	4a4d      	ldr	r2, [pc, #308]	; (80010d4 <contr_password+0x5e4>)
 8000f9e:	6013      	str	r3, [r2, #0]
								break;
 8000fa0:	e034      	b.n	800100c <contr_password+0x51c>

								case '8':
								a8=8;
 8000fa2:	4b49      	ldr	r3, [pc, #292]	; (80010c8 <contr_password+0x5d8>)
 8000fa4:	2208      	movs	r2, #8
 8000fa6:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8000fa8:	4848      	ldr	r0, [pc, #288]	; (80010cc <contr_password+0x5dc>)
 8000faa:	f000 f953 	bl	8001254 <cursor>
								current_state = STATE2;
 8000fae:	4b48      	ldr	r3, [pc, #288]	; (80010d0 <contr_password+0x5e0>)
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000fb4:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <contr_password+0x5e4>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a46      	ldr	r2, [pc, #280]	; (80010d4 <contr_password+0x5e4>)
 8000fbc:	6013      	str	r3, [r2, #0]
								break;
 8000fbe:	e025      	b.n	800100c <contr_password+0x51c>

								case '9':
								a9=9;
 8000fc0:	4b45      	ldr	r3, [pc, #276]	; (80010d8 <contr_password+0x5e8>)
 8000fc2:	2209      	movs	r2, #9
 8000fc4:	701a      	strb	r2, [r3, #0]
								cursor("9");
 8000fc6:	4845      	ldr	r0, [pc, #276]	; (80010dc <contr_password+0x5ec>)
 8000fc8:	f000 f944 	bl	8001254 <cursor>
								current_state = STATE2;
 8000fcc:	4b40      	ldr	r3, [pc, #256]	; (80010d0 <contr_password+0x5e0>)
 8000fce:	2202      	movs	r2, #2
 8000fd0:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000fd2:	4b40      	ldr	r3, [pc, #256]	; (80010d4 <contr_password+0x5e4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4a3e      	ldr	r2, [pc, #248]	; (80010d4 <contr_password+0x5e4>)
 8000fda:	6013      	str	r3, [r2, #0]
								break;
 8000fdc:	e016      	b.n	800100c <contr_password+0x51c>

								case '0':
								a0=0;
 8000fde:	4b40      	ldr	r3, [pc, #256]	; (80010e0 <contr_password+0x5f0>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
								cursor("0");
 8000fe4:	483f      	ldr	r0, [pc, #252]	; (80010e4 <contr_password+0x5f4>)
 8000fe6:	f000 f935 	bl	8001254 <cursor>
								current_state = STATE2;
 8000fea:	4b39      	ldr	r3, [pc, #228]	; (80010d0 <contr_password+0x5e0>)
 8000fec:	2202      	movs	r2, #2
 8000fee:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8000ff0:	4b38      	ldr	r3, [pc, #224]	; (80010d4 <contr_password+0x5e4>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	4a37      	ldr	r2, [pc, #220]	; (80010d4 <contr_password+0x5e4>)
 8000ff8:	6013      	str	r3, [r2, #0]
								break;
 8000ffa:	bf00      	nop
 8000ffc:	e006      	b.n	800100c <contr_password+0x51c>
								}//switch
							}// if
						else{
							current_state = STATE0;
 8000ffe:	4b34      	ldr	r3, [pc, #208]	; (80010d0 <contr_password+0x5e0>)
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
							error("");
 8001004:	4838      	ldr	r0, [pc, #224]	; (80010e8 <contr_password+0x5f8>)
 8001006:	f000 f9f7 	bl	80013f8 <error>
						}
	     			break;
 800100a:	e0fb      	b.n	8001204 <contr_password+0x714>
 800100c:	e0fa      	b.n	8001204 <contr_password+0x714>
	     			case STATE3:
						if(i<4){
 800100e:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <contr_password+0x5e4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2b03      	cmp	r3, #3
 8001014:	f300 80e1 	bgt.w	80011da <contr_password+0x6ea>
							switch(input){
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3b30      	subs	r3, #48	; 0x30
 800101c:	2b09      	cmp	r3, #9
 800101e:	f200 80f3 	bhi.w	8001208 <contr_password+0x718>
 8001022:	a201      	add	r2, pc, #4	; (adr r2, 8001028 <contr_password+0x538>)
 8001024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001028:	080011bb 	.word	0x080011bb
 800102c:	08001051 	.word	0x08001051
 8001030:	0800106f 	.word	0x0800106f
 8001034:	0800108d 	.word	0x0800108d
 8001038:	080010ab 	.word	0x080010ab
 800103c:	08001125 	.word	0x08001125
 8001040:	08001143 	.word	0x08001143
 8001044:	08001161 	.word	0x08001161
 8001048:	0800117f 	.word	0x0800117f
 800104c:	0800119d 	.word	0x0800119d
								case '1':
								a1=1;
 8001050:	4b26      	ldr	r3, [pc, #152]	; (80010ec <contr_password+0x5fc>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
								cursor("1");
 8001056:	4826      	ldr	r0, [pc, #152]	; (80010f0 <contr_password+0x600>)
 8001058:	f000 f8fc 	bl	8001254 <cursor>
								current_state = STATE3;
 800105c:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <contr_password+0x5e0>)
 800105e:	2203      	movs	r2, #3
 8001060:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001062:	4b1c      	ldr	r3, [pc, #112]	; (80010d4 <contr_password+0x5e4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	3301      	adds	r3, #1
 8001068:	4a1a      	ldr	r2, [pc, #104]	; (80010d4 <contr_password+0x5e4>)
 800106a:	6013      	str	r3, [r2, #0]
								break;
 800106c:	e0bc      	b.n	80011e8 <contr_password+0x6f8>

								case '2':
								a2=2;
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <contr_password+0x604>)
 8001070:	2202      	movs	r2, #2
 8001072:	701a      	strb	r2, [r3, #0]
								cursor("2");
 8001074:	4820      	ldr	r0, [pc, #128]	; (80010f8 <contr_password+0x608>)
 8001076:	f000 f8ed 	bl	8001254 <cursor>
								current_state = STATE3;
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <contr_password+0x5e0>)
 800107c:	2203      	movs	r2, #3
 800107e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001080:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <contr_password+0x5e4>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	3301      	adds	r3, #1
 8001086:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <contr_password+0x5e4>)
 8001088:	6013      	str	r3, [r2, #0]
								break;
 800108a:	e0ad      	b.n	80011e8 <contr_password+0x6f8>

								case '3':
								a3=3;
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <contr_password+0x60c>)
 800108e:	2203      	movs	r2, #3
 8001090:	701a      	strb	r2, [r3, #0]
								cursor("3");
 8001092:	481b      	ldr	r0, [pc, #108]	; (8001100 <contr_password+0x610>)
 8001094:	f000 f8de 	bl	8001254 <cursor>
								current_state = STATE3;
 8001098:	4b0d      	ldr	r3, [pc, #52]	; (80010d0 <contr_password+0x5e0>)
 800109a:	2203      	movs	r2, #3
 800109c:	701a      	strb	r2, [r3, #0]
								i=i+1;
 800109e:	4b0d      	ldr	r3, [pc, #52]	; (80010d4 <contr_password+0x5e4>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	3301      	adds	r3, #1
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <contr_password+0x5e4>)
 80010a6:	6013      	str	r3, [r2, #0]
								break;
 80010a8:	e09e      	b.n	80011e8 <contr_password+0x6f8>

								case '4':
								a4=4;
 80010aa:	4b16      	ldr	r3, [pc, #88]	; (8001104 <contr_password+0x614>)
 80010ac:	2204      	movs	r2, #4
 80010ae:	701a      	strb	r2, [r3, #0]
								cursor("4");
 80010b0:	4815      	ldr	r0, [pc, #84]	; (8001108 <contr_password+0x618>)
 80010b2:	f000 f8cf 	bl	8001254 <cursor>
								current_state = STATE3;
 80010b6:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <contr_password+0x5e0>)
 80010b8:	2203      	movs	r2, #3
 80010ba:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80010bc:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <contr_password+0x5e4>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	3301      	adds	r3, #1
 80010c2:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <contr_password+0x5e4>)
 80010c4:	6013      	str	r3, [r2, #0]
								break;
 80010c6:	e08f      	b.n	80011e8 <contr_password+0x6f8>
 80010c8:	20000f96 	.word	0x20000f96
 80010cc:	0800551c 	.word	0x0800551c
 80010d0:	20000f94 	.word	0x20000f94
 80010d4:	20000288 	.word	0x20000288
 80010d8:	20000f95 	.word	0x20000f95
 80010dc:	08005520 	.word	0x08005520
 80010e0:	20001037 	.word	0x20001037
 80010e4:	08005524 	.word	0x08005524
 80010e8:	08005528 	.word	0x08005528
 80010ec:	20000f98 	.word	0x20000f98
 80010f0:	08005500 	.word	0x08005500
 80010f4:	20000f9d 	.word	0x20000f9d
 80010f8:	08005504 	.word	0x08005504
 80010fc:	20000f99 	.word	0x20000f99
 8001100:	08005508 	.word	0x08005508
 8001104:	20001039 	.word	0x20001039
 8001108:	0800550c 	.word	0x0800550c
 800110c:	20000f9c 	.word	0x20000f9c
 8001110:	08005510 	.word	0x08005510
 8001114:	20001038 	.word	0x20001038
 8001118:	08005514 	.word	0x08005514
 800111c:	20000f9b 	.word	0x20000f9b
 8001120:	08005518 	.word	0x08005518

								case '5':
								a5=5;
 8001124:	4b3b      	ldr	r3, [pc, #236]	; (8001214 <contr_password+0x724>)
 8001126:	2205      	movs	r2, #5
 8001128:	701a      	strb	r2, [r3, #0]
								cursor("5");
 800112a:	483b      	ldr	r0, [pc, #236]	; (8001218 <contr_password+0x728>)
 800112c:	f000 f892 	bl	8001254 <cursor>
								current_state = STATE3;
 8001130:	4b3a      	ldr	r3, [pc, #232]	; (800121c <contr_password+0x72c>)
 8001132:	2203      	movs	r2, #3
 8001134:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001136:	4b3a      	ldr	r3, [pc, #232]	; (8001220 <contr_password+0x730>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	4a38      	ldr	r2, [pc, #224]	; (8001220 <contr_password+0x730>)
 800113e:	6013      	str	r3, [r2, #0]
								break;
 8001140:	e052      	b.n	80011e8 <contr_password+0x6f8>

								case '6':
								a6=6;
 8001142:	4b38      	ldr	r3, [pc, #224]	; (8001224 <contr_password+0x734>)
 8001144:	2206      	movs	r2, #6
 8001146:	701a      	strb	r2, [r3, #0]
								cursor("6");
 8001148:	4837      	ldr	r0, [pc, #220]	; (8001228 <contr_password+0x738>)
 800114a:	f000 f883 	bl	8001254 <cursor>
								current_state = STATE3;
 800114e:	4b33      	ldr	r3, [pc, #204]	; (800121c <contr_password+0x72c>)
 8001150:	2203      	movs	r2, #3
 8001152:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001154:	4b32      	ldr	r3, [pc, #200]	; (8001220 <contr_password+0x730>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	4a31      	ldr	r2, [pc, #196]	; (8001220 <contr_password+0x730>)
 800115c:	6013      	str	r3, [r2, #0]
								break;
 800115e:	e043      	b.n	80011e8 <contr_password+0x6f8>

								case '7':
								a7=7;
 8001160:	4b32      	ldr	r3, [pc, #200]	; (800122c <contr_password+0x73c>)
 8001162:	2207      	movs	r2, #7
 8001164:	701a      	strb	r2, [r3, #0]
								cursor("7");
 8001166:	4832      	ldr	r0, [pc, #200]	; (8001230 <contr_password+0x740>)
 8001168:	f000 f874 	bl	8001254 <cursor>
								current_state = STATE4;
 800116c:	4b2b      	ldr	r3, [pc, #172]	; (800121c <contr_password+0x72c>)
 800116e:	2204      	movs	r2, #4
 8001170:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001172:	4b2b      	ldr	r3, [pc, #172]	; (8001220 <contr_password+0x730>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	4a29      	ldr	r2, [pc, #164]	; (8001220 <contr_password+0x730>)
 800117a:	6013      	str	r3, [r2, #0]
								break;
 800117c:	e034      	b.n	80011e8 <contr_password+0x6f8>

								case '8':
								a8=8;
 800117e:	4b2d      	ldr	r3, [pc, #180]	; (8001234 <contr_password+0x744>)
 8001180:	2208      	movs	r2, #8
 8001182:	701a      	strb	r2, [r3, #0]
								cursor("8");
 8001184:	482c      	ldr	r0, [pc, #176]	; (8001238 <contr_password+0x748>)
 8001186:	f000 f865 	bl	8001254 <cursor>
								current_state = STATE3;
 800118a:	4b24      	ldr	r3, [pc, #144]	; (800121c <contr_password+0x72c>)
 800118c:	2203      	movs	r2, #3
 800118e:	701a      	strb	r2, [r3, #0]
								i=i+1;
 8001190:	4b23      	ldr	r3, [pc, #140]	; (8001220 <contr_password+0x730>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3301      	adds	r3, #1
 8001196:	4a22      	ldr	r2, [pc, #136]	; (8001220 <contr_password+0x730>)
 8001198:	6013      	str	r3, [r2, #0]
								break;
 800119a:	e025      	b.n	80011e8 <contr_password+0x6f8>

								case '9':
								a9=9;
 800119c:	4b27      	ldr	r3, [pc, #156]	; (800123c <contr_password+0x74c>)
 800119e:	2209      	movs	r2, #9
 80011a0:	701a      	strb	r2, [r3, #0]
								cursor("9");
 80011a2:	4827      	ldr	r0, [pc, #156]	; (8001240 <contr_password+0x750>)
 80011a4:	f000 f856 	bl	8001254 <cursor>
								current_state = STATE3;
 80011a8:	4b1c      	ldr	r3, [pc, #112]	; (800121c <contr_password+0x72c>)
 80011aa:	2203      	movs	r2, #3
 80011ac:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80011ae:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <contr_password+0x730>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3301      	adds	r3, #1
 80011b4:	4a1a      	ldr	r2, [pc, #104]	; (8001220 <contr_password+0x730>)
 80011b6:	6013      	str	r3, [r2, #0]
								break;
 80011b8:	e016      	b.n	80011e8 <contr_password+0x6f8>

								case '0':
								a0=0;
 80011ba:	4b22      	ldr	r3, [pc, #136]	; (8001244 <contr_password+0x754>)
 80011bc:	2200      	movs	r2, #0
 80011be:	701a      	strb	r2, [r3, #0]
								cursor("0");
 80011c0:	4821      	ldr	r0, [pc, #132]	; (8001248 <contr_password+0x758>)
 80011c2:	f000 f847 	bl	8001254 <cursor>
								current_state = STATE3;
 80011c6:	4b15      	ldr	r3, [pc, #84]	; (800121c <contr_password+0x72c>)
 80011c8:	2203      	movs	r2, #3
 80011ca:	701a      	strb	r2, [r3, #0]
								i=i+1;
 80011cc:	4b14      	ldr	r3, [pc, #80]	; (8001220 <contr_password+0x730>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	4a13      	ldr	r2, [pc, #76]	; (8001220 <contr_password+0x730>)
 80011d4:	6013      	str	r3, [r2, #0]
								break;
 80011d6:	bf00      	nop
 80011d8:	e006      	b.n	80011e8 <contr_password+0x6f8>
								}//switch
							}// if
						else{
							current_state = STATE0;
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <contr_password+0x72c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	701a      	strb	r2, [r3, #0]
							error("");
 80011e0:	481a      	ldr	r0, [pc, #104]	; (800124c <contr_password+0x75c>)
 80011e2:	f000 f909 	bl	80013f8 <error>
						}
					break;
 80011e6:	e00f      	b.n	8001208 <contr_password+0x718>
 80011e8:	e00e      	b.n	8001208 <contr_password+0x718>
	     			case STATE4:
						unlock_safe();
 80011ea:	f000 fb15 	bl	8001818 <unlock_safe>
						cursor("*");
 80011ee:	4818      	ldr	r0, [pc, #96]	; (8001250 <contr_password+0x760>)
 80011f0:	f000 f830 	bl	8001254 <cursor>
						pulsa("");
 80011f4:	4815      	ldr	r0, [pc, #84]	; (800124c <contr_password+0x75c>)
 80011f6:	f000 f8a9 	bl	800134c <pulsa>
					break;
 80011fa:	e006      	b.n	800120a <contr_password+0x71a>
	                break;
 80011fc:	bf00      	nop
 80011fe:	e004      	b.n	800120a <contr_password+0x71a>
	                break;
 8001200:	bf00      	nop
 8001202:	e002      	b.n	800120a <contr_password+0x71a>
	     			break;
 8001204:	bf00      	nop
 8001206:	e000      	b.n	800120a <contr_password+0x71a>
					break;
 8001208:	bf00      	nop

	     		  	  } // switch(current_state)
	           } //if(input !='F')
} //funcion
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000f9c 	.word	0x20000f9c
 8001218:	08005510 	.word	0x08005510
 800121c:	20000f94 	.word	0x20000f94
 8001220:	20000288 	.word	0x20000288
 8001224:	20001038 	.word	0x20001038
 8001228:	08005514 	.word	0x08005514
 800122c:	20000f9b 	.word	0x20000f9b
 8001230:	08005518 	.word	0x08005518
 8001234:	20000f96 	.word	0x20000f96
 8001238:	0800551c 	.word	0x0800551c
 800123c:	20000f95 	.word	0x20000f95
 8001240:	08005520 	.word	0x08005520
 8001244:	20001037 	.word	0x20001037
 8001248:	08005524 	.word	0x08005524
 800124c:	08005528 	.word	0x08005528
 8001250:	0800552c 	.word	0x0800552c

08001254 <cursor>:

uint32_t pos=5;
uint32_t post=5;
char contra[11];

void cursor (char* val){
 8001254:	b5b0      	push	{r4, r5, r7, lr}
 8001256:	b098      	sub	sp, #96	; 0x60
 8001258:	af04      	add	r7, sp, #16
 800125a:	61f8      	str	r0, [r7, #28]
if(pos==5){
 800125c:	4b35      	ldr	r3, [pc, #212]	; (8001334 <cursor+0xe0>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b05      	cmp	r3, #5
 8001262:	d104      	bne.n	800126e <cursor+0x1a>
	strcpy(str, val);
 8001264:	69f9      	ldr	r1, [r7, #28]
 8001266:	4834      	ldr	r0, [pc, #208]	; (8001338 <cursor+0xe4>)
 8001268:	f004 f905 	bl	8005476 <strcpy>
 800126c:	e003      	b.n	8001276 <cursor+0x22>
}
else{
	strcat(str, val);
 800126e:	69f9      	ldr	r1, [r7, #28]
 8001270:	4831      	ldr	r0, [pc, #196]	; (8001338 <cursor+0xe4>)
 8001272:	f004 f8f1 	bl	8005458 <strcat>
}
 Lcd_PortType ports[] = {D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port};
 8001276:	4b31      	ldr	r3, [pc, #196]	; (800133c <cursor+0xe8>)
 8001278:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800127c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800127e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 8001282:	4a2f      	ldr	r2, [pc, #188]	; (8001340 <cursor+0xec>)
 8001284:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001288:	e892 0003 	ldmia.w	r2, {r0, r1}
 800128c:	e883 0003 	stmia.w	r3, {r0, r1}

		  Lcd_HandleTypeDef lcd;

		  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 8001290:	4638      	mov	r0, r7
 8001292:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001296:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800129a:	2300      	movs	r3, #0
 800129c:	9303      	str	r3, [sp, #12]
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	9302      	str	r3, [sp, #8]
 80012a2:	4b28      	ldr	r3, [pc, #160]	; (8001344 <cursor+0xf0>)
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012b0:	f7ff f930 	bl	8000514 <Lcd_create>
 80012b4:	f107 0420 	add.w	r4, r7, #32
 80012b8:	463d      	mov	r5, r7
 80012ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012be:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012c2:	e884 0003 	stmia.w	r4, {r0, r1}

		  Lcd_cursor(&lcd, 1,0);
 80012c6:	f107 0320 	add.w	r3, r7, #32
 80012ca:	2200      	movs	r2, #0
 80012cc:	2101      	movs	r1, #1
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f992 	bl	80005f8 <Lcd_cursor>
		  Lcd_string(&lcd, "pin:");
 80012d4:	f107 0320 	add.w	r3, r7, #32
 80012d8:	491b      	ldr	r1, [pc, #108]	; (8001348 <cursor+0xf4>)
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f96e 	bl	80005bc <Lcd_string>
		  Lcd_cursor(&lcd, 1,pos);
 80012e0:	4b14      	ldr	r3, [pc, #80]	; (8001334 <cursor+0xe0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	f107 0320 	add.w	r3, r7, #32
 80012ea:	2101      	movs	r1, #1
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f983 	bl	80005f8 <Lcd_cursor>
		  Lcd_string(&lcd,val);
 80012f2:	f107 0320 	add.w	r3, r7, #32
 80012f6:	69f9      	ldr	r1, [r7, #28]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff f95f 	bl	80005bc <Lcd_string>
		  pos=pos+1;
 80012fe:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <cursor+0xe0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	3301      	adds	r3, #1
 8001304:	4a0b      	ldr	r2, [pc, #44]	; (8001334 <cursor+0xe0>)
 8001306:	6013      	str	r3, [r2, #0]
		  if (pos==9){
 8001308:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <cursor+0xe0>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2b09      	cmp	r3, #9
 800130e:	d10c      	bne.n	800132a <cursor+0xd6>
			  Lcd_cursor(&lcd, 1,5);
 8001310:	f107 0320 	add.w	r3, r7, #32
 8001314:	2205      	movs	r2, #5
 8001316:	2101      	movs	r1, #1
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f96d 	bl	80005f8 <Lcd_cursor>
			  Lcd_string(&lcd,str);
 800131e:	f107 0320 	add.w	r3, r7, #32
 8001322:	4905      	ldr	r1, [pc, #20]	; (8001338 <cursor+0xe4>)
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff f949 	bl	80005bc <Lcd_string>
		  }

}
 800132a:	bf00      	nop
 800132c:	3750      	adds	r7, #80	; 0x50
 800132e:	46bd      	mov	sp, r7
 8001330:	bdb0      	pop	{r4, r5, r7, pc}
 8001332:	bf00      	nop
 8001334:	20000000 	.word	0x20000000
 8001338:	2000102c 	.word	0x2000102c
 800133c:	080054c0 	.word	0x080054c0
 8001340:	080054d0 	.word	0x080054d0
 8001344:	48000800 	.word	0x48000800
 8001348:	08005530 	.word	0x08005530

0800134c <pulsa>:



void pulsa (char* posicion){
 800134c:	b5b0      	push	{r4, r5, r7, lr}
 800134e:	b098      	sub	sp, #96	; 0x60
 8001350:	af04      	add	r7, sp, #16
 8001352:	61f8      	str	r0, [r7, #28]


 Lcd_PortType ports[] = {
 8001354:	4b23      	ldr	r3, [pc, #140]	; (80013e4 <pulsa+0x98>)
 8001356:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800135a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800135c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
		  };

		  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 8001360:	4a21      	ldr	r2, [pc, #132]	; (80013e8 <pulsa+0x9c>)
 8001362:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001366:	e892 0003 	ldmia.w	r2, {r0, r1}
 800136a:	e883 0003 	stmia.w	r3, {r0, r1}

		  Lcd_HandleTypeDef lcd;

		  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 800136e:	4638      	mov	r0, r7
 8001370:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001374:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001378:	2300      	movs	r3, #0
 800137a:	9303      	str	r3, [sp, #12]
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	9302      	str	r3, [sp, #8]
 8001380:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <pulsa+0xa0>)
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001388:	9300      	str	r3, [sp, #0]
 800138a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800138e:	f7ff f8c1 	bl	8000514 <Lcd_create>
 8001392:	f107 0420 	add.w	r4, r7, #32
 8001396:	463d      	mov	r5, r7
 8001398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800139a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800139c:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013a0:	e884 0003 	stmia.w	r4, {r0, r1}


	 Lcd_cursor(&lcd, 1,0);
 80013a4:	f107 0320 	add.w	r3, r7, #32
 80013a8:	2200      	movs	r2, #0
 80013aa:	2101      	movs	r1, #1
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f923 	bl	80005f8 <Lcd_cursor>
	 Lcd_string(&lcd, "Abierto");
 80013b2:	f107 0320 	add.w	r3, r7, #32
 80013b6:	490e      	ldr	r1, [pc, #56]	; (80013f0 <pulsa+0xa4>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff f8ff 	bl	80005bc <Lcd_string>
	 Lcd_cursor(&lcd, 1,post);
 80013be:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <pulsa+0xa8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	f107 0320 	add.w	r3, r7, #32
 80013c8:	2101      	movs	r1, #1
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff f914 	bl	80005f8 <Lcd_cursor>
     Lcd_string(&lcd,posicion);
 80013d0:	f107 0320 	add.w	r3, r7, #32
 80013d4:	69f9      	ldr	r1, [r7, #28]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff f8f0 	bl	80005bc <Lcd_string>


 }
 80013dc:	bf00      	nop
 80013de:	3750      	adds	r7, #80	; 0x50
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bdb0      	pop	{r4, r5, r7, pc}
 80013e4:	080054c0 	.word	0x080054c0
 80013e8:	080054d0 	.word	0x080054d0
 80013ec:	48000800 	.word	0x48000800
 80013f0:	08005538 	.word	0x08005538
 80013f4:	20000004 	.word	0x20000004

080013f8 <error>:


void error (char* posicion){
 80013f8:	b5b0      	push	{r4, r5, r7, lr}
 80013fa:	b098      	sub	sp, #96	; 0x60
 80013fc:	af04      	add	r7, sp, #16
 80013fe:	61f8      	str	r0, [r7, #28]


 Lcd_PortType ports[] = {
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <error+0x98>)
 8001402:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001406:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001408:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
		  };

		  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 800140c:	4a21      	ldr	r2, [pc, #132]	; (8001494 <error+0x9c>)
 800140e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001412:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001416:	e883 0003 	stmia.w	r3, {r0, r1}

		  Lcd_HandleTypeDef lcd;

		  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 800141a:	4638      	mov	r0, r7
 800141c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001420:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001424:	2300      	movs	r3, #0
 8001426:	9303      	str	r3, [sp, #12]
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	9302      	str	r3, [sp, #8]
 800142c:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <error+0xa0>)
 800142e:	9301      	str	r3, [sp, #4]
 8001430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800143a:	f7ff f86b 	bl	8000514 <Lcd_create>
 800143e:	f107 0420 	add.w	r4, r7, #32
 8001442:	463d      	mov	r5, r7
 8001444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001448:	e895 0003 	ldmia.w	r5, {r0, r1}
 800144c:	e884 0003 	stmia.w	r4, {r0, r1}


	 Lcd_cursor(&lcd, 1,0);
 8001450:	f107 0320 	add.w	r3, r7, #32
 8001454:	2200      	movs	r2, #0
 8001456:	2101      	movs	r1, #1
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f8cd 	bl	80005f8 <Lcd_cursor>
	 Lcd_string(&lcd, "ERROR");
 800145e:	f107 0320 	add.w	r3, r7, #32
 8001462:	490e      	ldr	r1, [pc, #56]	; (800149c <error+0xa4>)
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff f8a9 	bl	80005bc <Lcd_string>
	 Lcd_cursor(&lcd, 1,post);
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <error+0xa8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	b2da      	uxtb	r2, r3
 8001470:	f107 0320 	add.w	r3, r7, #32
 8001474:	2101      	movs	r1, #1
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff f8be 	bl	80005f8 <Lcd_cursor>
     Lcd_string(&lcd,posicion);
 800147c:	f107 0320 	add.w	r3, r7, #32
 8001480:	69f9      	ldr	r1, [r7, #28]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff f89a 	bl	80005bc <Lcd_string>


 }
 8001488:	bf00      	nop
 800148a:	3750      	adds	r7, #80	; 0x50
 800148c:	46bd      	mov	sp, r7
 800148e:	bdb0      	pop	{r4, r5, r7, pc}
 8001490:	080054c0 	.word	0x080054c0
 8001494:	080054d0 	.word	0x080054d0
 8001498:	48000800 	.word	0x48000800
 800149c:	08005540 	.word	0x08005540
 80014a0:	20000004 	.word	0x20000004

080014a4 <read_keypad>:

char read_keypad(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	/* tomar la fila 1 en bajo y hacer las demas en altos */
	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_RESET);
 80014a8:	2200      	movs	r2, #0
 80014aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014b2:	f000 fe15 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c0:	f000 fe0e 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_SET);
 80014c4:	2201      	movs	r2, #1
 80014c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ca:	48c9      	ldr	r0, [pc, #804]	; (80017f0 <read_keypad+0x34c>)
 80014cc:	f000 fe08 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_SET);
 80014d0:	2201      	movs	r2, #1
 80014d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014d6:	48c6      	ldr	r0, [pc, #792]	; (80017f0 <read_keypad+0x34c>)
 80014d8:	f000 fe02 	bl	80020e0 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 80014dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e4:	f000 fde4 	bl	80020b0 <HAL_GPIO_ReadPin>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10b      	bne.n	8001506 <read_keypad+0x62>
	{
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80014ee:	bf00      	nop
 80014f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014f8:	f000 fdda 	bl	80020b0 <HAL_GPIO_ReadPin>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d0f6      	beq.n	80014f0 <read_keypad+0x4c>
	    return '1';
 8001502:	2331      	movs	r3, #49	; 0x31
 8001504:	e171      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 8001506:	2140      	movs	r1, #64	; 0x40
 8001508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800150c:	f000 fdd0 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d10a      	bne.n	800152c <read_keypad+0x88>
	{
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001516:	bf00      	nop
 8001518:	2140      	movs	r1, #64	; 0x40
 800151a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151e:	f000 fdc7 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0f7      	beq.n	8001518 <read_keypad+0x74>
		return '2';
 8001528:	2332      	movs	r3, #50	; 0x32
 800152a:	e15e      	b.n	80017ea <read_keypad+0x346>
    }

	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 800152c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001530:	48af      	ldr	r0, [pc, #700]	; (80017f0 <read_keypad+0x34c>)
 8001532:	f000 fdbd 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10a      	bne.n	8001552 <read_keypad+0xae>
	{
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800153c:	bf00      	nop
 800153e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001542:	48ab      	ldr	r0, [pc, #684]	; (80017f0 <read_keypad+0x34c>)
 8001544:	f000 fdb4 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0f7      	beq.n	800153e <read_keypad+0x9a>
		return '3';
 800154e:	2333      	movs	r3, #51	; 0x33
 8001550:	e14b      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 8001552:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001556:	48a6      	ldr	r0, [pc, #664]	; (80017f0 <read_keypad+0x34c>)
 8001558:	f000 fdaa 	bl	80020b0 <HAL_GPIO_ReadPin>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d10a      	bne.n	8001578 <read_keypad+0xd4>
	{
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001562:	bf00      	nop
 8001564:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001568:	48a1      	ldr	r0, [pc, #644]	; (80017f0 <read_keypad+0x34c>)
 800156a:	f000 fda1 	bl	80020b0 <HAL_GPIO_ReadPin>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0f7      	beq.n	8001564 <read_keypad+0xc0>
		return 'A';
 8001574:	2341      	movs	r3, #65	; 0x41
 8001576:	e138      	b.n	80017ea <read_keypad+0x346>
	}


	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8001578:	2201      	movs	r2, #1
 800157a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800157e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001582:	f000 fdad 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800158c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001590:	f000 fda6 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_SET);
 8001594:	2201      	movs	r2, #1
 8001596:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800159a:	4895      	ldr	r0, [pc, #596]	; (80017f0 <read_keypad+0x34c>)
 800159c:	f000 fda0 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_SET);
 80015a0:	2201      	movs	r2, #1
 80015a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015a6:	4892      	ldr	r0, [pc, #584]	; (80017f0 <read_keypad+0x34c>)
 80015a8:	f000 fd9a 	bl	80020e0 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 80015ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b4:	f000 fd7c 	bl	80020b0 <HAL_GPIO_ReadPin>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10b      	bne.n	80015d6 <read_keypad+0x132>
	{
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80015be:	bf00      	nop
 80015c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c8:	f000 fd72 	bl	80020b0 <HAL_GPIO_ReadPin>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0f6      	beq.n	80015c0 <read_keypad+0x11c>
		return '4';
 80015d2:	2334      	movs	r3, #52	; 0x34
 80015d4:	e109      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 80015d6:	2140      	movs	r1, #64	; 0x40
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015dc:	f000 fd68 	bl	80020b0 <HAL_GPIO_ReadPin>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10a      	bne.n	80015fc <read_keypad+0x158>
	{
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80015e6:	bf00      	nop
 80015e8:	2140      	movs	r1, #64	; 0x40
 80015ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ee:	f000 fd5f 	bl	80020b0 <HAL_GPIO_ReadPin>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d0f7      	beq.n	80015e8 <read_keypad+0x144>
		return '5';
 80015f8:	2335      	movs	r3, #53	; 0x35
 80015fa:	e0f6      	b.n	80017ea <read_keypad+0x346>
	 }

	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 80015fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001600:	487b      	ldr	r0, [pc, #492]	; (80017f0 <read_keypad+0x34c>)
 8001602:	f000 fd55 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d10a      	bne.n	8001622 <read_keypad+0x17e>
	{
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800160c:	bf00      	nop
 800160e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001612:	4877      	ldr	r0, [pc, #476]	; (80017f0 <read_keypad+0x34c>)
 8001614:	f000 fd4c 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0f7      	beq.n	800160e <read_keypad+0x16a>
		return '6';
 800161e:	2336      	movs	r3, #54	; 0x36
 8001620:	e0e3      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 8001622:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001626:	4872      	ldr	r0, [pc, #456]	; (80017f0 <read_keypad+0x34c>)
 8001628:	f000 fd42 	bl	80020b0 <HAL_GPIO_ReadPin>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10a      	bne.n	8001648 <read_keypad+0x1a4>
	{
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001632:	bf00      	nop
 8001634:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001638:	486d      	ldr	r0, [pc, #436]	; (80017f0 <read_keypad+0x34c>)
 800163a:	f000 fd39 	bl	80020b0 <HAL_GPIO_ReadPin>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0f7      	beq.n	8001634 <read_keypad+0x190>
		return 'B';
 8001644:	2342      	movs	r3, #66	; 0x42
 8001646:	e0d0      	b.n	80017ea <read_keypad+0x346>
	}


	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8001648:	2201      	movs	r2, #1
 800164a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800164e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001652:	f000 fd45 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_SET);
 8001656:	2201      	movs	r2, #1
 8001658:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800165c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001660:	f000 fd3e 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800166a:	4861      	ldr	r0, [pc, #388]	; (80017f0 <read_keypad+0x34c>)
 800166c:	f000 fd38 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_SET);
 8001670:	2201      	movs	r2, #1
 8001672:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001676:	485e      	ldr	r0, [pc, #376]	; (80017f0 <read_keypad+0x34c>)
 8001678:	f000 fd32 	bl	80020e0 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 800167c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001684:	f000 fd14 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10b      	bne.n	80016a6 <read_keypad+0x202>
	{
		while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800168e:	bf00      	nop
 8001690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001698:	f000 fd0a 	bl	80020b0 <HAL_GPIO_ReadPin>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0f6      	beq.n	8001690 <read_keypad+0x1ec>
		return '7';
 80016a2:	2337      	movs	r3, #55	; 0x37
 80016a4:	e0a1      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 80016a6:	2140      	movs	r1, #64	; 0x40
 80016a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ac:	f000 fd00 	bl	80020b0 <HAL_GPIO_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10a      	bne.n	80016cc <read_keypad+0x228>
	{
		while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80016b6:	bf00      	nop
 80016b8:	2140      	movs	r1, #64	; 0x40
 80016ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016be:	f000 fcf7 	bl	80020b0 <HAL_GPIO_ReadPin>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0f7      	beq.n	80016b8 <read_keypad+0x214>
		return '8';
 80016c8:	2338      	movs	r3, #56	; 0x38
 80016ca:	e08e      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 80016cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d0:	4847      	ldr	r0, [pc, #284]	; (80017f0 <read_keypad+0x34c>)
 80016d2:	f000 fced 	bl	80020b0 <HAL_GPIO_ReadPin>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d10a      	bne.n	80016f2 <read_keypad+0x24e>
	{
		while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80016dc:	bf00      	nop
 80016de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e2:	4843      	ldr	r0, [pc, #268]	; (80017f0 <read_keypad+0x34c>)
 80016e4:	f000 fce4 	bl	80020b0 <HAL_GPIO_ReadPin>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f7      	beq.n	80016de <read_keypad+0x23a>
		return '9';
 80016ee:	2339      	movs	r3, #57	; 0x39
 80016f0:	e07b      	b.n	80017ea <read_keypad+0x346>
	}

	if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 80016f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016f6:	483e      	ldr	r0, [pc, #248]	; (80017f0 <read_keypad+0x34c>)
 80016f8:	f000 fcda 	bl	80020b0 <HAL_GPIO_ReadPin>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10a      	bne.n	8001718 <read_keypad+0x274>
	{
		while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001702:	bf00      	nop
 8001704:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001708:	4839      	ldr	r0, [pc, #228]	; (80017f0 <read_keypad+0x34c>)
 800170a:	f000 fcd1 	bl	80020b0 <HAL_GPIO_ReadPin>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f7      	beq.n	8001704 <read_keypad+0x260>
		return 'C';
 8001714:	2343      	movs	r3, #67	; 0x43
 8001716:	e068      	b.n	80017ea <read_keypad+0x346>
	}


	HAL_GPIO_WritePin(F1_GPIO_Port, F1_Pin, GPIO_PIN_SET);
 8001718:	2201      	movs	r2, #1
 800171a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800171e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001722:	f000 fcdd 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F2_GPIO_Port, F2_Pin, GPIO_PIN_SET);
 8001726:	2201      	movs	r2, #1
 8001728:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800172c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001730:	f000 fcd6 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F3_GPIO_Port, F3_Pin, GPIO_PIN_SET);
 8001734:	2201      	movs	r2, #1
 8001736:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800173a:	482d      	ldr	r0, [pc, #180]	; (80017f0 <read_keypad+0x34c>)
 800173c:	f000 fcd0 	bl	80020e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F4_GPIO_Port, F4_Pin, GPIO_PIN_RESET);
 8001740:	2200      	movs	r2, #0
 8001742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001746:	482a      	ldr	r0, [pc, #168]	; (80017f0 <read_keypad+0x34c>)
 8001748:	f000 fcca 	bl	80020e0 <HAL_GPIO_WritePin>

	if(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))) // si la columna 1 esta en bajo
 800174c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001754:	f000 fcac 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10b      	bne.n	8001776 <read_keypad+0x2d2>
		{
		  while(!(HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 800175e:	bf00      	nop
 8001760:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001764:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001768:	f000 fca2 	bl	80020b0 <HAL_GPIO_ReadPin>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0f6      	beq.n	8001760 <read_keypad+0x2bc>
		  return '*';
 8001772:	232a      	movs	r3, #42	; 0x2a
 8001774:	e039      	b.n	80017ea <read_keypad+0x346>
		}

		if(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))) // si la columna 2 esta en bajo
 8001776:	2140      	movs	r1, #64	; 0x40
 8001778:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177c:	f000 fc98 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d10a      	bne.n	800179c <read_keypad+0x2f8>
		{
		  while(!(HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 8001786:	bf00      	nop
 8001788:	2140      	movs	r1, #64	; 0x40
 800178a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178e:	f000 fc8f 	bl	80020b0 <HAL_GPIO_ReadPin>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0f7      	beq.n	8001788 <read_keypad+0x2e4>
		  return '0';
 8001798:	2330      	movs	r3, #48	; 0x30
 800179a:	e026      	b.n	80017ea <read_keypad+0x346>
		 }

		if(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))) // si la columna 3 esta en bajo
 800179c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017a0:	4813      	ldr	r0, [pc, #76]	; (80017f0 <read_keypad+0x34c>)
 80017a2:	f000 fc85 	bl	80020b0 <HAL_GPIO_ReadPin>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d10a      	bne.n	80017c2 <read_keypad+0x31e>
		{
			while(!(HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80017ac:	bf00      	nop
 80017ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017b2:	480f      	ldr	r0, [pc, #60]	; (80017f0 <read_keypad+0x34c>)
 80017b4:	f000 fc7c 	bl	80020b0 <HAL_GPIO_ReadPin>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d0f7      	beq.n	80017ae <read_keypad+0x30a>
			return '#';
 80017be:	2323      	movs	r3, #35	; 0x23
 80017c0:	e013      	b.n	80017ea <read_keypad+0x346>
		}

		if(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))) // si la columna 4 esta en bajo
 80017c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017c6:	480a      	ldr	r0, [pc, #40]	; (80017f0 <read_keypad+0x34c>)
 80017c8:	f000 fc72 	bl	80020b0 <HAL_GPIO_ReadPin>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10a      	bne.n	80017e8 <read_keypad+0x344>
		{
			while(!(HAL_GPIO_ReadPin(C4_GPIO_Port, C4_Pin))); // espere hasta que este presionado el boton(metodo de antirrebote)
 80017d2:	bf00      	nop
 80017d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017d8:	4805      	ldr	r0, [pc, #20]	; (80017f0 <read_keypad+0x34c>)
 80017da:	f000 fc69 	bl	80020b0 <HAL_GPIO_ReadPin>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f7      	beq.n	80017d4 <read_keypad+0x330>
			return 'D';
 80017e4:	2344      	movs	r3, #68	; 0x44
 80017e6:	e000      	b.n	80017ea <read_keypad+0x346>
		}
		return 'F';
 80017e8:	2346      	movs	r3, #70	; 0x46
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	48000400 	.word	0x48000400

080017f4 <lock_safe>:

    void lock_safe(void)
    {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(VE_GPIO_Port, VE_Pin, GPIO_PIN_RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001802:	f000 fc6d 	bl	80020e0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(RO_GPIO_Port, RO_Pin, GPIO_PIN_SET);
 8001806:	2201      	movs	r2, #1
 8001808:	2102      	movs	r1, #2
 800180a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180e:	f000 fc67 	bl	80020e0 <HAL_GPIO_WritePin>
    }
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <unlock_safe>:


    void unlock_safe(void)
    {
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
     cursor("0");
 800181c:	4808      	ldr	r0, [pc, #32]	; (8001840 <unlock_safe+0x28>)
 800181e:	f7ff fd19 	bl	8001254 <cursor>
	 HAL_GPIO_WritePin(VE_GPIO_Port, VE_Pin, GPIO_PIN_SET);
 8001822:	2201      	movs	r2, #1
 8001824:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001828:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800182c:	f000 fc58 	bl	80020e0 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(RO_GPIO_Port, RO_Pin, GPIO_PIN_RESET);
 8001830:	2200      	movs	r2, #0
 8001832:	2102      	movs	r1, #2
 8001834:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001838:	f000 fc52 	bl	80020e0 <HAL_GPIO_WritePin>
     }
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	08005524 	.word	0x08005524

08001844 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(input != 'F')
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <StartDefaultTask+0x24>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b46      	cmp	r3, #70	; 0x46
 8001852:	d004      	beq.n	800185e <StartDefaultTask+0x1a>
	  {
			contr_password(input);
 8001854:	4b04      	ldr	r3, [pc, #16]	; (8001868 <StartDefaultTask+0x24>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff f949 	bl	8000af0 <contr_password>
	  }

    osDelay(1);
 800185e:	2001      	movs	r0, #1
 8001860:	f002 fbf9 	bl	8004056 <osDelay>
	  if(input != 'F')
 8001864:	e7f2      	b.n	800184c <StartDefaultTask+0x8>
 8001866:	bf00      	nop
 8001868:	20000f97 	.word	0x20000f97

0800186c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_MspInit+0x44>)
 8001884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001886:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <HAL_MspInit+0x44>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6613      	str	r3, [r2, #96]	; 0x60
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <HAL_MspInit+0x44>)
 8001890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_MspInit+0x44>)
 800189c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800189e:	4a08      	ldr	r2, [pc, #32]	; (80018c0 <HAL_MspInit+0x44>)
 80018a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a4:	6593      	str	r3, [r2, #88]	; 0x58
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_MspInit+0x44>)
 80018a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ae:	603b      	str	r3, [r7, #0]
 80018b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	40021000 	.word	0x40021000

080018c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08a      	sub	sp, #40	; 0x28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a17      	ldr	r2, [pc, #92]	; (8001940 <HAL_UART_MspInit+0x7c>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d128      	bne.n	8001938 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018e6:	4b17      	ldr	r3, [pc, #92]	; (8001944 <HAL_UART_MspInit+0x80>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ea:	4a16      	ldr	r2, [pc, #88]	; (8001944 <HAL_UART_MspInit+0x80>)
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f0:	6593      	str	r3, [r2, #88]	; 0x58
 80018f2:	4b14      	ldr	r3, [pc, #80]	; (8001944 <HAL_UART_MspInit+0x80>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	4b11      	ldr	r3, [pc, #68]	; (8001944 <HAL_UART_MspInit+0x80>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001902:	4a10      	ldr	r2, [pc, #64]	; (8001944 <HAL_UART_MspInit+0x80>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <HAL_UART_MspInit+0x80>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001916:	230c      	movs	r3, #12
 8001918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001922:	2303      	movs	r3, #3
 8001924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001926:	2307      	movs	r3, #7
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001934:	f000 fa14 	bl	8001d60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001938:	bf00      	nop
 800193a:	3728      	adds	r7, #40	; 0x28
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40004400 	.word	0x40004400
 8001944:	40021000 	.word	0x40021000

08001948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001956:	b480      	push	{r7}
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195a:	e7fe      	b.n	800195a <HardFault_Handler+0x4>

0800195c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001960:	e7fe      	b.n	8001960 <MemManage_Handler+0x4>

08001962 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001966:	e7fe      	b.n	8001966 <BusFault_Handler+0x4>

08001968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800196c:	e7fe      	b.n	800196c <UsageFault_Handler+0x4>

0800196e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001980:	f000 f8c6 	bl	8001b10 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001984:	f003 f8de 	bl	8004b44 <xTaskGetSchedulerState>
 8001988:	4603      	mov	r3, r0
 800198a:	2b01      	cmp	r3, #1
 800198c:	d001      	beq.n	8001992 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800198e:	f003 fb13 	bl	8004fb8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800199c:	4b17      	ldr	r3, [pc, #92]	; (80019fc <SystemInit+0x64>)
 800199e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019a2:	4a16      	ldr	r2, [pc, #88]	; (80019fc <SystemInit+0x64>)
 80019a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80019ac:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <SystemInit+0x68>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a13      	ldr	r2, [pc, #76]	; (8001a00 <SystemInit+0x68>)
 80019b2:	f043 0301 	orr.w	r3, r3, #1
 80019b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80019b8:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <SystemInit+0x68>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80019be:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <SystemInit+0x68>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a0f      	ldr	r2, [pc, #60]	; (8001a00 <SystemInit+0x68>)
 80019c4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80019c8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80019cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80019ce:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <SystemInit+0x68>)
 80019d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019d4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80019d6:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <SystemInit+0x68>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a09      	ldr	r2, [pc, #36]	; (8001a00 <SystemInit+0x68>)
 80019dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019e0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80019e2:	4b07      	ldr	r3, [pc, #28]	; (8001a00 <SystemInit+0x68>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019e8:	4b04      	ldr	r3, [pc, #16]	; (80019fc <SystemInit+0x64>)
 80019ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019ee:	609a      	str	r2, [r3, #8]
#endif
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000ed00 	.word	0xe000ed00
 8001a00:	40021000 	.word	0x40021000

08001a04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a08:	f7ff ffc6 	bl	8001998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001a0c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001a0e:	e003      	b.n	8001a18 <LoopCopyDataInit>

08001a10 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001a12:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001a14:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001a16:	3104      	adds	r1, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a18:	480a      	ldr	r0, [pc, #40]	; (8001a44 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a1c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a1e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a20:	d3f6      	bcc.n	8001a10 <CopyDataInit>
	ldr	r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001a24:	e002      	b.n	8001a2c <LoopFillZerobss>

08001a26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a26:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a28:	f842 3b04 	str.w	r3, [r2], #4

08001a2c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <LoopForever+0x16>)
	cmp	r2, r3
 8001a2e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001a30:	d3f9      	bcc.n	8001a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a32:	f003 fce5 	bl	8005400 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a36:	f7fe fe95 	bl	8000764 <main>

08001a3a <LoopForever>:

LoopForever:
    b LoopForever
 8001a3a:	e7fe      	b.n	8001a3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a3c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001a40:	080055ac 	.word	0x080055ac
	ldr	r0, =_sdata
 8001a44:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a48:	20000018 	.word	0x20000018
	ldr	r2, =_sbss
 8001a4c:	20000018 	.word	0x20000018
	ldr	r3, = _ebss
 8001a50:	20001040 	.word	0x20001040

08001a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC1_2_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a62:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_Init+0x3c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a0b      	ldr	r2, [pc, #44]	; (8001a94 <HAL_Init+0x3c>)
 8001a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a6c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6e:	2003      	movs	r0, #3
 8001a70:	f000 f942 	bl	8001cf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a74:	2000      	movs	r0, #0
 8001a76:	f000 f80f 	bl	8001a98 <HAL_InitTick>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	e001      	b.n	8001a8a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a86:	f7ff fef9 	bl	800187c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40022000 	.word	0x40022000

08001a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001aa4:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <HAL_InitTick+0x6c>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d023      	beq.n	8001af4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001aac:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <HAL_InitTick+0x70>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <HAL_InitTick+0x6c>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f93f 	bl	8001d46 <HAL_SYSTICK_Config>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10f      	bne.n	8001aee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b0f      	cmp	r3, #15
 8001ad2:	d809      	bhi.n	8001ae8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8001adc:	f000 f917 	bl	8001d0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ae0:	4a0a      	ldr	r2, [pc, #40]	; (8001b0c <HAL_InitTick+0x74>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	e007      	b.n	8001af8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	73fb      	strb	r3, [r7, #15]
 8001aec:	e004      	b.n	8001af8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	73fb      	strb	r3, [r7, #15]
 8001af2:	e001      	b.n	8001af8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000010 	.word	0x20000010
 8001b08:	20000008 	.word	0x20000008
 8001b0c:	2000000c 	.word	0x2000000c

08001b10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_IncTick+0x20>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <HAL_IncTick+0x24>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4413      	add	r3, r2
 8001b20:	4a04      	ldr	r2, [pc, #16]	; (8001b34 <HAL_IncTick+0x24>)
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000010 	.word	0x20000010
 8001b34:	2000103c 	.word	0x2000103c

08001b38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b3c:	4b03      	ldr	r3, [pc, #12]	; (8001b4c <HAL_GetTick+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	2000103c 	.word	0x2000103c

08001b50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b58:	f7ff ffee 	bl	8001b38 <HAL_GetTick>
 8001b5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b68:	d005      	beq.n	8001b76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b6a:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <HAL_Delay+0x40>)
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4413      	add	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b76:	bf00      	nop
 8001b78:	f7ff ffde 	bl	8001b38 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d8f7      	bhi.n	8001b78 <HAL_Delay+0x28>
  {
  }
}
 8001b88:	bf00      	nop
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000010 	.word	0x20000010

08001b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc6:	4a04      	ldr	r2, [pc, #16]	; (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	60d3      	str	r3, [r2, #12]
}
 8001bcc:	bf00      	nop
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	0a1b      	lsrs	r3, r3, #8
 8001be6:	f003 0307 	and.w	r3, r3, #7
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	6039      	str	r1, [r7, #0]
 8001c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	db0a      	blt.n	8001c22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	b2da      	uxtb	r2, r3
 8001c10:	490c      	ldr	r1, [pc, #48]	; (8001c44 <__NVIC_SetPriority+0x4c>)
 8001c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c16:	0112      	lsls	r2, r2, #4
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	440b      	add	r3, r1
 8001c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c20:	e00a      	b.n	8001c38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	b2da      	uxtb	r2, r3
 8001c26:	4908      	ldr	r1, [pc, #32]	; (8001c48 <__NVIC_SetPriority+0x50>)
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	f003 030f 	and.w	r3, r3, #15
 8001c2e:	3b04      	subs	r3, #4
 8001c30:	0112      	lsls	r2, r2, #4
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	440b      	add	r3, r1
 8001c36:	761a      	strb	r2, [r3, #24]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	e000e100 	.word	0xe000e100
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b089      	sub	sp, #36	; 0x24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f003 0307 	and.w	r3, r3, #7
 8001c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f1c3 0307 	rsb	r3, r3, #7
 8001c66:	2b04      	cmp	r3, #4
 8001c68:	bf28      	it	cs
 8001c6a:	2304      	movcs	r3, #4
 8001c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	3304      	adds	r3, #4
 8001c72:	2b06      	cmp	r3, #6
 8001c74:	d902      	bls.n	8001c7c <NVIC_EncodePriority+0x30>
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	3b03      	subs	r3, #3
 8001c7a:	e000      	b.n	8001c7e <NVIC_EncodePriority+0x32>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c80:	f04f 32ff 	mov.w	r2, #4294967295
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43da      	mvns	r2, r3
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	401a      	ands	r2, r3
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c94:	f04f 31ff 	mov.w	r1, #4294967295
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9e:	43d9      	mvns	r1, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca4:	4313      	orrs	r3, r2
         );
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3724      	adds	r7, #36	; 0x24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cc4:	d301      	bcc.n	8001cca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e00f      	b.n	8001cea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cca:	4a0a      	ldr	r2, [pc, #40]	; (8001cf4 <SysTick_Config+0x40>)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cd2:	210f      	movs	r1, #15
 8001cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd8:	f7ff ff8e 	bl	8001bf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <SysTick_Config+0x40>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ce2:	4b04      	ldr	r3, [pc, #16]	; (8001cf4 <SysTick_Config+0x40>)
 8001ce4:	2207      	movs	r2, #7
 8001ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	e000e010 	.word	0xe000e010

08001cf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f7ff ff47 	bl	8001b94 <__NVIC_SetPriorityGrouping>
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b086      	sub	sp, #24
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	4603      	mov	r3, r0
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	607a      	str	r2, [r7, #4]
 8001d1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d20:	f7ff ff5c 	bl	8001bdc <__NVIC_GetPriorityGrouping>
 8001d24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	68b9      	ldr	r1, [r7, #8]
 8001d2a:	6978      	ldr	r0, [r7, #20]
 8001d2c:	f7ff ff8e 	bl	8001c4c <NVIC_EncodePriority>
 8001d30:	4602      	mov	r2, r0
 8001d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d36:	4611      	mov	r1, r2
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff ff5d 	bl	8001bf8 <__NVIC_SetPriority>
}
 8001d3e:	bf00      	nop
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b082      	sub	sp, #8
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff ffb0 	bl	8001cb4 <SysTick_Config>
 8001d54:	4603      	mov	r3, r0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b087      	sub	sp, #28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d6e:	e17f      	b.n	8002070 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	2101      	movs	r1, #1
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 8171 	beq.w	800206a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d00b      	beq.n	8001da8 <HAL_GPIO_Init+0x48>
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d007      	beq.n	8001da8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d9c:	2b11      	cmp	r3, #17
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	2b12      	cmp	r3, #18
 8001da6:	d130      	bne.n	8001e0a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	2203      	movs	r2, #3
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dde:	2201      	movs	r2, #1
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	091b      	lsrs	r3, r3, #4
 8001df4:	f003 0201 	and.w	r2, r3, #1
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d118      	bne.n	8001e48 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	08db      	lsrs	r3, r3, #3
 8001e32:	f003 0201 	and.w	r2, r3, #1
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	693a      	ldr	r2, [r7, #16]
 8001e46:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	2203      	movs	r2, #3
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d003      	beq.n	8001e88 <HAL_GPIO_Init+0x128>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b12      	cmp	r3, #18
 8001e86:	d123      	bne.n	8001ed0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	08da      	lsrs	r2, r3, #3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3208      	adds	r2, #8
 8001e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	08da      	lsrs	r2, r3, #3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3208      	adds	r2, #8
 8001eca:	6939      	ldr	r1, [r7, #16]
 8001ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	2203      	movs	r2, #3
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0203 	and.w	r2, r3, #3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 80ac 	beq.w	800206a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f12:	4b5e      	ldr	r3, [pc, #376]	; (800208c <HAL_GPIO_Init+0x32c>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f16:	4a5d      	ldr	r2, [pc, #372]	; (800208c <HAL_GPIO_Init+0x32c>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6613      	str	r3, [r2, #96]	; 0x60
 8001f1e:	4b5b      	ldr	r3, [pc, #364]	; (800208c <HAL_GPIO_Init+0x32c>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f2a:	4a59      	ldr	r2, [pc, #356]	; (8002090 <HAL_GPIO_Init+0x330>)
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	089b      	lsrs	r3, r3, #2
 8001f30:	3302      	adds	r3, #2
 8001f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f36:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	f003 0303 	and.w	r3, r3, #3
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	220f      	movs	r2, #15
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43db      	mvns	r3, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f54:	d025      	beq.n	8001fa2 <HAL_GPIO_Init+0x242>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a4e      	ldr	r2, [pc, #312]	; (8002094 <HAL_GPIO_Init+0x334>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d01f      	beq.n	8001f9e <HAL_GPIO_Init+0x23e>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a4d      	ldr	r2, [pc, #308]	; (8002098 <HAL_GPIO_Init+0x338>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d019      	beq.n	8001f9a <HAL_GPIO_Init+0x23a>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a4c      	ldr	r2, [pc, #304]	; (800209c <HAL_GPIO_Init+0x33c>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d013      	beq.n	8001f96 <HAL_GPIO_Init+0x236>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a4b      	ldr	r2, [pc, #300]	; (80020a0 <HAL_GPIO_Init+0x340>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d00d      	beq.n	8001f92 <HAL_GPIO_Init+0x232>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a4a      	ldr	r2, [pc, #296]	; (80020a4 <HAL_GPIO_Init+0x344>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d007      	beq.n	8001f8e <HAL_GPIO_Init+0x22e>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a49      	ldr	r2, [pc, #292]	; (80020a8 <HAL_GPIO_Init+0x348>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d101      	bne.n	8001f8a <HAL_GPIO_Init+0x22a>
 8001f86:	2306      	movs	r3, #6
 8001f88:	e00c      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001f8a:	2307      	movs	r3, #7
 8001f8c:	e00a      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001f8e:	2305      	movs	r3, #5
 8001f90:	e008      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001f92:	2304      	movs	r3, #4
 8001f94:	e006      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001f96:	2303      	movs	r3, #3
 8001f98:	e004      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	e002      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e000      	b.n	8001fa4 <HAL_GPIO_Init+0x244>
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	697a      	ldr	r2, [r7, #20]
 8001fa6:	f002 0203 	and.w	r2, r2, #3
 8001faa:	0092      	lsls	r2, r2, #2
 8001fac:	4093      	lsls	r3, r2
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fb4:	4936      	ldr	r1, [pc, #216]	; (8002090 <HAL_GPIO_Init+0x330>)
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	089b      	lsrs	r3, r3, #2
 8001fba:	3302      	adds	r3, #2
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001fc2:	4b3a      	ldr	r3, [pc, #232]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fe6:	4a31      	ldr	r2, [pc, #196]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001fec:	4b2f      	ldr	r3, [pc, #188]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002010:	4a26      	ldr	r2, [pc, #152]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002016:	4b25      	ldr	r3, [pc, #148]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800203a:	4a1c      	ldr	r2, [pc, #112]	; (80020ac <HAL_GPIO_Init+0x34c>)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002040:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	43db      	mvns	r3, r3
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002064:	4a11      	ldr	r2, [pc, #68]	; (80020ac <HAL_GPIO_Init+0x34c>)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	3301      	adds	r3, #1
 800206e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	fa22 f303 	lsr.w	r3, r2, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	f47f ae78 	bne.w	8001d70 <HAL_GPIO_Init+0x10>
  }
}
 8002080:	bf00      	nop
 8002082:	371c      	adds	r7, #28
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	40021000 	.word	0x40021000
 8002090:	40010000 	.word	0x40010000
 8002094:	48000400 	.word	0x48000400
 8002098:	48000800 	.word	0x48000800
 800209c:	48000c00 	.word	0x48000c00
 80020a0:	48001000 	.word	0x48001000
 80020a4:	48001400 	.word	0x48001400
 80020a8:	48001800 	.word	0x48001800
 80020ac:	40010400 	.word	0x40010400

080020b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691a      	ldr	r2, [r3, #16]
 80020c0:	887b      	ldrh	r3, [r7, #2]
 80020c2:	4013      	ands	r3, r2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d002      	beq.n	80020ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020c8:	2301      	movs	r3, #1
 80020ca:	73fb      	strb	r3, [r7, #15]
 80020cc:	e001      	b.n	80020d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020ce:	2300      	movs	r3, #0
 80020d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	807b      	strh	r3, [r7, #2]
 80020ec:	4613      	mov	r3, r2
 80020ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020f0:	787b      	ldrb	r3, [r7, #1]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020f6:	887a      	ldrh	r2, [r7, #2]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020fc:	e002      	b.n	8002104 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020fe:	887a      	ldrh	r2, [r7, #2]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002114:	4b04      	ldr	r3, [pc, #16]	; (8002128 <HAL_PWREx_GetVoltageRange+0x18>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800211c:	4618      	mov	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	40007000 	.word	0x40007000

0800212c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800213a:	d130      	bne.n	800219e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800213c:	4b23      	ldr	r3, [pc, #140]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002144:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002148:	d038      	beq.n	80021bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800214a:	4b20      	ldr	r3, [pc, #128]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002152:	4a1e      	ldr	r2, [pc, #120]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002154:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002158:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800215a:	4b1d      	ldr	r3, [pc, #116]	; (80021d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2232      	movs	r2, #50	; 0x32
 8002160:	fb02 f303 	mul.w	r3, r2, r3
 8002164:	4a1b      	ldr	r2, [pc, #108]	; (80021d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	0c9b      	lsrs	r3, r3, #18
 800216c:	3301      	adds	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002170:	e002      	b.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	3b01      	subs	r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002178:	4b14      	ldr	r3, [pc, #80]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002184:	d102      	bne.n	800218c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1f2      	bne.n	8002172 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800218c:	4b0f      	ldr	r3, [pc, #60]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002198:	d110      	bne.n	80021bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e00f      	b.n	80021be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021aa:	d007      	beq.n	80021bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021ac:	4b07      	ldr	r3, [pc, #28]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021b4:	4a05      	ldr	r2, [pc, #20]	; (80021cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40007000 	.word	0x40007000
 80021d0:	20000008 	.word	0x20000008
 80021d4:	431bde83 	.word	0x431bde83

080021d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b088      	sub	sp, #32
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e3d4      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021ea:	4ba1      	ldr	r3, [pc, #644]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 030c 	and.w	r3, r3, #12
 80021f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021f4:	4b9e      	ldr	r3, [pc, #632]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f003 0303 	and.w	r3, r3, #3
 80021fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0310 	and.w	r3, r3, #16
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 80e4 	beq.w	80023d4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d007      	beq.n	8002222 <HAL_RCC_OscConfig+0x4a>
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	2b0c      	cmp	r3, #12
 8002216:	f040 808b 	bne.w	8002330 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2b01      	cmp	r3, #1
 800221e:	f040 8087 	bne.w	8002330 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002222:	4b93      	ldr	r3, [pc, #588]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d005      	beq.n	800223a <HAL_RCC_OscConfig+0x62>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e3ac      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a1a      	ldr	r2, [r3, #32]
 800223e:	4b8c      	ldr	r3, [pc, #560]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d004      	beq.n	8002254 <HAL_RCC_OscConfig+0x7c>
 800224a:	4b89      	ldr	r3, [pc, #548]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002252:	e005      	b.n	8002260 <HAL_RCC_OscConfig+0x88>
 8002254:	4b86      	ldr	r3, [pc, #536]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002256:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800225a:	091b      	lsrs	r3, r3, #4
 800225c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002260:	4293      	cmp	r3, r2
 8002262:	d223      	bcs.n	80022ac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	4618      	mov	r0, r3
 800226a:	f000 fd3f 	bl	8002cec <RCC_SetFlashLatencyFromMSIRange>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e38d      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002278:	4b7d      	ldr	r3, [pc, #500]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a7c      	ldr	r2, [pc, #496]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800227e:	f043 0308 	orr.w	r3, r3, #8
 8002282:	6013      	str	r3, [r2, #0]
 8002284:	4b7a      	ldr	r3, [pc, #488]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	4977      	ldr	r1, [pc, #476]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002292:	4313      	orrs	r3, r2
 8002294:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002296:	4b76      	ldr	r3, [pc, #472]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	4972      	ldr	r1, [pc, #456]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	604b      	str	r3, [r1, #4]
 80022aa:	e025      	b.n	80022f8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022ac:	4b70      	ldr	r3, [pc, #448]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a6f      	ldr	r2, [pc, #444]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022b2:	f043 0308 	orr.w	r3, r3, #8
 80022b6:	6013      	str	r3, [r2, #0]
 80022b8:	4b6d      	ldr	r3, [pc, #436]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	496a      	ldr	r1, [pc, #424]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022ca:	4b69      	ldr	r3, [pc, #420]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	021b      	lsls	r3, r3, #8
 80022d8:	4965      	ldr	r1, [pc, #404]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d109      	bne.n	80022f8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a1b      	ldr	r3, [r3, #32]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 fcff 	bl	8002cec <RCC_SetFlashLatencyFromMSIRange>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e34d      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022f8:	f000 fc36 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 80022fc:	4601      	mov	r1, r0
 80022fe:	4b5c      	ldr	r3, [pc, #368]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	091b      	lsrs	r3, r3, #4
 8002304:	f003 030f 	and.w	r3, r3, #15
 8002308:	4a5a      	ldr	r2, [pc, #360]	; (8002474 <HAL_RCC_OscConfig+0x29c>)
 800230a:	5cd3      	ldrb	r3, [r2, r3]
 800230c:	f003 031f 	and.w	r3, r3, #31
 8002310:	fa21 f303 	lsr.w	r3, r1, r3
 8002314:	4a58      	ldr	r2, [pc, #352]	; (8002478 <HAL_RCC_OscConfig+0x2a0>)
 8002316:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002318:	4b58      	ldr	r3, [pc, #352]	; (800247c <HAL_RCC_OscConfig+0x2a4>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fbbb 	bl	8001a98 <HAL_InitTick>
 8002322:	4603      	mov	r3, r0
 8002324:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d052      	beq.n	80023d2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	e331      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d032      	beq.n	800239e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002338:	4b4d      	ldr	r3, [pc, #308]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a4c      	ldr	r2, [pc, #304]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002344:	f7ff fbf8 	bl	8001b38 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800234c:	f7ff fbf4 	bl	8001b38 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e31a      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800235e:	4b44      	ldr	r3, [pc, #272]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f0      	beq.n	800234c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800236a:	4b41      	ldr	r3, [pc, #260]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a40      	ldr	r2, [pc, #256]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002370:	f043 0308 	orr.w	r3, r3, #8
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	4b3e      	ldr	r3, [pc, #248]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	493b      	ldr	r1, [pc, #236]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002384:	4313      	orrs	r3, r2
 8002386:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002388:	4b39      	ldr	r3, [pc, #228]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	021b      	lsls	r3, r3, #8
 8002396:	4936      	ldr	r1, [pc, #216]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002398:	4313      	orrs	r3, r2
 800239a:	604b      	str	r3, [r1, #4]
 800239c:	e01a      	b.n	80023d4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800239e:	4b34      	ldr	r3, [pc, #208]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a33      	ldr	r2, [pc, #204]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80023a4:	f023 0301 	bic.w	r3, r3, #1
 80023a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023aa:	f7ff fbc5 	bl	8001b38 <HAL_GetTick>
 80023ae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023b2:	f7ff fbc1 	bl	8001b38 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e2e7      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023c4:	4b2a      	ldr	r3, [pc, #168]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1f0      	bne.n	80023b2 <HAL_RCC_OscConfig+0x1da>
 80023d0:	e000      	b.n	80023d4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023d2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d074      	beq.n	80024ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2b08      	cmp	r3, #8
 80023e4:	d005      	beq.n	80023f2 <HAL_RCC_OscConfig+0x21a>
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	2b0c      	cmp	r3, #12
 80023ea:	d10e      	bne.n	800240a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b03      	cmp	r3, #3
 80023f0:	d10b      	bne.n	800240a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f2:	4b1f      	ldr	r3, [pc, #124]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d064      	beq.n	80024c8 <HAL_RCC_OscConfig+0x2f0>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d160      	bne.n	80024c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e2c4      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002412:	d106      	bne.n	8002422 <HAL_RCC_OscConfig+0x24a>
 8002414:	4b16      	ldr	r3, [pc, #88]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a15      	ldr	r2, [pc, #84]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800241a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241e:	6013      	str	r3, [r2, #0]
 8002420:	e01d      	b.n	800245e <HAL_RCC_OscConfig+0x286>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800242a:	d10c      	bne.n	8002446 <HAL_RCC_OscConfig+0x26e>
 800242c:	4b10      	ldr	r3, [pc, #64]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002432:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002436:	6013      	str	r3, [r2, #0]
 8002438:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a0c      	ldr	r2, [pc, #48]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800243e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002442:	6013      	str	r3, [r2, #0]
 8002444:	e00b      	b.n	800245e <HAL_RCC_OscConfig+0x286>
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a09      	ldr	r2, [pc, #36]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 800244c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a06      	ldr	r2, [pc, #24]	; (8002470 <HAL_RCC_OscConfig+0x298>)
 8002458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800245c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d01c      	beq.n	80024a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002466:	f7ff fb67 	bl	8001b38 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800246c:	e011      	b.n	8002492 <HAL_RCC_OscConfig+0x2ba>
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000
 8002474:	08005554 	.word	0x08005554
 8002478:	20000008 	.word	0x20000008
 800247c:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002480:	f7ff fb5a 	bl	8001b38 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b64      	cmp	r3, #100	; 0x64
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e280      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002492:	4baf      	ldr	r3, [pc, #700]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0f0      	beq.n	8002480 <HAL_RCC_OscConfig+0x2a8>
 800249e:	e014      	b.n	80024ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a0:	f7ff fb4a 	bl	8001b38 <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a8:	f7ff fb46 	bl	8001b38 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b64      	cmp	r3, #100	; 0x64
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e26c      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024ba:	4ba5      	ldr	r3, [pc, #660]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_OscConfig+0x2d0>
 80024c6:	e000      	b.n	80024ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d060      	beq.n	8002598 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	2b04      	cmp	r3, #4
 80024da:	d005      	beq.n	80024e8 <HAL_RCC_OscConfig+0x310>
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	2b0c      	cmp	r3, #12
 80024e0:	d119      	bne.n	8002516 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d116      	bne.n	8002516 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e8:	4b99      	ldr	r3, [pc, #612]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d005      	beq.n	8002500 <HAL_RCC_OscConfig+0x328>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e249      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002500:	4b93      	ldr	r3, [pc, #588]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	061b      	lsls	r3, r3, #24
 800250e:	4990      	ldr	r1, [pc, #576]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002510:	4313      	orrs	r3, r2
 8002512:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002514:	e040      	b.n	8002598 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d023      	beq.n	8002566 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800251e:	4b8c      	ldr	r3, [pc, #560]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a8b      	ldr	r2, [pc, #556]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252a:	f7ff fb05 	bl	8001b38 <HAL_GetTick>
 800252e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002530:	e008      	b.n	8002544 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002532:	f7ff fb01 	bl	8001b38 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	2b02      	cmp	r3, #2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e227      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002544:	4b82      	ldr	r3, [pc, #520]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0f0      	beq.n	8002532 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002550:	4b7f      	ldr	r3, [pc, #508]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	061b      	lsls	r3, r3, #24
 800255e:	497c      	ldr	r1, [pc, #496]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002560:	4313      	orrs	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
 8002564:	e018      	b.n	8002598 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002566:	4b7a      	ldr	r3, [pc, #488]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a79      	ldr	r2, [pc, #484]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 800256c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002572:	f7ff fae1 	bl	8001b38 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257a:	f7ff fadd 	bl	8001b38 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e203      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800258c:	4b70      	ldr	r3, [pc, #448]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1f0      	bne.n	800257a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d03c      	beq.n	800261e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d01c      	beq.n	80025e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ac:	4b68      	ldr	r3, [pc, #416]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80025ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025b2:	4a67      	ldr	r2, [pc, #412]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025bc:	f7ff fabc 	bl	8001b38 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025c4:	f7ff fab8 	bl	8001b38 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e1de      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025d6:	4b5e      	ldr	r3, [pc, #376]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80025d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0ef      	beq.n	80025c4 <HAL_RCC_OscConfig+0x3ec>
 80025e4:	e01b      	b.n	800261e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025e6:	4b5a      	ldr	r3, [pc, #360]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80025e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025ec:	4a58      	ldr	r2, [pc, #352]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80025ee:	f023 0301 	bic.w	r3, r3, #1
 80025f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f6:	f7ff fa9f 	bl	8001b38 <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025fe:	f7ff fa9b 	bl	8001b38 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e1c1      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002610:	4b4f      	ldr	r3, [pc, #316]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002612:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1ef      	bne.n	80025fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0304 	and.w	r3, r3, #4
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 80a6 	beq.w	8002778 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800262c:	2300      	movs	r3, #0
 800262e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002630:	4b47      	ldr	r3, [pc, #284]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10d      	bne.n	8002658 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800263c:	4b44      	ldr	r3, [pc, #272]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 800263e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002640:	4a43      	ldr	r2, [pc, #268]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002646:	6593      	str	r3, [r2, #88]	; 0x58
 8002648:	4b41      	ldr	r3, [pc, #260]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 800264a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800264c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002654:	2301      	movs	r3, #1
 8002656:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002658:	4b3e      	ldr	r3, [pc, #248]	; (8002754 <HAL_RCC_OscConfig+0x57c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002660:	2b00      	cmp	r3, #0
 8002662:	d118      	bne.n	8002696 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002664:	4b3b      	ldr	r3, [pc, #236]	; (8002754 <HAL_RCC_OscConfig+0x57c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a3a      	ldr	r2, [pc, #232]	; (8002754 <HAL_RCC_OscConfig+0x57c>)
 800266a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800266e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002670:	f7ff fa62 	bl	8001b38 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002678:	f7ff fa5e 	bl	8001b38 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e184      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800268a:	4b32      	ldr	r3, [pc, #200]	; (8002754 <HAL_RCC_OscConfig+0x57c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d108      	bne.n	80026b0 <HAL_RCC_OscConfig+0x4d8>
 800269e:	4b2c      	ldr	r3, [pc, #176]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a4:	4a2a      	ldr	r2, [pc, #168]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026ae:	e024      	b.n	80026fa <HAL_RCC_OscConfig+0x522>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	2b05      	cmp	r3, #5
 80026b6:	d110      	bne.n	80026da <HAL_RCC_OscConfig+0x502>
 80026b8:	4b25      	ldr	r3, [pc, #148]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026be:	4a24      	ldr	r2, [pc, #144]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026c0:	f043 0304 	orr.w	r3, r3, #4
 80026c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026c8:	4b21      	ldr	r3, [pc, #132]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ce:	4a20      	ldr	r2, [pc, #128]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026d0:	f043 0301 	orr.w	r3, r3, #1
 80026d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026d8:	e00f      	b.n	80026fa <HAL_RCC_OscConfig+0x522>
 80026da:	4b1d      	ldr	r3, [pc, #116]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e0:	4a1b      	ldr	r2, [pc, #108]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026e2:	f023 0301 	bic.w	r3, r3, #1
 80026e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80026ea:	4b19      	ldr	r3, [pc, #100]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026f0:	4a17      	ldr	r2, [pc, #92]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 80026f2:	f023 0304 	bic.w	r3, r3, #4
 80026f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d016      	beq.n	8002730 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002702:	f7ff fa19 	bl	8001b38 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002708:	e00a      	b.n	8002720 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270a:	f7ff fa15 	bl	8001b38 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f241 3288 	movw	r2, #5000	; 0x1388
 8002718:	4293      	cmp	r3, r2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e139      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_RCC_OscConfig+0x578>)
 8002722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d0ed      	beq.n	800270a <HAL_RCC_OscConfig+0x532>
 800272e:	e01a      	b.n	8002766 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002730:	f7ff fa02 	bl	8001b38 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002736:	e00f      	b.n	8002758 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002738:	f7ff f9fe 	bl	8001b38 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	f241 3288 	movw	r2, #5000	; 0x1388
 8002746:	4293      	cmp	r3, r2
 8002748:	d906      	bls.n	8002758 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e122      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002758:	4b90      	ldr	r3, [pc, #576]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800275a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1e8      	bne.n	8002738 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002766:	7ffb      	ldrb	r3, [r7, #31]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d105      	bne.n	8002778 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800276c:	4b8b      	ldr	r3, [pc, #556]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800276e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002770:	4a8a      	ldr	r2, [pc, #552]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002772:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002776:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	2b00      	cmp	r3, #0
 800277e:	f000 8108 	beq.w	8002992 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002786:	2b02      	cmp	r3, #2
 8002788:	f040 80d0 	bne.w	800292c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800278c:	4b83      	ldr	r3, [pc, #524]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	f003 0203 	and.w	r2, r3, #3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279c:	429a      	cmp	r2, r3
 800279e:	d130      	bne.n	8002802 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	3b01      	subs	r3, #1
 80027ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d127      	bne.n	8002802 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027be:	429a      	cmp	r2, r3
 80027c0:	d11f      	bne.n	8002802 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80027cc:	2a07      	cmp	r2, #7
 80027ce:	bf14      	ite	ne
 80027d0:	2201      	movne	r2, #1
 80027d2:	2200      	moveq	r2, #0
 80027d4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d113      	bne.n	8002802 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e4:	085b      	lsrs	r3, r3, #1
 80027e6:	3b01      	subs	r3, #1
 80027e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d109      	bne.n	8002802 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f8:	085b      	lsrs	r3, r3, #1
 80027fa:	3b01      	subs	r3, #1
 80027fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027fe:	429a      	cmp	r2, r3
 8002800:	d06e      	beq.n	80028e0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	2b0c      	cmp	r3, #12
 8002806:	d069      	beq.n	80028dc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002808:	4b64      	ldr	r3, [pc, #400]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d105      	bne.n	8002820 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002814:	4b61      	ldr	r3, [pc, #388]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0b7      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002824:	4b5d      	ldr	r3, [pc, #372]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a5c      	ldr	r2, [pc, #368]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800282a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800282e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002830:	f7ff f982 	bl	8001b38 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002838:	f7ff f97e 	bl	8001b38 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e0a4      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800284a:	4b54      	ldr	r3, [pc, #336]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002856:	4b51      	ldr	r3, [pc, #324]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	4b51      	ldr	r3, [pc, #324]	; (80029a0 <HAL_RCC_OscConfig+0x7c8>)
 800285c:	4013      	ands	r3, r2
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002866:	3a01      	subs	r2, #1
 8002868:	0112      	lsls	r2, r2, #4
 800286a:	4311      	orrs	r1, r2
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002870:	0212      	lsls	r2, r2, #8
 8002872:	4311      	orrs	r1, r2
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002878:	0852      	lsrs	r2, r2, #1
 800287a:	3a01      	subs	r2, #1
 800287c:	0552      	lsls	r2, r2, #21
 800287e:	4311      	orrs	r1, r2
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002884:	0852      	lsrs	r2, r2, #1
 8002886:	3a01      	subs	r2, #1
 8002888:	0652      	lsls	r2, r2, #25
 800288a:	4311      	orrs	r1, r2
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002890:	0912      	lsrs	r2, r2, #4
 8002892:	0452      	lsls	r2, r2, #17
 8002894:	430a      	orrs	r2, r1
 8002896:	4941      	ldr	r1, [pc, #260]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002898:	4313      	orrs	r3, r2
 800289a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800289c:	4b3f      	ldr	r3, [pc, #252]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a3e      	ldr	r2, [pc, #248]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028a8:	4b3c      	ldr	r3, [pc, #240]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4a3b      	ldr	r2, [pc, #236]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028b4:	f7ff f940 	bl	8001b38 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028bc:	f7ff f93c 	bl	8001b38 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e062      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ce:	4b33      	ldr	r3, [pc, #204]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028da:	e05a      	b.n	8002992 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e059      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028e0:	4b2e      	ldr	r3, [pc, #184]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d152      	bne.n	8002992 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a2a      	ldr	r2, [pc, #168]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028f8:	4b28      	ldr	r3, [pc, #160]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	4a27      	ldr	r2, [pc, #156]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 80028fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002902:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002904:	f7ff f918 	bl	8001b38 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800290c:	f7ff f914 	bl	8001b38 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e03a      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800291e:	4b1f      	ldr	r3, [pc, #124]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0f0      	beq.n	800290c <HAL_RCC_OscConfig+0x734>
 800292a:	e032      	b.n	8002992 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b0c      	cmp	r3, #12
 8002930:	d02d      	beq.n	800298e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002932:	4b1a      	ldr	r3, [pc, #104]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a19      	ldr	r2, [pc, #100]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002938:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800293c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800293e:	4b17      	ldr	r3, [pc, #92]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d105      	bne.n	8002956 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800294a:	4b14      	ldr	r3, [pc, #80]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	4a13      	ldr	r2, [pc, #76]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002950:	f023 0303 	bic.w	r3, r3, #3
 8002954:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002956:	4b11      	ldr	r3, [pc, #68]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	4a10      	ldr	r2, [pc, #64]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 800295c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002964:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002966:	f7ff f8e7 	bl	8001b38 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296e:	f7ff f8e3 	bl	8001b38 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e009      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002980:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_RCC_OscConfig+0x7c4>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1f0      	bne.n	800296e <HAL_RCC_OscConfig+0x796>
 800298c:	e001      	b.n	8002992 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3720      	adds	r7, #32
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000
 80029a0:	f99d808c 	.word	0xf99d808c

080029a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0c8      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029b8:	4b66      	ldr	r3, [pc, #408]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	683a      	ldr	r2, [r7, #0]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d910      	bls.n	80029e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c6:	4b63      	ldr	r3, [pc, #396]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f023 0207 	bic.w	r2, r3, #7
 80029ce:	4961      	ldr	r1, [pc, #388]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d6:	4b5f      	ldr	r3, [pc, #380]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d001      	beq.n	80029e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e0b0      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d04c      	beq.n	8002a8e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b03      	cmp	r3, #3
 80029fa:	d107      	bne.n	8002a0c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029fc:	4b56      	ldr	r3, [pc, #344]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d121      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e09e      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d107      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a14:	4b50      	ldr	r3, [pc, #320]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d115      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e092      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d107      	bne.n	8002a3c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a2c:	4b4a      	ldr	r3, [pc, #296]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d109      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e086      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a3c:	4b46      	ldr	r3, [pc, #280]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e07e      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a4c:	4b42      	ldr	r3, [pc, #264]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f023 0203 	bic.w	r2, r3, #3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	493f      	ldr	r1, [pc, #252]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a5e:	f7ff f86b 	bl	8001b38 <HAL_GetTick>
 8002a62:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a64:	e00a      	b.n	8002a7c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a66:	f7ff f867 	bl	8001b38 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e066      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a7c:	4b36      	ldr	r3, [pc, #216]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 020c 	and.w	r2, r3, #12
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d1eb      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d008      	beq.n	8002aac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a9a:	4b2f      	ldr	r3, [pc, #188]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	492c      	ldr	r1, [pc, #176]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aac:	4b29      	ldr	r3, [pc, #164]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d210      	bcs.n	8002adc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	4b26      	ldr	r3, [pc, #152]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 0207 	bic.w	r2, r3, #7
 8002ac2:	4924      	ldr	r1, [pc, #144]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aca:	4b22      	ldr	r3, [pc, #136]	; (8002b54 <HAL_RCC_ClockConfig+0x1b0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e036      	b.n	8002b4a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d008      	beq.n	8002afa <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae8:	4b1b      	ldr	r3, [pc, #108]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	4918      	ldr	r1, [pc, #96]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d009      	beq.n	8002b1a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b06:	4b14      	ldr	r3, [pc, #80]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	4910      	ldr	r1, [pc, #64]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b1a:	f000 f825 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8002b1e:	4601      	mov	r1, r0
 8002b20:	4b0d      	ldr	r3, [pc, #52]	; (8002b58 <HAL_RCC_ClockConfig+0x1b4>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	091b      	lsrs	r3, r3, #4
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	4a0c      	ldr	r2, [pc, #48]	; (8002b5c <HAL_RCC_ClockConfig+0x1b8>)
 8002b2c:	5cd3      	ldrb	r3, [r2, r3]
 8002b2e:	f003 031f 	and.w	r3, r3, #31
 8002b32:	fa21 f303 	lsr.w	r3, r1, r3
 8002b36:	4a0a      	ldr	r2, [pc, #40]	; (8002b60 <HAL_RCC_ClockConfig+0x1bc>)
 8002b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b3a:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <HAL_RCC_ClockConfig+0x1c0>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe ffaa 	bl	8001a98 <HAL_InitTick>
 8002b44:	4603      	mov	r3, r0
 8002b46:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b48:	7afb      	ldrb	r3, [r7, #11]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40022000 	.word	0x40022000
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	08005554 	.word	0x08005554
 8002b60:	20000008 	.word	0x20000008
 8002b64:	2000000c 	.word	0x2000000c

08002b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b089      	sub	sp, #36	; 0x24
 8002b6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61fb      	str	r3, [r7, #28]
 8002b72:	2300      	movs	r3, #0
 8002b74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b76:	4b3d      	ldr	r3, [pc, #244]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b80:	4b3a      	ldr	r3, [pc, #232]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d005      	beq.n	8002b9c <HAL_RCC_GetSysClockFreq+0x34>
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	2b0c      	cmp	r3, #12
 8002b94:	d121      	bne.n	8002bda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d11e      	bne.n	8002bda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b9c:	4b33      	ldr	r3, [pc, #204]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0308 	and.w	r3, r3, #8
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d107      	bne.n	8002bb8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ba8:	4b30      	ldr	r3, [pc, #192]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bae:	0a1b      	lsrs	r3, r3, #8
 8002bb0:	f003 030f 	and.w	r3, r3, #15
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	e005      	b.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bb8:	4b2c      	ldr	r3, [pc, #176]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bc4:	4a2a      	ldr	r2, [pc, #168]	; (8002c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bcc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10d      	bne.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d102      	bne.n	8002be6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002be0:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002be2:	61bb      	str	r3, [r7, #24]
 8002be4:	e004      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d101      	bne.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bec:	4b22      	ldr	r3, [pc, #136]	; (8002c78 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	2b0c      	cmp	r3, #12
 8002bf4:	d133      	bne.n	8002c5e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bf6:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d002      	beq.n	8002c0c <HAL_RCC_GetSysClockFreq+0xa4>
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	d003      	beq.n	8002c12 <HAL_RCC_GetSysClockFreq+0xaa>
 8002c0a:	e005      	b.n	8002c18 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c0c:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c0e:	617b      	str	r3, [r7, #20]
      break;
 8002c10:	e005      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c12:	4b19      	ldr	r3, [pc, #100]	; (8002c78 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c14:	617b      	str	r3, [r7, #20]
      break;
 8002c16:	e002      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	617b      	str	r3, [r7, #20]
      break;
 8002c1c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c1e:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	091b      	lsrs	r3, r3, #4
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	3301      	adds	r3, #1
 8002c2a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c2c:	4b0f      	ldr	r3, [pc, #60]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	fb02 f203 	mul.w	r2, r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c42:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c44:	4b09      	ldr	r3, [pc, #36]	; (8002c6c <HAL_RCC_GetSysClockFreq+0x104>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	0e5b      	lsrs	r3, r3, #25
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c5e:	69bb      	ldr	r3, [r7, #24]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3724      	adds	r7, #36	; 0x24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	0800556c 	.word	0x0800556c
 8002c74:	00f42400 	.word	0x00f42400
 8002c78:	007a1200 	.word	0x007a1200

08002c7c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c80:	4b03      	ldr	r3, [pc, #12]	; (8002c90 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c82:	681b      	ldr	r3, [r3, #0]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	20000008 	.word	0x20000008

08002c94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c98:	f7ff fff0 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 8002c9c:	4601      	mov	r1, r0
 8002c9e:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	0a1b      	lsrs	r3, r3, #8
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4a04      	ldr	r2, [pc, #16]	; (8002cbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002caa:	5cd3      	ldrb	r3, [r2, r3]
 8002cac:	f003 031f 	and.w	r3, r3, #31
 8002cb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	08005564 	.word	0x08005564

08002cc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002cc4:	f7ff ffda 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 8002cc8:	4601      	mov	r1, r0
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	0adb      	lsrs	r3, r3, #11
 8002cd0:	f003 0307 	and.w	r3, r3, #7
 8002cd4:	4a04      	ldr	r2, [pc, #16]	; (8002ce8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cd6:	5cd3      	ldrb	r3, [r2, r3]
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	08005564 	.word	0x08005564

08002cec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cf8:	4b2a      	ldr	r3, [pc, #168]	; (8002da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d003      	beq.n	8002d0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d04:	f7ff fa04 	bl	8002110 <HAL_PWREx_GetVoltageRange>
 8002d08:	6178      	str	r0, [r7, #20]
 8002d0a:	e014      	b.n	8002d36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d0c:	4b25      	ldr	r3, [pc, #148]	; (8002da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d10:	4a24      	ldr	r2, [pc, #144]	; (8002da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d16:	6593      	str	r3, [r2, #88]	; 0x58
 8002d18:	4b22      	ldr	r3, [pc, #136]	; (8002da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d24:	f7ff f9f4 	bl	8002110 <HAL_PWREx_GetVoltageRange>
 8002d28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d2a:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2e:	4a1d      	ldr	r2, [pc, #116]	; (8002da4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d34:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d3c:	d10b      	bne.n	8002d56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b80      	cmp	r3, #128	; 0x80
 8002d42:	d919      	bls.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2ba0      	cmp	r3, #160	; 0xa0
 8002d48:	d902      	bls.n	8002d50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	e013      	b.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d50:	2301      	movs	r3, #1
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	e010      	b.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b80      	cmp	r3, #128	; 0x80
 8002d5a:	d902      	bls.n	8002d62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	e00a      	b.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b80      	cmp	r3, #128	; 0x80
 8002d66:	d102      	bne.n	8002d6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d68:	2302      	movs	r3, #2
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	e004      	b.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b70      	cmp	r3, #112	; 0x70
 8002d72:	d101      	bne.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d74:	2301      	movs	r3, #1
 8002d76:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d78:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f023 0207 	bic.w	r2, r3, #7
 8002d80:	4909      	ldr	r1, [pc, #36]	; (8002da8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d88:	4b07      	ldr	r3, [pc, #28]	; (8002da8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	693a      	ldr	r2, [r7, #16]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d001      	beq.n	8002d9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3718      	adds	r7, #24
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40022000 	.word	0x40022000

08002dac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002db4:	2300      	movs	r3, #0
 8002db6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002db8:	2300      	movs	r3, #0
 8002dba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d03f      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002dcc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dd0:	d01c      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002dd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002dd6:	d802      	bhi.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00e      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002ddc:	e01f      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002dde:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002de2:	d003      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002de4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002de8:	d01c      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002dea:	e018      	b.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002dec:	4b85      	ldr	r3, [pc, #532]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	4a84      	ldr	r2, [pc, #528]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002df2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002df8:	e015      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 fab9 	bl	8003378 <RCCEx_PLLSAI1_Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e0a:	e00c      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3320      	adds	r3, #32
 8002e10:	2100      	movs	r1, #0
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 fba0 	bl	8003558 <RCCEx_PLLSAI2_Config>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e1c:	e003      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	74fb      	strb	r3, [r7, #19]
      break;
 8002e22:	e000      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002e24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e26:	7cfb      	ldrb	r3, [r7, #19]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10b      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e2c:	4b75      	ldr	r3, [pc, #468]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e32:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e3a:	4972      	ldr	r1, [pc, #456]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e42:	e001      	b.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e44:	7cfb      	ldrb	r3, [r7, #19]
 8002e46:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d03f      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e5c:	d01c      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002e5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e62:	d802      	bhi.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00e      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002e68:	e01f      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002e6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e6e:	d003      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002e70:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002e74:	d01c      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002e76:	e018      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e78:	4b62      	ldr	r3, [pc, #392]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	4a61      	ldr	r2, [pc, #388]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e82:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e84:	e015      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3304      	adds	r3, #4
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 fa73 	bl	8003378 <RCCEx_PLLSAI1_Config>
 8002e92:	4603      	mov	r3, r0
 8002e94:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e96:	e00c      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3320      	adds	r3, #32
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fb5a 	bl	8003558 <RCCEx_PLLSAI2_Config>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	74fb      	strb	r3, [r7, #19]
      break;
 8002eae:	e000      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002eb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eb2:	7cfb      	ldrb	r3, [r7, #19]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002eb8:	4b52      	ldr	r3, [pc, #328]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ebe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ec6:	494f      	ldr	r1, [pc, #316]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002ece:	e001      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	7cfb      	ldrb	r3, [r7, #19]
 8002ed2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 80a0 	beq.w	8003022 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ee6:	4b47      	ldr	r3, [pc, #284]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00d      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efc:	4b41      	ldr	r3, [pc, #260]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f00:	4a40      	ldr	r2, [pc, #256]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f06:	6593      	str	r3, [r2, #88]	; 0x58
 8002f08:	4b3e      	ldr	r3, [pc, #248]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f14:	2301      	movs	r3, #1
 8002f16:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f18:	4b3b      	ldr	r3, [pc, #236]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a3a      	ldr	r2, [pc, #232]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f24:	f7fe fe08 	bl	8001b38 <HAL_GetTick>
 8002f28:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f2a:	e009      	b.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2c:	f7fe fe04 	bl	8001b38 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d902      	bls.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	74fb      	strb	r3, [r7, #19]
        break;
 8002f3e:	e005      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f40:	4b31      	ldr	r3, [pc, #196]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0ef      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d15c      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f52:	4b2c      	ldr	r3, [pc, #176]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f5c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01f      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d019      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f70:	4b24      	ldr	r3, [pc, #144]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f7c:	4b21      	ldr	r3, [pc, #132]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f82:	4a20      	ldr	r2, [pc, #128]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f92:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f9c:	4a19      	ldr	r2, [pc, #100]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d016      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fae:	f7fe fdc3 	bl	8001b38 <HAL_GetTick>
 8002fb2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb4:	e00b      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7fe fdbf 	bl	8001b38 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d902      	bls.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	74fb      	strb	r3, [r7, #19]
            break;
 8002fcc:	e006      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fce:	4b0d      	ldr	r3, [pc, #52]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ec      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10c      	bne.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fe2:	4b08      	ldr	r3, [pc, #32]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ff2:	4904      	ldr	r1, [pc, #16]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ffa:	e009      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ffc:	7cfb      	ldrb	r3, [r7, #19]
 8002ffe:	74bb      	strb	r3, [r7, #18]
 8003000:	e006      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003002:	bf00      	nop
 8003004:	40021000 	.word	0x40021000
 8003008:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800300c:	7cfb      	ldrb	r3, [r7, #19]
 800300e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003010:	7c7b      	ldrb	r3, [r7, #17]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d105      	bne.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003016:	4b9e      	ldr	r3, [pc, #632]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	4a9d      	ldr	r2, [pc, #628]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800301c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003020:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800302e:	4b98      	ldr	r3, [pc, #608]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003034:	f023 0203 	bic.w	r2, r3, #3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800303c:	4994      	ldr	r1, [pc, #592]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800303e:	4313      	orrs	r3, r2
 8003040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00a      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003050:	4b8f      	ldr	r3, [pc, #572]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f023 020c 	bic.w	r2, r3, #12
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305e:	498c      	ldr	r1, [pc, #560]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0304 	and.w	r3, r3, #4
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00a      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003072:	4b87      	ldr	r3, [pc, #540]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003078:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	4983      	ldr	r1, [pc, #524]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003082:	4313      	orrs	r3, r2
 8003084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00a      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003094:	4b7e      	ldr	r3, [pc, #504]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800309a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a2:	497b      	ldr	r1, [pc, #492]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030b6:	4b76      	ldr	r3, [pc, #472]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030c4:	4972      	ldr	r1, [pc, #456]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0320 	and.w	r3, r3, #32
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00a      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030d8:	4b6d      	ldr	r3, [pc, #436]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e6:	496a      	ldr	r1, [pc, #424]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030fa:	4b65      	ldr	r3, [pc, #404]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80030fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003100:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003108:	4961      	ldr	r1, [pc, #388]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800310a:	4313      	orrs	r3, r2
 800310c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00a      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800311c:	4b5c      	ldr	r3, [pc, #368]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800311e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003122:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800312a:	4959      	ldr	r1, [pc, #356]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800312c:	4313      	orrs	r3, r2
 800312e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00a      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800313e:	4b54      	ldr	r3, [pc, #336]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003144:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800314c:	4950      	ldr	r1, [pc, #320]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800314e:	4313      	orrs	r3, r2
 8003150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00a      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003160:	4b4b      	ldr	r3, [pc, #300]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003166:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316e:	4948      	ldr	r1, [pc, #288]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003170:	4313      	orrs	r3, r2
 8003172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003182:	4b43      	ldr	r3, [pc, #268]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003188:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003190:	493f      	ldr	r1, [pc, #252]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d028      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031a4:	4b3a      	ldr	r3, [pc, #232]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031b2:	4937      	ldr	r1, [pc, #220]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031c2:	d106      	bne.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031c4:	4b32      	ldr	r3, [pc, #200]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	4a31      	ldr	r2, [pc, #196]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80031ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031ce:	60d3      	str	r3, [r2, #12]
 80031d0:	e011      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031da:	d10c      	bne.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3304      	adds	r3, #4
 80031e0:	2101      	movs	r1, #1
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 f8c8 	bl	8003378 <RCCEx_PLLSAI1_Config>
 80031e8:	4603      	mov	r3, r0
 80031ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80031ec:	7cfb      	ldrb	r3, [r7, #19]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80031f2:	7cfb      	ldrb	r3, [r7, #19]
 80031f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d028      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003202:	4b23      	ldr	r3, [pc, #140]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003208:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003210:	491f      	ldr	r1, [pc, #124]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800321c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003220:	d106      	bne.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003222:	4b1b      	ldr	r3, [pc, #108]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	4a1a      	ldr	r2, [pc, #104]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800322c:	60d3      	str	r3, [r2, #12]
 800322e:	e011      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003234:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003238:	d10c      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3304      	adds	r3, #4
 800323e:	2101      	movs	r1, #1
 8003240:	4618      	mov	r0, r3
 8003242:	f000 f899 	bl	8003378 <RCCEx_PLLSAI1_Config>
 8003246:	4603      	mov	r3, r0
 8003248:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800324a:	7cfb      	ldrb	r3, [r7, #19]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003250:	7cfb      	ldrb	r3, [r7, #19]
 8003252:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d02b      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003260:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003266:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800326e:	4908      	ldr	r1, [pc, #32]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800327e:	d109      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003280:	4b03      	ldr	r3, [pc, #12]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	4a02      	ldr	r2, [pc, #8]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003286:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800328a:	60d3      	str	r3, [r2, #12]
 800328c:	e014      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800328e:	bf00      	nop
 8003290:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003298:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800329c:	d10c      	bne.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2101      	movs	r1, #1
 80032a4:	4618      	mov	r0, r3
 80032a6:	f000 f867 	bl	8003378 <RCCEx_PLLSAI1_Config>
 80032aa:	4603      	mov	r3, r0
 80032ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032ae:	7cfb      	ldrb	r3, [r7, #19]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80032b4:	7cfb      	ldrb	r3, [r7, #19]
 80032b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d02f      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032c4:	4b2b      	ldr	r3, [pc, #172]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032d2:	4928      	ldr	r1, [pc, #160]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032e2:	d10d      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	3304      	adds	r3, #4
 80032e8:	2102      	movs	r1, #2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 f844 	bl	8003378 <RCCEx_PLLSAI1_Config>
 80032f0:	4603      	mov	r3, r0
 80032f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032f4:	7cfb      	ldrb	r3, [r7, #19]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d014      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80032fa:	7cfb      	ldrb	r3, [r7, #19]
 80032fc:	74bb      	strb	r3, [r7, #18]
 80032fe:	e011      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003304:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003308:	d10c      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3320      	adds	r3, #32
 800330e:	2102      	movs	r1, #2
 8003310:	4618      	mov	r0, r3
 8003312:	f000 f921 	bl	8003558 <RCCEx_PLLSAI2_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800331a:	7cfb      	ldrb	r3, [r7, #19]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003330:	4b10      	ldr	r3, [pc, #64]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003336:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800333e:	490d      	ldr	r1, [pc, #52]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00b      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003352:	4b08      	ldr	r3, [pc, #32]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003358:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003362:	4904      	ldr	r1, [pc, #16]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800336a:	7cbb      	ldrb	r3, [r7, #18]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40021000 	.word	0x40021000

08003378 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003386:	4b73      	ldr	r3, [pc, #460]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d018      	beq.n	80033c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003392:	4b70      	ldr	r3, [pc, #448]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f003 0203 	and.w	r2, r3, #3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d10d      	bne.n	80033be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
       ||
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d009      	beq.n	80033be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033aa:	4b6a      	ldr	r3, [pc, #424]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	091b      	lsrs	r3, r3, #4
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
       ||
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d044      	beq.n	8003448 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	73fb      	strb	r3, [r7, #15]
 80033c2:	e041      	b.n	8003448 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d00c      	beq.n	80033e6 <RCCEx_PLLSAI1_Config+0x6e>
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d013      	beq.n	80033f8 <RCCEx_PLLSAI1_Config+0x80>
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d120      	bne.n	8003416 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033d4:	4b5f      	ldr	r3, [pc, #380]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d11d      	bne.n	800341c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e4:	e01a      	b.n	800341c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033e6:	4b5b      	ldr	r3, [pc, #364]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d116      	bne.n	8003420 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033f6:	e013      	b.n	8003420 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033f8:	4b56      	ldr	r3, [pc, #344]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10f      	bne.n	8003424 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003404:	4b53      	ldr	r3, [pc, #332]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d109      	bne.n	8003424 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003414:	e006      	b.n	8003424 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	73fb      	strb	r3, [r7, #15]
      break;
 800341a:	e004      	b.n	8003426 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800341c:	bf00      	nop
 800341e:	e002      	b.n	8003426 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003420:	bf00      	nop
 8003422:	e000      	b.n	8003426 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003424:	bf00      	nop
    }

    if(status == HAL_OK)
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d10d      	bne.n	8003448 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800342c:	4b49      	ldr	r3, [pc, #292]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6819      	ldr	r1, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	3b01      	subs	r3, #1
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	430b      	orrs	r3, r1
 8003442:	4944      	ldr	r1, [pc, #272]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003444:	4313      	orrs	r3, r2
 8003446:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003448:	7bfb      	ldrb	r3, [r7, #15]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d17d      	bne.n	800354a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800344e:	4b41      	ldr	r3, [pc, #260]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a40      	ldr	r2, [pc, #256]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003454:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003458:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800345a:	f7fe fb6d 	bl	8001b38 <HAL_GetTick>
 800345e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003460:	e009      	b.n	8003476 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003462:	f7fe fb69 	bl	8001b38 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d902      	bls.n	8003476 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	73fb      	strb	r3, [r7, #15]
        break;
 8003474:	e005      	b.n	8003482 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003476:	4b37      	ldr	r3, [pc, #220]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1ef      	bne.n	8003462 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003482:	7bfb      	ldrb	r3, [r7, #15]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d160      	bne.n	800354a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d111      	bne.n	80034b2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800348e:	4b31      	ldr	r3, [pc, #196]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6892      	ldr	r2, [r2, #8]
 800349e:	0211      	lsls	r1, r2, #8
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	68d2      	ldr	r2, [r2, #12]
 80034a4:	0912      	lsrs	r2, r2, #4
 80034a6:	0452      	lsls	r2, r2, #17
 80034a8:	430a      	orrs	r2, r1
 80034aa:	492a      	ldr	r1, [pc, #168]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	610b      	str	r3, [r1, #16]
 80034b0:	e027      	b.n	8003502 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d112      	bne.n	80034de <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034b8:	4b26      	ldr	r3, [pc, #152]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80034c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6892      	ldr	r2, [r2, #8]
 80034c8:	0211      	lsls	r1, r2, #8
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6912      	ldr	r2, [r2, #16]
 80034ce:	0852      	lsrs	r2, r2, #1
 80034d0:	3a01      	subs	r2, #1
 80034d2:	0552      	lsls	r2, r2, #21
 80034d4:	430a      	orrs	r2, r1
 80034d6:	491f      	ldr	r1, [pc, #124]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	610b      	str	r3, [r1, #16]
 80034dc:	e011      	b.n	8003502 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034de:	4b1d      	ldr	r3, [pc, #116]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80034e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6892      	ldr	r2, [r2, #8]
 80034ee:	0211      	lsls	r1, r2, #8
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6952      	ldr	r2, [r2, #20]
 80034f4:	0852      	lsrs	r2, r2, #1
 80034f6:	3a01      	subs	r2, #1
 80034f8:	0652      	lsls	r2, r2, #25
 80034fa:	430a      	orrs	r2, r1
 80034fc:	4915      	ldr	r1, [pc, #84]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003502:	4b14      	ldr	r3, [pc, #80]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a13      	ldr	r2, [pc, #76]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003508:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800350c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800350e:	f7fe fb13 	bl	8001b38 <HAL_GetTick>
 8003512:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003514:	e009      	b.n	800352a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003516:	f7fe fb0f 	bl	8001b38 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d902      	bls.n	800352a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	73fb      	strb	r3, [r7, #15]
          break;
 8003528:	e005      	b.n	8003536 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800352a:	4b0a      	ldr	r3, [pc, #40]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d0ef      	beq.n	8003516 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003536:	7bfb      	ldrb	r3, [r7, #15]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d106      	bne.n	800354a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800353c:	4b05      	ldr	r3, [pc, #20]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	4903      	ldr	r1, [pc, #12]	; (8003554 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003546:	4313      	orrs	r3, r2
 8003548:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800354a:	7bfb      	ldrb	r3, [r7, #15]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40021000 	.word	0x40021000

08003558 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003566:	4b68      	ldr	r3, [pc, #416]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d018      	beq.n	80035a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003572:	4b65      	ldr	r3, [pc, #404]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	f003 0203 	and.w	r2, r3, #3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d10d      	bne.n	800359e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
       ||
 8003586:	2b00      	cmp	r3, #0
 8003588:	d009      	beq.n	800359e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800358a:	4b5f      	ldr	r3, [pc, #380]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	091b      	lsrs	r3, r3, #4
 8003590:	f003 0307 	and.w	r3, r3, #7
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
       ||
 800359a:	429a      	cmp	r2, r3
 800359c:	d044      	beq.n	8003628 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	73fb      	strb	r3, [r7, #15]
 80035a2:	e041      	b.n	8003628 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d00c      	beq.n	80035c6 <RCCEx_PLLSAI2_Config+0x6e>
 80035ac:	2b03      	cmp	r3, #3
 80035ae:	d013      	beq.n	80035d8 <RCCEx_PLLSAI2_Config+0x80>
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d120      	bne.n	80035f6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035b4:	4b54      	ldr	r3, [pc, #336]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d11d      	bne.n	80035fc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035c4:	e01a      	b.n	80035fc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035c6:	4b50      	ldr	r3, [pc, #320]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d116      	bne.n	8003600 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d6:	e013      	b.n	8003600 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035d8:	4b4b      	ldr	r3, [pc, #300]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10f      	bne.n	8003604 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80035e4:	4b48      	ldr	r3, [pc, #288]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d109      	bne.n	8003604 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80035f4:	e006      	b.n	8003604 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	73fb      	strb	r3, [r7, #15]
      break;
 80035fa:	e004      	b.n	8003606 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80035fc:	bf00      	nop
 80035fe:	e002      	b.n	8003606 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003600:	bf00      	nop
 8003602:	e000      	b.n	8003606 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003604:	bf00      	nop
    }

    if(status == HAL_OK)
 8003606:	7bfb      	ldrb	r3, [r7, #15]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10d      	bne.n	8003628 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800360c:	4b3e      	ldr	r3, [pc, #248]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6819      	ldr	r1, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	3b01      	subs	r3, #1
 800361e:	011b      	lsls	r3, r3, #4
 8003620:	430b      	orrs	r3, r1
 8003622:	4939      	ldr	r1, [pc, #228]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003624:	4313      	orrs	r3, r2
 8003626:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d167      	bne.n	80036fe <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800362e:	4b36      	ldr	r3, [pc, #216]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a35      	ldr	r2, [pc, #212]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003638:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800363a:	f7fe fa7d 	bl	8001b38 <HAL_GetTick>
 800363e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003640:	e009      	b.n	8003656 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003642:	f7fe fa79 	bl	8001b38 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d902      	bls.n	8003656 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	73fb      	strb	r3, [r7, #15]
        break;
 8003654:	e005      	b.n	8003662 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003656:	4b2c      	ldr	r3, [pc, #176]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1ef      	bne.n	8003642 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d14a      	bne.n	80036fe <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d111      	bne.n	8003692 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800366e:	4b26      	ldr	r3, [pc, #152]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003676:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6892      	ldr	r2, [r2, #8]
 800367e:	0211      	lsls	r1, r2, #8
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	68d2      	ldr	r2, [r2, #12]
 8003684:	0912      	lsrs	r2, r2, #4
 8003686:	0452      	lsls	r2, r2, #17
 8003688:	430a      	orrs	r2, r1
 800368a:	491f      	ldr	r1, [pc, #124]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 800368c:	4313      	orrs	r3, r2
 800368e:	614b      	str	r3, [r1, #20]
 8003690:	e011      	b.n	80036b6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003692:	4b1d      	ldr	r3, [pc, #116]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800369a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6892      	ldr	r2, [r2, #8]
 80036a2:	0211      	lsls	r1, r2, #8
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	6912      	ldr	r2, [r2, #16]
 80036a8:	0852      	lsrs	r2, r2, #1
 80036aa:	3a01      	subs	r2, #1
 80036ac:	0652      	lsls	r2, r2, #25
 80036ae:	430a      	orrs	r2, r1
 80036b0:	4915      	ldr	r1, [pc, #84]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80036b6:	4b14      	ldr	r3, [pc, #80]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a13      	ldr	r2, [pc, #76]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c2:	f7fe fa39 	bl	8001b38 <HAL_GetTick>
 80036c6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036c8:	e009      	b.n	80036de <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036ca:	f7fe fa35 	bl	8001b38 <HAL_GetTick>
 80036ce:	4602      	mov	r2, r0
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d902      	bls.n	80036de <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	73fb      	strb	r3, [r7, #15]
          break;
 80036dc:	e005      	b.n	80036ea <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80036de:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0ef      	beq.n	80036ca <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80036ea:	7bfb      	ldrb	r3, [r7, #15]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80036f0:	4b05      	ldr	r3, [pc, #20]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036f2:	695a      	ldr	r2, [r3, #20]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	4903      	ldr	r1, [pc, #12]	; (8003708 <RCCEx_PLLSAI2_Config+0x1b0>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80036fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40021000 	.word	0x40021000

0800370c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e040      	b.n	80037a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003722:	2b00      	cmp	r3, #0
 8003724:	d106      	bne.n	8003734 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fe f8c8 	bl	80018c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2224      	movs	r2, #36	; 0x24
 8003738:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0201 	bic.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f82c 	bl	80037a8 <UART_SetConfig>
 8003750:	4603      	mov	r3, r0
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e022      	b.n	80037a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	2b00      	cmp	r3, #0
 8003760:	d002      	beq.n	8003768 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 faaa 	bl	8003cbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003776:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003786:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fb31 	bl	8003e00 <UART_CheckIdleState>
 800379e:	4603      	mov	r3, r0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037a8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80037ac:	b088      	sub	sp, #32
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	689a      	ldr	r2, [r3, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	431a      	orrs	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	4bac      	ldr	r3, [pc, #688]	; (8003a88 <UART_SetConfig+0x2e0>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	69f9      	ldr	r1, [r7, #28]
 80037de:	430b      	orrs	r3, r1
 80037e0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4aa2      	ldr	r2, [pc, #648]	; (8003a8c <UART_SetConfig+0x2e4>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d004      	beq.n	8003812 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	69fa      	ldr	r2, [r7, #28]
 800380e:	4313      	orrs	r3, r2
 8003810:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	69fa      	ldr	r2, [r7, #28]
 8003822:	430a      	orrs	r2, r1
 8003824:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a99      	ldr	r2, [pc, #612]	; (8003a90 <UART_SetConfig+0x2e8>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d121      	bne.n	8003874 <UART_SetConfig+0xcc>
 8003830:	4b98      	ldr	r3, [pc, #608]	; (8003a94 <UART_SetConfig+0x2ec>)
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	2b03      	cmp	r3, #3
 800383c:	d816      	bhi.n	800386c <UART_SetConfig+0xc4>
 800383e:	a201      	add	r2, pc, #4	; (adr r2, 8003844 <UART_SetConfig+0x9c>)
 8003840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003844:	08003855 	.word	0x08003855
 8003848:	08003861 	.word	0x08003861
 800384c:	0800385b 	.word	0x0800385b
 8003850:	08003867 	.word	0x08003867
 8003854:	2301      	movs	r3, #1
 8003856:	76fb      	strb	r3, [r7, #27]
 8003858:	e0e8      	b.n	8003a2c <UART_SetConfig+0x284>
 800385a:	2302      	movs	r3, #2
 800385c:	76fb      	strb	r3, [r7, #27]
 800385e:	e0e5      	b.n	8003a2c <UART_SetConfig+0x284>
 8003860:	2304      	movs	r3, #4
 8003862:	76fb      	strb	r3, [r7, #27]
 8003864:	e0e2      	b.n	8003a2c <UART_SetConfig+0x284>
 8003866:	2308      	movs	r3, #8
 8003868:	76fb      	strb	r3, [r7, #27]
 800386a:	e0df      	b.n	8003a2c <UART_SetConfig+0x284>
 800386c:	2310      	movs	r3, #16
 800386e:	76fb      	strb	r3, [r7, #27]
 8003870:	bf00      	nop
 8003872:	e0db      	b.n	8003a2c <UART_SetConfig+0x284>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a87      	ldr	r2, [pc, #540]	; (8003a98 <UART_SetConfig+0x2f0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d134      	bne.n	80038e8 <UART_SetConfig+0x140>
 800387e:	4b85      	ldr	r3, [pc, #532]	; (8003a94 <UART_SetConfig+0x2ec>)
 8003880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003884:	f003 030c 	and.w	r3, r3, #12
 8003888:	2b0c      	cmp	r3, #12
 800388a:	d829      	bhi.n	80038e0 <UART_SetConfig+0x138>
 800388c:	a201      	add	r2, pc, #4	; (adr r2, 8003894 <UART_SetConfig+0xec>)
 800388e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003892:	bf00      	nop
 8003894:	080038c9 	.word	0x080038c9
 8003898:	080038e1 	.word	0x080038e1
 800389c:	080038e1 	.word	0x080038e1
 80038a0:	080038e1 	.word	0x080038e1
 80038a4:	080038d5 	.word	0x080038d5
 80038a8:	080038e1 	.word	0x080038e1
 80038ac:	080038e1 	.word	0x080038e1
 80038b0:	080038e1 	.word	0x080038e1
 80038b4:	080038cf 	.word	0x080038cf
 80038b8:	080038e1 	.word	0x080038e1
 80038bc:	080038e1 	.word	0x080038e1
 80038c0:	080038e1 	.word	0x080038e1
 80038c4:	080038db 	.word	0x080038db
 80038c8:	2300      	movs	r3, #0
 80038ca:	76fb      	strb	r3, [r7, #27]
 80038cc:	e0ae      	b.n	8003a2c <UART_SetConfig+0x284>
 80038ce:	2302      	movs	r3, #2
 80038d0:	76fb      	strb	r3, [r7, #27]
 80038d2:	e0ab      	b.n	8003a2c <UART_SetConfig+0x284>
 80038d4:	2304      	movs	r3, #4
 80038d6:	76fb      	strb	r3, [r7, #27]
 80038d8:	e0a8      	b.n	8003a2c <UART_SetConfig+0x284>
 80038da:	2308      	movs	r3, #8
 80038dc:	76fb      	strb	r3, [r7, #27]
 80038de:	e0a5      	b.n	8003a2c <UART_SetConfig+0x284>
 80038e0:	2310      	movs	r3, #16
 80038e2:	76fb      	strb	r3, [r7, #27]
 80038e4:	bf00      	nop
 80038e6:	e0a1      	b.n	8003a2c <UART_SetConfig+0x284>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a6b      	ldr	r2, [pc, #428]	; (8003a9c <UART_SetConfig+0x2f4>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d120      	bne.n	8003934 <UART_SetConfig+0x18c>
 80038f2:	4b68      	ldr	r3, [pc, #416]	; (8003a94 <UART_SetConfig+0x2ec>)
 80038f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038fc:	2b10      	cmp	r3, #16
 80038fe:	d00f      	beq.n	8003920 <UART_SetConfig+0x178>
 8003900:	2b10      	cmp	r3, #16
 8003902:	d802      	bhi.n	800390a <UART_SetConfig+0x162>
 8003904:	2b00      	cmp	r3, #0
 8003906:	d005      	beq.n	8003914 <UART_SetConfig+0x16c>
 8003908:	e010      	b.n	800392c <UART_SetConfig+0x184>
 800390a:	2b20      	cmp	r3, #32
 800390c:	d005      	beq.n	800391a <UART_SetConfig+0x172>
 800390e:	2b30      	cmp	r3, #48	; 0x30
 8003910:	d009      	beq.n	8003926 <UART_SetConfig+0x17e>
 8003912:	e00b      	b.n	800392c <UART_SetConfig+0x184>
 8003914:	2300      	movs	r3, #0
 8003916:	76fb      	strb	r3, [r7, #27]
 8003918:	e088      	b.n	8003a2c <UART_SetConfig+0x284>
 800391a:	2302      	movs	r3, #2
 800391c:	76fb      	strb	r3, [r7, #27]
 800391e:	e085      	b.n	8003a2c <UART_SetConfig+0x284>
 8003920:	2304      	movs	r3, #4
 8003922:	76fb      	strb	r3, [r7, #27]
 8003924:	e082      	b.n	8003a2c <UART_SetConfig+0x284>
 8003926:	2308      	movs	r3, #8
 8003928:	76fb      	strb	r3, [r7, #27]
 800392a:	e07f      	b.n	8003a2c <UART_SetConfig+0x284>
 800392c:	2310      	movs	r3, #16
 800392e:	76fb      	strb	r3, [r7, #27]
 8003930:	bf00      	nop
 8003932:	e07b      	b.n	8003a2c <UART_SetConfig+0x284>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a59      	ldr	r2, [pc, #356]	; (8003aa0 <UART_SetConfig+0x2f8>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d120      	bne.n	8003980 <UART_SetConfig+0x1d8>
 800393e:	4b55      	ldr	r3, [pc, #340]	; (8003a94 <UART_SetConfig+0x2ec>)
 8003940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003944:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003948:	2b40      	cmp	r3, #64	; 0x40
 800394a:	d00f      	beq.n	800396c <UART_SetConfig+0x1c4>
 800394c:	2b40      	cmp	r3, #64	; 0x40
 800394e:	d802      	bhi.n	8003956 <UART_SetConfig+0x1ae>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d005      	beq.n	8003960 <UART_SetConfig+0x1b8>
 8003954:	e010      	b.n	8003978 <UART_SetConfig+0x1d0>
 8003956:	2b80      	cmp	r3, #128	; 0x80
 8003958:	d005      	beq.n	8003966 <UART_SetConfig+0x1be>
 800395a:	2bc0      	cmp	r3, #192	; 0xc0
 800395c:	d009      	beq.n	8003972 <UART_SetConfig+0x1ca>
 800395e:	e00b      	b.n	8003978 <UART_SetConfig+0x1d0>
 8003960:	2300      	movs	r3, #0
 8003962:	76fb      	strb	r3, [r7, #27]
 8003964:	e062      	b.n	8003a2c <UART_SetConfig+0x284>
 8003966:	2302      	movs	r3, #2
 8003968:	76fb      	strb	r3, [r7, #27]
 800396a:	e05f      	b.n	8003a2c <UART_SetConfig+0x284>
 800396c:	2304      	movs	r3, #4
 800396e:	76fb      	strb	r3, [r7, #27]
 8003970:	e05c      	b.n	8003a2c <UART_SetConfig+0x284>
 8003972:	2308      	movs	r3, #8
 8003974:	76fb      	strb	r3, [r7, #27]
 8003976:	e059      	b.n	8003a2c <UART_SetConfig+0x284>
 8003978:	2310      	movs	r3, #16
 800397a:	76fb      	strb	r3, [r7, #27]
 800397c:	bf00      	nop
 800397e:	e055      	b.n	8003a2c <UART_SetConfig+0x284>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a47      	ldr	r2, [pc, #284]	; (8003aa4 <UART_SetConfig+0x2fc>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d124      	bne.n	80039d4 <UART_SetConfig+0x22c>
 800398a:	4b42      	ldr	r3, [pc, #264]	; (8003a94 <UART_SetConfig+0x2ec>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003990:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003998:	d012      	beq.n	80039c0 <UART_SetConfig+0x218>
 800399a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800399e:	d802      	bhi.n	80039a6 <UART_SetConfig+0x1fe>
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d007      	beq.n	80039b4 <UART_SetConfig+0x20c>
 80039a4:	e012      	b.n	80039cc <UART_SetConfig+0x224>
 80039a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039aa:	d006      	beq.n	80039ba <UART_SetConfig+0x212>
 80039ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039b0:	d009      	beq.n	80039c6 <UART_SetConfig+0x21e>
 80039b2:	e00b      	b.n	80039cc <UART_SetConfig+0x224>
 80039b4:	2300      	movs	r3, #0
 80039b6:	76fb      	strb	r3, [r7, #27]
 80039b8:	e038      	b.n	8003a2c <UART_SetConfig+0x284>
 80039ba:	2302      	movs	r3, #2
 80039bc:	76fb      	strb	r3, [r7, #27]
 80039be:	e035      	b.n	8003a2c <UART_SetConfig+0x284>
 80039c0:	2304      	movs	r3, #4
 80039c2:	76fb      	strb	r3, [r7, #27]
 80039c4:	e032      	b.n	8003a2c <UART_SetConfig+0x284>
 80039c6:	2308      	movs	r3, #8
 80039c8:	76fb      	strb	r3, [r7, #27]
 80039ca:	e02f      	b.n	8003a2c <UART_SetConfig+0x284>
 80039cc:	2310      	movs	r3, #16
 80039ce:	76fb      	strb	r3, [r7, #27]
 80039d0:	bf00      	nop
 80039d2:	e02b      	b.n	8003a2c <UART_SetConfig+0x284>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a2c      	ldr	r2, [pc, #176]	; (8003a8c <UART_SetConfig+0x2e4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d124      	bne.n	8003a28 <UART_SetConfig+0x280>
 80039de:	4b2d      	ldr	r3, [pc, #180]	; (8003a94 <UART_SetConfig+0x2ec>)
 80039e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ec:	d012      	beq.n	8003a14 <UART_SetConfig+0x26c>
 80039ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f2:	d802      	bhi.n	80039fa <UART_SetConfig+0x252>
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d007      	beq.n	8003a08 <UART_SetConfig+0x260>
 80039f8:	e012      	b.n	8003a20 <UART_SetConfig+0x278>
 80039fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039fe:	d006      	beq.n	8003a0e <UART_SetConfig+0x266>
 8003a00:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a04:	d009      	beq.n	8003a1a <UART_SetConfig+0x272>
 8003a06:	e00b      	b.n	8003a20 <UART_SetConfig+0x278>
 8003a08:	2300      	movs	r3, #0
 8003a0a:	76fb      	strb	r3, [r7, #27]
 8003a0c:	e00e      	b.n	8003a2c <UART_SetConfig+0x284>
 8003a0e:	2302      	movs	r3, #2
 8003a10:	76fb      	strb	r3, [r7, #27]
 8003a12:	e00b      	b.n	8003a2c <UART_SetConfig+0x284>
 8003a14:	2304      	movs	r3, #4
 8003a16:	76fb      	strb	r3, [r7, #27]
 8003a18:	e008      	b.n	8003a2c <UART_SetConfig+0x284>
 8003a1a:	2308      	movs	r3, #8
 8003a1c:	76fb      	strb	r3, [r7, #27]
 8003a1e:	e005      	b.n	8003a2c <UART_SetConfig+0x284>
 8003a20:	2310      	movs	r3, #16
 8003a22:	76fb      	strb	r3, [r7, #27]
 8003a24:	bf00      	nop
 8003a26:	e001      	b.n	8003a2c <UART_SetConfig+0x284>
 8003a28:	2310      	movs	r3, #16
 8003a2a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a16      	ldr	r2, [pc, #88]	; (8003a8c <UART_SetConfig+0x2e4>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	f040 8087 	bne.w	8003b46 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003a38:	7efb      	ldrb	r3, [r7, #27]
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d836      	bhi.n	8003aac <UART_SetConfig+0x304>
 8003a3e:	a201      	add	r2, pc, #4	; (adr r2, 8003a44 <UART_SetConfig+0x29c>)
 8003a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a44:	08003a69 	.word	0x08003a69
 8003a48:	08003aad 	.word	0x08003aad
 8003a4c:	08003a71 	.word	0x08003a71
 8003a50:	08003aad 	.word	0x08003aad
 8003a54:	08003a77 	.word	0x08003a77
 8003a58:	08003aad 	.word	0x08003aad
 8003a5c:	08003aad 	.word	0x08003aad
 8003a60:	08003aad 	.word	0x08003aad
 8003a64:	08003a7f 	.word	0x08003a7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a68:	f7ff f914 	bl	8002c94 <HAL_RCC_GetPCLK1Freq>
 8003a6c:	6178      	str	r0, [r7, #20]
        break;
 8003a6e:	e022      	b.n	8003ab6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a70:	4b0d      	ldr	r3, [pc, #52]	; (8003aa8 <UART_SetConfig+0x300>)
 8003a72:	617b      	str	r3, [r7, #20]
        break;
 8003a74:	e01f      	b.n	8003ab6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a76:	f7ff f877 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8003a7a:	6178      	str	r0, [r7, #20]
        break;
 8003a7c:	e01b      	b.n	8003ab6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a82:	617b      	str	r3, [r7, #20]
        break;
 8003a84:	e017      	b.n	8003ab6 <UART_SetConfig+0x30e>
 8003a86:	bf00      	nop
 8003a88:	efff69f3 	.word	0xefff69f3
 8003a8c:	40008000 	.word	0x40008000
 8003a90:	40013800 	.word	0x40013800
 8003a94:	40021000 	.word	0x40021000
 8003a98:	40004400 	.word	0x40004400
 8003a9c:	40004800 	.word	0x40004800
 8003aa0:	40004c00 	.word	0x40004c00
 8003aa4:	40005000 	.word	0x40005000
 8003aa8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	76bb      	strb	r3, [r7, #26]
        break;
 8003ab4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80f1 	beq.w	8003ca0 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	005b      	lsls	r3, r3, #1
 8003ac6:	4413      	add	r3, r2
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d305      	bcc.n	8003ada <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d902      	bls.n	8003ae0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	76bb      	strb	r3, [r7, #26]
 8003ade:	e0df      	b.n	8003ca0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	f04f 0400 	mov.w	r4, #0
 8003af0:	0214      	lsls	r4, r2, #8
 8003af2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003af6:	020b      	lsls	r3, r1, #8
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6852      	ldr	r2, [r2, #4]
 8003afc:	0852      	lsrs	r2, r2, #1
 8003afe:	4611      	mov	r1, r2
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	eb13 0b01 	adds.w	fp, r3, r1
 8003b08:	eb44 0c02 	adc.w	ip, r4, r2
 8003b0c:	4658      	mov	r0, fp
 8003b0e:	4661      	mov	r1, ip
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f04f 0400 	mov.w	r4, #0
 8003b18:	461a      	mov	r2, r3
 8003b1a:	4623      	mov	r3, r4
 8003b1c:	f7fc fb60 	bl	80001e0 <__aeabi_uldivmod>
 8003b20:	4603      	mov	r3, r0
 8003b22:	460c      	mov	r4, r1
 8003b24:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b2c:	d308      	bcc.n	8003b40 <UART_SetConfig+0x398>
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b34:	d204      	bcs.n	8003b40 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	60da      	str	r2, [r3, #12]
 8003b3e:	e0af      	b.n	8003ca0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	76bb      	strb	r3, [r7, #26]
 8003b44:	e0ac      	b.n	8003ca0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b4e:	d15b      	bne.n	8003c08 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003b50:	7efb      	ldrb	r3, [r7, #27]
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d827      	bhi.n	8003ba6 <UART_SetConfig+0x3fe>
 8003b56:	a201      	add	r2, pc, #4	; (adr r2, 8003b5c <UART_SetConfig+0x3b4>)
 8003b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5c:	08003b81 	.word	0x08003b81
 8003b60:	08003b89 	.word	0x08003b89
 8003b64:	08003b91 	.word	0x08003b91
 8003b68:	08003ba7 	.word	0x08003ba7
 8003b6c:	08003b97 	.word	0x08003b97
 8003b70:	08003ba7 	.word	0x08003ba7
 8003b74:	08003ba7 	.word	0x08003ba7
 8003b78:	08003ba7 	.word	0x08003ba7
 8003b7c:	08003b9f 	.word	0x08003b9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b80:	f7ff f888 	bl	8002c94 <HAL_RCC_GetPCLK1Freq>
 8003b84:	6178      	str	r0, [r7, #20]
        break;
 8003b86:	e013      	b.n	8003bb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b88:	f7ff f89a 	bl	8002cc0 <HAL_RCC_GetPCLK2Freq>
 8003b8c:	6178      	str	r0, [r7, #20]
        break;
 8003b8e:	e00f      	b.n	8003bb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b90:	4b49      	ldr	r3, [pc, #292]	; (8003cb8 <UART_SetConfig+0x510>)
 8003b92:	617b      	str	r3, [r7, #20]
        break;
 8003b94:	e00c      	b.n	8003bb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b96:	f7fe ffe7 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8003b9a:	6178      	str	r0, [r7, #20]
        break;
 8003b9c:	e008      	b.n	8003bb0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ba2:	617b      	str	r3, [r7, #20]
        break;
 8003ba4:	e004      	b.n	8003bb0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	76bb      	strb	r3, [r7, #26]
        break;
 8003bae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d074      	beq.n	8003ca0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	005a      	lsls	r2, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	085b      	lsrs	r3, r3, #1
 8003bc0:	441a      	add	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	2b0f      	cmp	r3, #15
 8003bd2:	d916      	bls.n	8003c02 <UART_SetConfig+0x45a>
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bda:	d212      	bcs.n	8003c02 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	f023 030f 	bic.w	r3, r3, #15
 8003be4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	085b      	lsrs	r3, r3, #1
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	89fb      	ldrh	r3, [r7, #14]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	89fa      	ldrh	r2, [r7, #14]
 8003bfe:	60da      	str	r2, [r3, #12]
 8003c00:	e04e      	b.n	8003ca0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	76bb      	strb	r3, [r7, #26]
 8003c06:	e04b      	b.n	8003ca0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c08:	7efb      	ldrb	r3, [r7, #27]
 8003c0a:	2b08      	cmp	r3, #8
 8003c0c:	d827      	bhi.n	8003c5e <UART_SetConfig+0x4b6>
 8003c0e:	a201      	add	r2, pc, #4	; (adr r2, 8003c14 <UART_SetConfig+0x46c>)
 8003c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c14:	08003c39 	.word	0x08003c39
 8003c18:	08003c41 	.word	0x08003c41
 8003c1c:	08003c49 	.word	0x08003c49
 8003c20:	08003c5f 	.word	0x08003c5f
 8003c24:	08003c4f 	.word	0x08003c4f
 8003c28:	08003c5f 	.word	0x08003c5f
 8003c2c:	08003c5f 	.word	0x08003c5f
 8003c30:	08003c5f 	.word	0x08003c5f
 8003c34:	08003c57 	.word	0x08003c57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c38:	f7ff f82c 	bl	8002c94 <HAL_RCC_GetPCLK1Freq>
 8003c3c:	6178      	str	r0, [r7, #20]
        break;
 8003c3e:	e013      	b.n	8003c68 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c40:	f7ff f83e 	bl	8002cc0 <HAL_RCC_GetPCLK2Freq>
 8003c44:	6178      	str	r0, [r7, #20]
        break;
 8003c46:	e00f      	b.n	8003c68 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c48:	4b1b      	ldr	r3, [pc, #108]	; (8003cb8 <UART_SetConfig+0x510>)
 8003c4a:	617b      	str	r3, [r7, #20]
        break;
 8003c4c:	e00c      	b.n	8003c68 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c4e:	f7fe ff8b 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
 8003c52:	6178      	str	r0, [r7, #20]
        break;
 8003c54:	e008      	b.n	8003c68 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c5a:	617b      	str	r3, [r7, #20]
        break;
 8003c5c:	e004      	b.n	8003c68 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	76bb      	strb	r3, [r7, #26]
        break;
 8003c66:	bf00      	nop
    }

    if (pclk != 0U)
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d018      	beq.n	8003ca0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	085a      	lsrs	r2, r3, #1
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	441a      	add	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	2b0f      	cmp	r3, #15
 8003c88:	d908      	bls.n	8003c9c <UART_SetConfig+0x4f4>
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c90:	d204      	bcs.n	8003c9c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	60da      	str	r2, [r3, #12]
 8003c9a:	e001      	b.n	8003ca0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003cac:	7ebb      	ldrb	r3, [r7, #26]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3720      	adds	r7, #32
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003cb8:	00f42400 	.word	0x00f42400

08003cbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00a      	beq.n	8003ce6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00a      	beq.n	8003d08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d00a      	beq.n	8003d2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	f003 0308 	and.w	r3, r3, #8
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d00a      	beq.n	8003d4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00a      	beq.n	8003d6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	f003 0320 	and.w	r3, r3, #32
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d01a      	beq.n	8003dd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dba:	d10a      	bne.n	8003dd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	605a      	str	r2, [r3, #4]
  }
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af02      	add	r7, sp, #8
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e0e:	f7fd fe93 	bl	8001b38 <HAL_GetTick>
 8003e12:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d10e      	bne.n	8003e40 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e22:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f82a 	bl	8003e8a <UART_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e020      	b.n	8003e82 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0304 	and.w	r3, r3, #4
 8003e4a:	2b04      	cmp	r3, #4
 8003e4c:	d10e      	bne.n	8003e6c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e4e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f814 	bl	8003e8a <UART_WaitOnFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e00a      	b.n	8003e82 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2220      	movs	r2, #32
 8003e76:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b084      	sub	sp, #16
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	603b      	str	r3, [r7, #0]
 8003e96:	4613      	mov	r3, r2
 8003e98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e9a:	e05d      	b.n	8003f58 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea2:	d059      	beq.n	8003f58 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea4:	f7fd fe48 	bl	8001b38 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d302      	bcc.n	8003eba <UART_WaitOnFlagUntilTimeout+0x30>
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d11b      	bne.n	8003ef2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ec8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f022 0201 	bic.w	r2, r2, #1
 8003ed8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2220      	movs	r2, #32
 8003ede:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e042      	b.n	8003f78 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d02b      	beq.n	8003f58 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f0e:	d123      	bne.n	8003f58 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f28:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689a      	ldr	r2, [r3, #8]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0201 	bic.w	r2, r2, #1
 8003f38:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2220      	movs	r2, #32
 8003f44:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e00f      	b.n	8003f78 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	69da      	ldr	r2, [r3, #28]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	4013      	ands	r3, r2
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	bf0c      	ite	eq
 8003f68:	2301      	moveq	r3, #1
 8003f6a:	2300      	movne	r3, #0
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	461a      	mov	r2, r3
 8003f70:	79fb      	ldrb	r3, [r7, #7]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d092      	beq.n	8003e9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	4603      	mov	r3, r0
 8003f88:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003f8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f92:	2b84      	cmp	r3, #132	; 0x84
 8003f94:	d005      	beq.n	8003fa2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003f96:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3303      	adds	r3, #3
 8003fa0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3714      	adds	r7, #20
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003fb4:	f000 fada 	bl	800456c <vTaskStartScheduler>
  
  return osOK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003fbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fc0:	b089      	sub	sp, #36	; 0x24
 8003fc2:	af04      	add	r7, sp, #16
 8003fc4:	6078      	str	r0, [r7, #4]
 8003fc6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d020      	beq.n	8004012 <osThreadCreate+0x54>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01c      	beq.n	8004012 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685c      	ldr	r4, [r3, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681d      	ldr	r5, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	691e      	ldr	r6, [r3, #16]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff ffc8 	bl	8003f80 <makeFreeRtosPriority>
 8003ff0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ffa:	9202      	str	r2, [sp, #8]
 8003ffc:	9301      	str	r3, [sp, #4]
 8003ffe:	9100      	str	r1, [sp, #0]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	4632      	mov	r2, r6
 8004004:	4629      	mov	r1, r5
 8004006:	4620      	mov	r0, r4
 8004008:	f000 f8ed 	bl	80041e6 <xTaskCreateStatic>
 800400c:	4603      	mov	r3, r0
 800400e:	60fb      	str	r3, [r7, #12]
 8004010:	e01c      	b.n	800404c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685c      	ldr	r4, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800401e:	b29e      	uxth	r6, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff ffaa 	bl	8003f80 <makeFreeRtosPriority>
 800402c:	4602      	mov	r2, r0
 800402e:	f107 030c 	add.w	r3, r7, #12
 8004032:	9301      	str	r3, [sp, #4]
 8004034:	9200      	str	r2, [sp, #0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	4632      	mov	r2, r6
 800403a:	4629      	mov	r1, r5
 800403c:	4620      	mov	r0, r4
 800403e:	f000 f92c 	bl	800429a <xTaskCreate>
 8004042:	4603      	mov	r3, r0
 8004044:	2b01      	cmp	r3, #1
 8004046:	d001      	beq.n	800404c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800404c:	68fb      	ldr	r3, [r7, #12]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004056 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <osDelay+0x16>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	e000      	b.n	800406e <osDelay+0x18>
 800406c:	2301      	movs	r3, #1
 800406e:	4618      	mov	r0, r3
 8004070:	f000 fa48 	bl	8004504 <vTaskDelay>
  
  return osOK;
 8004074:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f103 0208 	add.w	r2, r3, #8
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f04f 32ff 	mov.w	r2, #4294967295
 8004096:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f103 0208 	add.w	r2, r3, #8
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f103 0208 	add.w	r2, r3, #8
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040b2:	bf00      	nop
 80040b4:	370c      	adds	r7, #12
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr

080040be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	601a      	str	r2, [r3, #0]
}
 8004114:	bf00      	nop
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004136:	d103      	bne.n	8004140 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	e00c      	b.n	800415a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3308      	adds	r3, #8
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	e002      	b.n	800414e <vListInsert+0x2e>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	429a      	cmp	r2, r3
 8004158:	d2f6      	bcs.n	8004148 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	1c5a      	adds	r2, r3, #1
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	601a      	str	r2, [r3, #0]
}
 8004186:	bf00      	nop
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr

08004192 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004192:	b480      	push	{r7}
 8004194:	b085      	sub	sp, #20
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	6892      	ldr	r2, [r2, #8]
 80041a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6852      	ldr	r2, [r2, #4]
 80041b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d103      	bne.n	80041c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	1e5a      	subs	r2, r3, #1
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b08e      	sub	sp, #56	; 0x38
 80041ea:	af04      	add	r7, sp, #16
 80041ec:	60f8      	str	r0, [r7, #12]
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
 80041f2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80041f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d109      	bne.n	800420e <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80041fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fe:	f383 8811 	msr	BASEPRI, r3
 8004202:	f3bf 8f6f 	isb	sy
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	623b      	str	r3, [r7, #32]
 800420c:	e7fe      	b.n	800420c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800420e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004210:	2b00      	cmp	r3, #0
 8004212:	d109      	bne.n	8004228 <xTaskCreateStatic+0x42>
 8004214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004218:	f383 8811 	msr	BASEPRI, r3
 800421c:	f3bf 8f6f 	isb	sy
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	61fb      	str	r3, [r7, #28]
 8004226:	e7fe      	b.n	8004226 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004228:	2354      	movs	r3, #84	; 0x54
 800422a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	2b54      	cmp	r3, #84	; 0x54
 8004230:	d009      	beq.n	8004246 <xTaskCreateStatic+0x60>
 8004232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004236:	f383 8811 	msr	BASEPRI, r3
 800423a:	f3bf 8f6f 	isb	sy
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	61bb      	str	r3, [r7, #24]
 8004244:	e7fe      	b.n	8004244 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004246:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800424a:	2b00      	cmp	r3, #0
 800424c:	d01e      	beq.n	800428c <xTaskCreateStatic+0xa6>
 800424e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004250:	2b00      	cmp	r3, #0
 8004252:	d01b      	beq.n	800428c <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004256:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800425c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	2202      	movs	r2, #2
 8004262:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004266:	2300      	movs	r3, #0
 8004268:	9303      	str	r3, [sp, #12]
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426c:	9302      	str	r3, [sp, #8]
 800426e:	f107 0314 	add.w	r3, r7, #20
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	68b9      	ldr	r1, [r7, #8]
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f850 	bl	8004324 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004284:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004286:	f000 f8d3 	bl	8004430 <prvAddNewTaskToReadyList>
 800428a:	e001      	b.n	8004290 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004290:	697b      	ldr	r3, [r7, #20]
	}
 8004292:	4618      	mov	r0, r3
 8004294:	3728      	adds	r7, #40	; 0x28
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800429a:	b580      	push	{r7, lr}
 800429c:	b08c      	sub	sp, #48	; 0x30
 800429e:	af04      	add	r7, sp, #16
 80042a0:	60f8      	str	r0, [r7, #12]
 80042a2:	60b9      	str	r1, [r7, #8]
 80042a4:	603b      	str	r3, [r7, #0]
 80042a6:	4613      	mov	r3, r2
 80042a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80042aa:	88fb      	ldrh	r3, [r7, #6]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fed0 	bl	8005054 <pvPortMalloc>
 80042b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00e      	beq.n	80042da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80042bc:	2054      	movs	r0, #84	; 0x54
 80042be:	f000 fec9 	bl	8005054 <pvPortMalloc>
 80042c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	631a      	str	r2, [r3, #48]	; 0x30
 80042d0:	e005      	b.n	80042de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80042d2:	6978      	ldr	r0, [r7, #20]
 80042d4:	f000 ff80 	bl	80051d8 <vPortFree>
 80042d8:	e001      	b.n	80042de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80042da:	2300      	movs	r3, #0
 80042dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d017      	beq.n	8004314 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80042ec:	88fa      	ldrh	r2, [r7, #6]
 80042ee:	2300      	movs	r3, #0
 80042f0:	9303      	str	r3, [sp, #12]
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	9302      	str	r3, [sp, #8]
 80042f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f8:	9301      	str	r3, [sp, #4]
 80042fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	68b9      	ldr	r1, [r7, #8]
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f000 f80e 	bl	8004324 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004308:	69f8      	ldr	r0, [r7, #28]
 800430a:	f000 f891 	bl	8004430 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800430e:	2301      	movs	r3, #1
 8004310:	61bb      	str	r3, [r7, #24]
 8004312:	e002      	b.n	800431a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004314:	f04f 33ff 	mov.w	r3, #4294967295
 8004318:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800431a:	69bb      	ldr	r3, [r7, #24]
	}
 800431c:	4618      	mov	r0, r3
 800431e:	3720      	adds	r7, #32
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b088      	sub	sp, #32
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
 8004330:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800433c:	3b01      	subs	r3, #1
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4413      	add	r3, r2
 8004342:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	f023 0307 	bic.w	r3, r3, #7
 800434a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	2b00      	cmp	r3, #0
 8004354:	d009      	beq.n	800436a <prvInitialiseNewTask+0x46>
 8004356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800435a:	f383 8811 	msr	BASEPRI, r3
 800435e:	f3bf 8f6f 	isb	sy
 8004362:	f3bf 8f4f 	dsb	sy
 8004366:	617b      	str	r3, [r7, #20]
 8004368:	e7fe      	b.n	8004368 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d01f      	beq.n	80043b0 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004370:	2300      	movs	r3, #0
 8004372:	61fb      	str	r3, [r7, #28]
 8004374:	e012      	b.n	800439c <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	4413      	add	r3, r2
 800437c:	7819      	ldrb	r1, [r3, #0]
 800437e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	4413      	add	r3, r2
 8004384:	3334      	adds	r3, #52	; 0x34
 8004386:	460a      	mov	r2, r1
 8004388:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	4413      	add	r3, r2
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d006      	beq.n	80043a4 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	3301      	adds	r3, #1
 800439a:	61fb      	str	r3, [r7, #28]
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	2b0f      	cmp	r3, #15
 80043a0:	d9e9      	bls.n	8004376 <prvInitialiseNewTask+0x52>
 80043a2:	e000      	b.n	80043a6 <prvInitialiseNewTask+0x82>
			{
				break;
 80043a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043ae:	e003      	b.n	80043b8 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80043b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80043b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ba:	2b06      	cmp	r3, #6
 80043bc:	d901      	bls.n	80043c2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80043be:	2306      	movs	r3, #6
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043c6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80043c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80043ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d0:	2200      	movs	r2, #0
 80043d2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d6:	3304      	adds	r3, #4
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff fe70 	bl	80040be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e0:	3318      	adds	r3, #24
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff fe6b 	bl	80040be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f0:	f1c3 0207 	rsb	r2, r3, #7
 80043f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043fc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80043fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004400:	2200      	movs	r2, #0
 8004402:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	68f9      	ldr	r1, [r7, #12]
 8004410:	69b8      	ldr	r0, [r7, #24]
 8004412:	f000 fc1b 	bl	8004c4c <pxPortInitialiseStack>
 8004416:	4602      	mov	r2, r0
 8004418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800441a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800441c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d002      	beq.n	8004428 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004426:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004428:	bf00      	nop
 800442a:	3720      	adds	r7, #32
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004438:	f000 fd30 	bl	8004e9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800443c:	4b2a      	ldr	r3, [pc, #168]	; (80044e8 <prvAddNewTaskToReadyList+0xb8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3301      	adds	r3, #1
 8004442:	4a29      	ldr	r2, [pc, #164]	; (80044e8 <prvAddNewTaskToReadyList+0xb8>)
 8004444:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004446:	4b29      	ldr	r3, [pc, #164]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d109      	bne.n	8004462 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800444e:	4a27      	ldr	r2, [pc, #156]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004454:	4b24      	ldr	r3, [pc, #144]	; (80044e8 <prvAddNewTaskToReadyList+0xb8>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d110      	bne.n	800447e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800445c:	f000 fab8 	bl	80049d0 <prvInitialiseTaskLists>
 8004460:	e00d      	b.n	800447e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004462:	4b23      	ldr	r3, [pc, #140]	; (80044f0 <prvAddNewTaskToReadyList+0xc0>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d109      	bne.n	800447e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800446a:	4b20      	ldr	r3, [pc, #128]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004474:	429a      	cmp	r2, r3
 8004476:	d802      	bhi.n	800447e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004478:	4a1c      	ldr	r2, [pc, #112]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800447e:	4b1d      	ldr	r3, [pc, #116]	; (80044f4 <prvAddNewTaskToReadyList+0xc4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3301      	adds	r3, #1
 8004484:	4a1b      	ldr	r2, [pc, #108]	; (80044f4 <prvAddNewTaskToReadyList+0xc4>)
 8004486:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	2201      	movs	r2, #1
 800448e:	409a      	lsls	r2, r3
 8004490:	4b19      	ldr	r3, [pc, #100]	; (80044f8 <prvAddNewTaskToReadyList+0xc8>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4313      	orrs	r3, r2
 8004496:	4a18      	ldr	r2, [pc, #96]	; (80044f8 <prvAddNewTaskToReadyList+0xc8>)
 8004498:	6013      	str	r3, [r2, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800449e:	4613      	mov	r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4413      	add	r3, r2
 80044a4:	009b      	lsls	r3, r3, #2
 80044a6:	4a15      	ldr	r2, [pc, #84]	; (80044fc <prvAddNewTaskToReadyList+0xcc>)
 80044a8:	441a      	add	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3304      	adds	r3, #4
 80044ae:	4619      	mov	r1, r3
 80044b0:	4610      	mov	r0, r2
 80044b2:	f7ff fe11 	bl	80040d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80044b6:	f000 fd1f 	bl	8004ef8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80044ba:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <prvAddNewTaskToReadyList+0xc0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00e      	beq.n	80044e0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80044c2:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <prvAddNewTaskToReadyList+0xbc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d207      	bcs.n	80044e0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <prvAddNewTaskToReadyList+0xd0>)
 80044d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	2000038c 	.word	0x2000038c
 80044ec:	2000028c 	.word	0x2000028c
 80044f0:	20000398 	.word	0x20000398
 80044f4:	200003a8 	.word	0x200003a8
 80044f8:	20000394 	.word	0x20000394
 80044fc:	20000290 	.word	0x20000290
 8004500:	e000ed04 	.word	0xe000ed04

08004504 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d016      	beq.n	8004544 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004516:	4b13      	ldr	r3, [pc, #76]	; (8004564 <vTaskDelay+0x60>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <vTaskDelay+0x2e>
 800451e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004522:	f383 8811 	msr	BASEPRI, r3
 8004526:	f3bf 8f6f 	isb	sy
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	60bb      	str	r3, [r7, #8]
 8004530:	e7fe      	b.n	8004530 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004532:	f000 f879 	bl	8004628 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004536:	2100      	movs	r1, #0
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 fb21 	bl	8004b80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800453e:	f000 f881 	bl	8004644 <xTaskResumeAll>
 8004542:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d107      	bne.n	800455a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800454a:	4b07      	ldr	r3, [pc, #28]	; (8004568 <vTaskDelay+0x64>)
 800454c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004550:	601a      	str	r2, [r3, #0]
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	200003b4 	.word	0x200003b4
 8004568:	e000ed04 	.word	0xe000ed04

0800456c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b08a      	sub	sp, #40	; 0x28
 8004570:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004572:	2300      	movs	r3, #0
 8004574:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004576:	2300      	movs	r3, #0
 8004578:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800457a:	463a      	mov	r2, r7
 800457c:	1d39      	adds	r1, r7, #4
 800457e:	f107 0308 	add.w	r3, r7, #8
 8004582:	4618      	mov	r0, r3
 8004584:	f7fb ffac 	bl	80004e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004588:	6839      	ldr	r1, [r7, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	9202      	str	r2, [sp, #8]
 8004590:	9301      	str	r3, [sp, #4]
 8004592:	2300      	movs	r3, #0
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	2300      	movs	r3, #0
 8004598:	460a      	mov	r2, r1
 800459a:	491d      	ldr	r1, [pc, #116]	; (8004610 <vTaskStartScheduler+0xa4>)
 800459c:	481d      	ldr	r0, [pc, #116]	; (8004614 <vTaskStartScheduler+0xa8>)
 800459e:	f7ff fe22 	bl	80041e6 <xTaskCreateStatic>
 80045a2:	4602      	mov	r2, r0
 80045a4:	4b1c      	ldr	r3, [pc, #112]	; (8004618 <vTaskStartScheduler+0xac>)
 80045a6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80045a8:	4b1b      	ldr	r3, [pc, #108]	; (8004618 <vTaskStartScheduler+0xac>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80045b0:	2301      	movs	r3, #1
 80045b2:	617b      	str	r3, [r7, #20]
 80045b4:	e001      	b.n	80045ba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d115      	bne.n	80045ec <vTaskStartScheduler+0x80>
 80045c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c4:	f383 8811 	msr	BASEPRI, r3
 80045c8:	f3bf 8f6f 	isb	sy
 80045cc:	f3bf 8f4f 	dsb	sy
 80045d0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80045d2:	4b12      	ldr	r3, [pc, #72]	; (800461c <vTaskStartScheduler+0xb0>)
 80045d4:	f04f 32ff 	mov.w	r2, #4294967295
 80045d8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80045da:	4b11      	ldr	r3, [pc, #68]	; (8004620 <vTaskStartScheduler+0xb4>)
 80045dc:	2201      	movs	r2, #1
 80045de:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80045e0:	4b10      	ldr	r3, [pc, #64]	; (8004624 <vTaskStartScheduler+0xb8>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80045e6:	f000 fbbb 	bl	8004d60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80045ea:	e00d      	b.n	8004608 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f2:	d109      	bne.n	8004608 <vTaskStartScheduler+0x9c>
 80045f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	e7fe      	b.n	8004606 <vTaskStartScheduler+0x9a>
}
 8004608:	bf00      	nop
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	08005548 	.word	0x08005548
 8004614:	080049a1 	.word	0x080049a1
 8004618:	200003b0 	.word	0x200003b0
 800461c:	200003ac 	.word	0x200003ac
 8004620:	20000398 	.word	0x20000398
 8004624:	20000390 	.word	0x20000390

08004628 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800462c:	4b04      	ldr	r3, [pc, #16]	; (8004640 <vTaskSuspendAll+0x18>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3301      	adds	r3, #1
 8004632:	4a03      	ldr	r2, [pc, #12]	; (8004640 <vTaskSuspendAll+0x18>)
 8004634:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004636:	bf00      	nop
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	200003b4 	.word	0x200003b4

08004644 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800464a:	2300      	movs	r3, #0
 800464c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800464e:	2300      	movs	r3, #0
 8004650:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004652:	4b41      	ldr	r3, [pc, #260]	; (8004758 <xTaskResumeAll+0x114>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d109      	bne.n	800466e <xTaskResumeAll+0x2a>
 800465a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800465e:	f383 8811 	msr	BASEPRI, r3
 8004662:	f3bf 8f6f 	isb	sy
 8004666:	f3bf 8f4f 	dsb	sy
 800466a:	603b      	str	r3, [r7, #0]
 800466c:	e7fe      	b.n	800466c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800466e:	f000 fc15 	bl	8004e9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004672:	4b39      	ldr	r3, [pc, #228]	; (8004758 <xTaskResumeAll+0x114>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3b01      	subs	r3, #1
 8004678:	4a37      	ldr	r2, [pc, #220]	; (8004758 <xTaskResumeAll+0x114>)
 800467a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800467c:	4b36      	ldr	r3, [pc, #216]	; (8004758 <xTaskResumeAll+0x114>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d161      	bne.n	8004748 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004684:	4b35      	ldr	r3, [pc, #212]	; (800475c <xTaskResumeAll+0x118>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d05d      	beq.n	8004748 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800468c:	e02e      	b.n	80046ec <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800468e:	4b34      	ldr	r3, [pc, #208]	; (8004760 <xTaskResumeAll+0x11c>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	3318      	adds	r3, #24
 800469a:	4618      	mov	r0, r3
 800469c:	f7ff fd79 	bl	8004192 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	3304      	adds	r3, #4
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7ff fd74 	bl	8004192 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ae:	2201      	movs	r2, #1
 80046b0:	409a      	lsls	r2, r3
 80046b2:	4b2c      	ldr	r3, [pc, #176]	; (8004764 <xTaskResumeAll+0x120>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	4a2a      	ldr	r2, [pc, #168]	; (8004764 <xTaskResumeAll+0x120>)
 80046ba:	6013      	str	r3, [r2, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c0:	4613      	mov	r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	4413      	add	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4a27      	ldr	r2, [pc, #156]	; (8004768 <xTaskResumeAll+0x124>)
 80046ca:	441a      	add	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	3304      	adds	r3, #4
 80046d0:	4619      	mov	r1, r3
 80046d2:	4610      	mov	r0, r2
 80046d4:	f7ff fd00 	bl	80040d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046dc:	4b23      	ldr	r3, [pc, #140]	; (800476c <xTaskResumeAll+0x128>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d302      	bcc.n	80046ec <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80046e6:	4b22      	ldr	r3, [pc, #136]	; (8004770 <xTaskResumeAll+0x12c>)
 80046e8:	2201      	movs	r2, #1
 80046ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046ec:	4b1c      	ldr	r3, [pc, #112]	; (8004760 <xTaskResumeAll+0x11c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1cc      	bne.n	800468e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80046fa:	f000 fa03 	bl	8004b04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80046fe:	4b1d      	ldr	r3, [pc, #116]	; (8004774 <xTaskResumeAll+0x130>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d010      	beq.n	800472c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800470a:	f000 f837 	bl	800477c <xTaskIncrementTick>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004714:	4b16      	ldr	r3, [pc, #88]	; (8004770 <xTaskResumeAll+0x12c>)
 8004716:	2201      	movs	r2, #1
 8004718:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3b01      	subs	r3, #1
 800471e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f1      	bne.n	800470a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8004726:	4b13      	ldr	r3, [pc, #76]	; (8004774 <xTaskResumeAll+0x130>)
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800472c:	4b10      	ldr	r3, [pc, #64]	; (8004770 <xTaskResumeAll+0x12c>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d009      	beq.n	8004748 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004734:	2301      	movs	r3, #1
 8004736:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004738:	4b0f      	ldr	r3, [pc, #60]	; (8004778 <xTaskResumeAll+0x134>)
 800473a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004748:	f000 fbd6 	bl	8004ef8 <vPortExitCritical>

	return xAlreadyYielded;
 800474c:	68bb      	ldr	r3, [r7, #8]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	200003b4 	.word	0x200003b4
 800475c:	2000038c 	.word	0x2000038c
 8004760:	2000034c 	.word	0x2000034c
 8004764:	20000394 	.word	0x20000394
 8004768:	20000290 	.word	0x20000290
 800476c:	2000028c 	.word	0x2000028c
 8004770:	200003a0 	.word	0x200003a0
 8004774:	2000039c 	.word	0x2000039c
 8004778:	e000ed04 	.word	0xe000ed04

0800477c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004782:	2300      	movs	r3, #0
 8004784:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004786:	4b4e      	ldr	r3, [pc, #312]	; (80048c0 <xTaskIncrementTick+0x144>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f040 8087 	bne.w	800489e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004790:	4b4c      	ldr	r3, [pc, #304]	; (80048c4 <xTaskIncrementTick+0x148>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3301      	adds	r3, #1
 8004796:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004798:	4a4a      	ldr	r2, [pc, #296]	; (80048c4 <xTaskIncrementTick+0x148>)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d11f      	bne.n	80047e4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80047a4:	4b48      	ldr	r3, [pc, #288]	; (80048c8 <xTaskIncrementTick+0x14c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d009      	beq.n	80047c2 <xTaskIncrementTick+0x46>
 80047ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b2:	f383 8811 	msr	BASEPRI, r3
 80047b6:	f3bf 8f6f 	isb	sy
 80047ba:	f3bf 8f4f 	dsb	sy
 80047be:	603b      	str	r3, [r7, #0]
 80047c0:	e7fe      	b.n	80047c0 <xTaskIncrementTick+0x44>
 80047c2:	4b41      	ldr	r3, [pc, #260]	; (80048c8 <xTaskIncrementTick+0x14c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60fb      	str	r3, [r7, #12]
 80047c8:	4b40      	ldr	r3, [pc, #256]	; (80048cc <xTaskIncrementTick+0x150>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a3e      	ldr	r2, [pc, #248]	; (80048c8 <xTaskIncrementTick+0x14c>)
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	4a3e      	ldr	r2, [pc, #248]	; (80048cc <xTaskIncrementTick+0x150>)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	4b3e      	ldr	r3, [pc, #248]	; (80048d0 <xTaskIncrementTick+0x154>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3301      	adds	r3, #1
 80047dc:	4a3c      	ldr	r2, [pc, #240]	; (80048d0 <xTaskIncrementTick+0x154>)
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	f000 f990 	bl	8004b04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80047e4:	4b3b      	ldr	r3, [pc, #236]	; (80048d4 <xTaskIncrementTick+0x158>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d348      	bcc.n	8004880 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ee:	4b36      	ldr	r3, [pc, #216]	; (80048c8 <xTaskIncrementTick+0x14c>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d104      	bne.n	8004802 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047f8:	4b36      	ldr	r3, [pc, #216]	; (80048d4 <xTaskIncrementTick+0x158>)
 80047fa:	f04f 32ff 	mov.w	r2, #4294967295
 80047fe:	601a      	str	r2, [r3, #0]
					break;
 8004800:	e03e      	b.n	8004880 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004802:	4b31      	ldr	r3, [pc, #196]	; (80048c8 <xTaskIncrementTick+0x14c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	429a      	cmp	r2, r3
 8004818:	d203      	bcs.n	8004822 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800481a:	4a2e      	ldr	r2, [pc, #184]	; (80048d4 <xTaskIncrementTick+0x158>)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004820:	e02e      	b.n	8004880 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	3304      	adds	r3, #4
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff fcb3 	bl	8004192 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	3318      	adds	r3, #24
 8004838:	4618      	mov	r0, r3
 800483a:	f7ff fcaa 	bl	8004192 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004842:	2201      	movs	r2, #1
 8004844:	409a      	lsls	r2, r3
 8004846:	4b24      	ldr	r3, [pc, #144]	; (80048d8 <xTaskIncrementTick+0x15c>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4313      	orrs	r3, r2
 800484c:	4a22      	ldr	r2, [pc, #136]	; (80048d8 <xTaskIncrementTick+0x15c>)
 800484e:	6013      	str	r3, [r2, #0]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004854:	4613      	mov	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4a1f      	ldr	r2, [pc, #124]	; (80048dc <xTaskIncrementTick+0x160>)
 800485e:	441a      	add	r2, r3
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	3304      	adds	r3, #4
 8004864:	4619      	mov	r1, r3
 8004866:	4610      	mov	r0, r2
 8004868:	f7ff fc36 	bl	80040d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004870:	4b1b      	ldr	r3, [pc, #108]	; (80048e0 <xTaskIncrementTick+0x164>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004876:	429a      	cmp	r2, r3
 8004878:	d3b9      	bcc.n	80047ee <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800487a:	2301      	movs	r3, #1
 800487c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800487e:	e7b6      	b.n	80047ee <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004880:	4b17      	ldr	r3, [pc, #92]	; (80048e0 <xTaskIncrementTick+0x164>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004886:	4915      	ldr	r1, [pc, #84]	; (80048dc <xTaskIncrementTick+0x160>)
 8004888:	4613      	mov	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d907      	bls.n	80048a8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8004898:	2301      	movs	r3, #1
 800489a:	617b      	str	r3, [r7, #20]
 800489c:	e004      	b.n	80048a8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800489e:	4b11      	ldr	r3, [pc, #68]	; (80048e4 <xTaskIncrementTick+0x168>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3301      	adds	r3, #1
 80048a4:	4a0f      	ldr	r2, [pc, #60]	; (80048e4 <xTaskIncrementTick+0x168>)
 80048a6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80048a8:	4b0f      	ldr	r3, [pc, #60]	; (80048e8 <xTaskIncrementTick+0x16c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 80048b0:	2301      	movs	r3, #1
 80048b2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80048b4:	697b      	ldr	r3, [r7, #20]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3718      	adds	r7, #24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	200003b4 	.word	0x200003b4
 80048c4:	20000390 	.word	0x20000390
 80048c8:	20000344 	.word	0x20000344
 80048cc:	20000348 	.word	0x20000348
 80048d0:	200003a4 	.word	0x200003a4
 80048d4:	200003ac 	.word	0x200003ac
 80048d8:	20000394 	.word	0x20000394
 80048dc:	20000290 	.word	0x20000290
 80048e0:	2000028c 	.word	0x2000028c
 80048e4:	2000039c 	.word	0x2000039c
 80048e8:	200003a0 	.word	0x200003a0

080048ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80048ec:	b480      	push	{r7}
 80048ee:	b087      	sub	sp, #28
 80048f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80048f2:	4b26      	ldr	r3, [pc, #152]	; (800498c <vTaskSwitchContext+0xa0>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d003      	beq.n	8004902 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80048fa:	4b25      	ldr	r3, [pc, #148]	; (8004990 <vTaskSwitchContext+0xa4>)
 80048fc:	2201      	movs	r2, #1
 80048fe:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004900:	e03e      	b.n	8004980 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8004902:	4b23      	ldr	r3, [pc, #140]	; (8004990 <vTaskSwitchContext+0xa4>)
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004908:	4b22      	ldr	r3, [pc, #136]	; (8004994 <vTaskSwitchContext+0xa8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	fab3 f383 	clz	r3, r3
 8004914:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004916:	7afb      	ldrb	r3, [r7, #11]
 8004918:	f1c3 031f 	rsb	r3, r3, #31
 800491c:	617b      	str	r3, [r7, #20]
 800491e:	491e      	ldr	r1, [pc, #120]	; (8004998 <vTaskSwitchContext+0xac>)
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	4613      	mov	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	4413      	add	r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	440b      	add	r3, r1
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d109      	bne.n	8004946 <vTaskSwitchContext+0x5a>
	__asm volatile
 8004932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	607b      	str	r3, [r7, #4]
 8004944:	e7fe      	b.n	8004944 <vTaskSwitchContext+0x58>
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	4613      	mov	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	4413      	add	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4a11      	ldr	r2, [pc, #68]	; (8004998 <vTaskSwitchContext+0xac>)
 8004952:	4413      	add	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	605a      	str	r2, [r3, #4]
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	3308      	adds	r3, #8
 8004968:	429a      	cmp	r2, r3
 800496a:	d104      	bne.n	8004976 <vTaskSwitchContext+0x8a>
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	605a      	str	r2, [r3, #4]
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	4a07      	ldr	r2, [pc, #28]	; (800499c <vTaskSwitchContext+0xb0>)
 800497e:	6013      	str	r3, [r2, #0]
}
 8004980:	bf00      	nop
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	200003b4 	.word	0x200003b4
 8004990:	200003a0 	.word	0x200003a0
 8004994:	20000394 	.word	0x20000394
 8004998:	20000290 	.word	0x20000290
 800499c:	2000028c 	.word	0x2000028c

080049a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80049a8:	f000 f852 	bl	8004a50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80049ac:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <prvIdleTask+0x28>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d9f9      	bls.n	80049a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <prvIdleTask+0x2c>)
 80049b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049ba:	601a      	str	r2, [r3, #0]
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80049c4:	e7f0      	b.n	80049a8 <prvIdleTask+0x8>
 80049c6:	bf00      	nop
 80049c8:	20000290 	.word	0x20000290
 80049cc:	e000ed04 	.word	0xe000ed04

080049d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80049d6:	2300      	movs	r3, #0
 80049d8:	607b      	str	r3, [r7, #4]
 80049da:	e00c      	b.n	80049f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4a12      	ldr	r2, [pc, #72]	; (8004a30 <prvInitialiseTaskLists+0x60>)
 80049e8:	4413      	add	r3, r2
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7ff fb47 	bl	800407e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	3301      	adds	r3, #1
 80049f4:	607b      	str	r3, [r7, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2b06      	cmp	r3, #6
 80049fa:	d9ef      	bls.n	80049dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80049fc:	480d      	ldr	r0, [pc, #52]	; (8004a34 <prvInitialiseTaskLists+0x64>)
 80049fe:	f7ff fb3e 	bl	800407e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004a02:	480d      	ldr	r0, [pc, #52]	; (8004a38 <prvInitialiseTaskLists+0x68>)
 8004a04:	f7ff fb3b 	bl	800407e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004a08:	480c      	ldr	r0, [pc, #48]	; (8004a3c <prvInitialiseTaskLists+0x6c>)
 8004a0a:	f7ff fb38 	bl	800407e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004a0e:	480c      	ldr	r0, [pc, #48]	; (8004a40 <prvInitialiseTaskLists+0x70>)
 8004a10:	f7ff fb35 	bl	800407e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004a14:	480b      	ldr	r0, [pc, #44]	; (8004a44 <prvInitialiseTaskLists+0x74>)
 8004a16:	f7ff fb32 	bl	800407e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004a1a:	4b0b      	ldr	r3, [pc, #44]	; (8004a48 <prvInitialiseTaskLists+0x78>)
 8004a1c:	4a05      	ldr	r2, [pc, #20]	; (8004a34 <prvInitialiseTaskLists+0x64>)
 8004a1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004a20:	4b0a      	ldr	r3, [pc, #40]	; (8004a4c <prvInitialiseTaskLists+0x7c>)
 8004a22:	4a05      	ldr	r2, [pc, #20]	; (8004a38 <prvInitialiseTaskLists+0x68>)
 8004a24:	601a      	str	r2, [r3, #0]
}
 8004a26:	bf00      	nop
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	20000290 	.word	0x20000290
 8004a34:	2000031c 	.word	0x2000031c
 8004a38:	20000330 	.word	0x20000330
 8004a3c:	2000034c 	.word	0x2000034c
 8004a40:	20000360 	.word	0x20000360
 8004a44:	20000378 	.word	0x20000378
 8004a48:	20000344 	.word	0x20000344
 8004a4c:	20000348 	.word	0x20000348

08004a50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a56:	e019      	b.n	8004a8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004a58:	f000 fa20 	bl	8004e9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a5c:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <prvCheckTasksWaitingTermination+0x4c>)
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3304      	adds	r3, #4
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7ff fb92 	bl	8004192 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004a6e:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <prvCheckTasksWaitingTermination+0x50>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	3b01      	subs	r3, #1
 8004a74:	4a0a      	ldr	r2, [pc, #40]	; (8004aa0 <prvCheckTasksWaitingTermination+0x50>)
 8004a76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004a78:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <prvCheckTasksWaitingTermination+0x54>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <prvCheckTasksWaitingTermination+0x54>)
 8004a80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004a82:	f000 fa39 	bl	8004ef8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f80e 	bl	8004aa8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a8c:	4b05      	ldr	r3, [pc, #20]	; (8004aa4 <prvCheckTasksWaitingTermination+0x54>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1e1      	bne.n	8004a58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004a94:	bf00      	nop
 8004a96:	3708      	adds	r7, #8
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20000360 	.word	0x20000360
 8004aa0:	2000038c 	.word	0x2000038c
 8004aa4:	20000374 	.word	0x20000374

08004aa8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d108      	bne.n	8004acc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 fb8a 	bl	80051d8 <vPortFree>
				vPortFree( pxTCB );
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 fb87 	bl	80051d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004aca:	e017      	b.n	8004afc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d103      	bne.n	8004ade <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fb7e 	bl	80051d8 <vPortFree>
	}
 8004adc:	e00e      	b.n	8004afc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d009      	beq.n	8004afc <prvDeleteTCB+0x54>
 8004ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aec:	f383 8811 	msr	BASEPRI, r3
 8004af0:	f3bf 8f6f 	isb	sy
 8004af4:	f3bf 8f4f 	dsb	sy
 8004af8:	60fb      	str	r3, [r7, #12]
 8004afa:	e7fe      	b.n	8004afa <prvDeleteTCB+0x52>
	}
 8004afc:	bf00      	nop
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b0a:	4b0c      	ldr	r3, [pc, #48]	; (8004b3c <prvResetNextTaskUnblockTime+0x38>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d104      	bne.n	8004b1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004b14:	4b0a      	ldr	r3, [pc, #40]	; (8004b40 <prvResetNextTaskUnblockTime+0x3c>)
 8004b16:	f04f 32ff 	mov.w	r2, #4294967295
 8004b1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004b1c:	e008      	b.n	8004b30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b1e:	4b07      	ldr	r3, [pc, #28]	; (8004b3c <prvResetNextTaskUnblockTime+0x38>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	4a04      	ldr	r2, [pc, #16]	; (8004b40 <prvResetNextTaskUnblockTime+0x3c>)
 8004b2e:	6013      	str	r3, [r2, #0]
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	20000344 	.word	0x20000344
 8004b40:	200003ac 	.word	0x200003ac

08004b44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004b4a:	4b0b      	ldr	r3, [pc, #44]	; (8004b78 <xTaskGetSchedulerState+0x34>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d102      	bne.n	8004b58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004b52:	2301      	movs	r3, #1
 8004b54:	607b      	str	r3, [r7, #4]
 8004b56:	e008      	b.n	8004b6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b58:	4b08      	ldr	r3, [pc, #32]	; (8004b7c <xTaskGetSchedulerState+0x38>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d102      	bne.n	8004b66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004b60:	2302      	movs	r3, #2
 8004b62:	607b      	str	r3, [r7, #4]
 8004b64:	e001      	b.n	8004b6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004b66:	2300      	movs	r3, #0
 8004b68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004b6a:	687b      	ldr	r3, [r7, #4]
	}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr
 8004b78:	20000398 	.word	0x20000398
 8004b7c:	200003b4 	.word	0x200003b4

08004b80 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b8a:	4b29      	ldr	r3, [pc, #164]	; (8004c30 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b90:	4b28      	ldr	r3, [pc, #160]	; (8004c34 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3304      	adds	r3, #4
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7ff fafb 	bl	8004192 <uxListRemove>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10b      	bne.n	8004bba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004ba2:	4b24      	ldr	r3, [pc, #144]	; (8004c34 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba8:	2201      	movs	r2, #1
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	4b21      	ldr	r3, [pc, #132]	; (8004c38 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	4a20      	ldr	r2, [pc, #128]	; (8004c38 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004bb8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc0:	d10a      	bne.n	8004bd8 <prvAddCurrentTaskToDelayedList+0x58>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d007      	beq.n	8004bd8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004bc8:	4b1a      	ldr	r3, [pc, #104]	; (8004c34 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3304      	adds	r3, #4
 8004bce:	4619      	mov	r1, r3
 8004bd0:	481a      	ldr	r0, [pc, #104]	; (8004c3c <prvAddCurrentTaskToDelayedList+0xbc>)
 8004bd2:	f7ff fa81 	bl	80040d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004bd6:	e026      	b.n	8004c26 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4413      	add	r3, r2
 8004bde:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004be0:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d209      	bcs.n	8004c04 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004bf0:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	4b0f      	ldr	r3, [pc, #60]	; (8004c34 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	3304      	adds	r3, #4
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4610      	mov	r0, r2
 8004bfe:	f7ff fa8f 	bl	8004120 <vListInsert>
}
 8004c02:	e010      	b.n	8004c26 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c04:	4b0f      	ldr	r3, [pc, #60]	; (8004c44 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	4b0a      	ldr	r3, [pc, #40]	; (8004c34 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3304      	adds	r3, #4
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4610      	mov	r0, r2
 8004c12:	f7ff fa85 	bl	8004120 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004c16:	4b0c      	ldr	r3, [pc, #48]	; (8004c48 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d202      	bcs.n	8004c26 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004c20:	4a09      	ldr	r2, [pc, #36]	; (8004c48 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	6013      	str	r3, [r2, #0]
}
 8004c26:	bf00      	nop
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	20000390 	.word	0x20000390
 8004c34:	2000028c 	.word	0x2000028c
 8004c38:	20000394 	.word	0x20000394
 8004c3c:	20000378 	.word	0x20000378
 8004c40:	20000348 	.word	0x20000348
 8004c44:	20000344 	.word	0x20000344
 8004c48:	200003ac 	.word	0x200003ac

08004c4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	3b04      	subs	r3, #4
 8004c5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004c64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	3b04      	subs	r3, #4
 8004c6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f023 0201 	bic.w	r2, r3, #1
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	3b04      	subs	r3, #4
 8004c7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c7c:	4a0c      	ldr	r2, [pc, #48]	; (8004cb0 <pxPortInitialiseStack+0x64>)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	3b14      	subs	r3, #20
 8004c86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	3b04      	subs	r3, #4
 8004c92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f06f 0202 	mvn.w	r2, #2
 8004c9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	3b20      	subs	r3, #32
 8004ca0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	08004cb5 	.word	0x08004cb5

08004cb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004cbe:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <prvTaskExitError+0x50>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d009      	beq.n	8004cdc <prvTaskExitError+0x28>
 8004cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ccc:	f383 8811 	msr	BASEPRI, r3
 8004cd0:	f3bf 8f6f 	isb	sy
 8004cd4:	f3bf 8f4f 	dsb	sy
 8004cd8:	60fb      	str	r3, [r7, #12]
 8004cda:	e7fe      	b.n	8004cda <prvTaskExitError+0x26>
 8004cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004cee:	bf00      	nop
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d0fc      	beq.n	8004cf0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004cf6:	bf00      	nop
 8004cf8:	3714      	adds	r7, #20
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	20000014 	.word	0x20000014
	...

08004d10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d10:	4b07      	ldr	r3, [pc, #28]	; (8004d30 <pxCurrentTCBConst2>)
 8004d12:	6819      	ldr	r1, [r3, #0]
 8004d14:	6808      	ldr	r0, [r1, #0]
 8004d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d1a:	f380 8809 	msr	PSP, r0
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f380 8811 	msr	BASEPRI, r0
 8004d2a:	4770      	bx	lr
 8004d2c:	f3af 8000 	nop.w

08004d30 <pxCurrentTCBConst2>:
 8004d30:	2000028c 	.word	0x2000028c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop

08004d38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004d38:	4808      	ldr	r0, [pc, #32]	; (8004d5c <prvPortStartFirstTask+0x24>)
 8004d3a:	6800      	ldr	r0, [r0, #0]
 8004d3c:	6800      	ldr	r0, [r0, #0]
 8004d3e:	f380 8808 	msr	MSP, r0
 8004d42:	f04f 0000 	mov.w	r0, #0
 8004d46:	f380 8814 	msr	CONTROL, r0
 8004d4a:	b662      	cpsie	i
 8004d4c:	b661      	cpsie	f
 8004d4e:	f3bf 8f4f 	dsb	sy
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	df00      	svc	0
 8004d58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004d5a:	bf00      	nop
 8004d5c:	e000ed08 	.word	0xe000ed08

08004d60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004d66:	4b44      	ldr	r3, [pc, #272]	; (8004e78 <xPortStartScheduler+0x118>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a44      	ldr	r2, [pc, #272]	; (8004e7c <xPortStartScheduler+0x11c>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d109      	bne.n	8004d84 <xPortStartScheduler+0x24>
 8004d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d74:	f383 8811 	msr	BASEPRI, r3
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	613b      	str	r3, [r7, #16]
 8004d82:	e7fe      	b.n	8004d82 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004d84:	4b3c      	ldr	r3, [pc, #240]	; (8004e78 <xPortStartScheduler+0x118>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a3d      	ldr	r2, [pc, #244]	; (8004e80 <xPortStartScheduler+0x120>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d109      	bne.n	8004da2 <xPortStartScheduler+0x42>
 8004d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d92:	f383 8811 	msr	BASEPRI, r3
 8004d96:	f3bf 8f6f 	isb	sy
 8004d9a:	f3bf 8f4f 	dsb	sy
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	e7fe      	b.n	8004da0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004da2:	4b38      	ldr	r3, [pc, #224]	; (8004e84 <xPortStartScheduler+0x124>)
 8004da4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	22ff      	movs	r2, #255	; 0xff
 8004db2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004dbc:	78fb      	ldrb	r3, [r7, #3]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	4b30      	ldr	r3, [pc, #192]	; (8004e88 <xPortStartScheduler+0x128>)
 8004dc8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004dca:	4b30      	ldr	r3, [pc, #192]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004dcc:	2207      	movs	r2, #7
 8004dce:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004dd0:	e009      	b.n	8004de6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004dd2:	4b2e      	ldr	r3, [pc, #184]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	4a2c      	ldr	r2, [pc, #176]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004dda:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ddc:	78fb      	ldrb	r3, [r7, #3]
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004de6:	78fb      	ldrb	r3, [r7, #3]
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dee:	2b80      	cmp	r3, #128	; 0x80
 8004df0:	d0ef      	beq.n	8004dd2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004df2:	4b26      	ldr	r3, [pc, #152]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f1c3 0307 	rsb	r3, r3, #7
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d009      	beq.n	8004e12 <xPortStartScheduler+0xb2>
 8004dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	60bb      	str	r3, [r7, #8]
 8004e10:	e7fe      	b.n	8004e10 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e12:	4b1e      	ldr	r3, [pc, #120]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	021b      	lsls	r3, r3, #8
 8004e18:	4a1c      	ldr	r2, [pc, #112]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004e1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e1c:	4b1b      	ldr	r3, [pc, #108]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e24:	4a19      	ldr	r2, [pc, #100]	; (8004e8c <xPortStartScheduler+0x12c>)
 8004e26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	b2da      	uxtb	r2, r3
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e30:	4b17      	ldr	r3, [pc, #92]	; (8004e90 <xPortStartScheduler+0x130>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a16      	ldr	r2, [pc, #88]	; (8004e90 <xPortStartScheduler+0x130>)
 8004e36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e3c:	4b14      	ldr	r3, [pc, #80]	; (8004e90 <xPortStartScheduler+0x130>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a13      	ldr	r2, [pc, #76]	; (8004e90 <xPortStartScheduler+0x130>)
 8004e42:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004e46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e48:	f000 f8d6 	bl	8004ff8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e4c:	4b11      	ldr	r3, [pc, #68]	; (8004e94 <xPortStartScheduler+0x134>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004e52:	f000 f8f5 	bl	8005040 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004e56:	4b10      	ldr	r3, [pc, #64]	; (8004e98 <xPortStartScheduler+0x138>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a0f      	ldr	r2, [pc, #60]	; (8004e98 <xPortStartScheduler+0x138>)
 8004e5c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004e60:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004e62:	f7ff ff69 	bl	8004d38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004e66:	f7ff fd41 	bl	80048ec <vTaskSwitchContext>
	prvTaskExitError();
 8004e6a:	f7ff ff23 	bl	8004cb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3718      	adds	r7, #24
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	e000ed00 	.word	0xe000ed00
 8004e7c:	410fc271 	.word	0x410fc271
 8004e80:	410fc270 	.word	0x410fc270
 8004e84:	e000e400 	.word	0xe000e400
 8004e88:	200003b8 	.word	0x200003b8
 8004e8c:	200003bc 	.word	0x200003bc
 8004e90:	e000ed20 	.word	0xe000ed20
 8004e94:	20000014 	.word	0x20000014
 8004e98:	e000ef34 	.word	0xe000ef34

08004e9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <vPortEnterCritical+0x54>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	4a0d      	ldr	r2, [pc, #52]	; (8004ef0 <vPortEnterCritical+0x54>)
 8004ebc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004ebe:	4b0c      	ldr	r3, [pc, #48]	; (8004ef0 <vPortEnterCritical+0x54>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d10e      	bne.n	8004ee4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ec6:	4b0b      	ldr	r3, [pc, #44]	; (8004ef4 <vPortEnterCritical+0x58>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d009      	beq.n	8004ee4 <vPortEnterCritical+0x48>
 8004ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed4:	f383 8811 	msr	BASEPRI, r3
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	603b      	str	r3, [r7, #0]
 8004ee2:	e7fe      	b.n	8004ee2 <vPortEnterCritical+0x46>
	}
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	20000014 	.word	0x20000014
 8004ef4:	e000ed04 	.word	0xe000ed04

08004ef8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004efe:	4b11      	ldr	r3, [pc, #68]	; (8004f44 <vPortExitCritical+0x4c>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d109      	bne.n	8004f1a <vPortExitCritical+0x22>
 8004f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0a:	f383 8811 	msr	BASEPRI, r3
 8004f0e:	f3bf 8f6f 	isb	sy
 8004f12:	f3bf 8f4f 	dsb	sy
 8004f16:	607b      	str	r3, [r7, #4]
 8004f18:	e7fe      	b.n	8004f18 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004f1a:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <vPortExitCritical+0x4c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	4a08      	ldr	r2, [pc, #32]	; (8004f44 <vPortExitCritical+0x4c>)
 8004f22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f24:	4b07      	ldr	r3, [pc, #28]	; (8004f44 <vPortExitCritical+0x4c>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d104      	bne.n	8004f36 <vPortExitCritical+0x3e>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	20000014 	.word	0x20000014
	...

08004f50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f50:	f3ef 8009 	mrs	r0, PSP
 8004f54:	f3bf 8f6f 	isb	sy
 8004f58:	4b15      	ldr	r3, [pc, #84]	; (8004fb0 <pxCurrentTCBConst>)
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	f01e 0f10 	tst.w	lr, #16
 8004f60:	bf08      	it	eq
 8004f62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004f66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f6a:	6010      	str	r0, [r2, #0]
 8004f6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004f70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f74:	f380 8811 	msr	BASEPRI, r0
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f7ff fcb4 	bl	80048ec <vTaskSwitchContext>
 8004f84:	f04f 0000 	mov.w	r0, #0
 8004f88:	f380 8811 	msr	BASEPRI, r0
 8004f8c:	bc09      	pop	{r0, r3}
 8004f8e:	6819      	ldr	r1, [r3, #0]
 8004f90:	6808      	ldr	r0, [r1, #0]
 8004f92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f96:	f01e 0f10 	tst.w	lr, #16
 8004f9a:	bf08      	it	eq
 8004f9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004fa0:	f380 8809 	msr	PSP, r0
 8004fa4:	f3bf 8f6f 	isb	sy
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	f3af 8000 	nop.w

08004fb0 <pxCurrentTCBConst>:
 8004fb0:	2000028c 	.word	0x2000028c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004fb4:	bf00      	nop
 8004fb6:	bf00      	nop

08004fb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8004fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc2:	f383 8811 	msr	BASEPRI, r3
 8004fc6:	f3bf 8f6f 	isb	sy
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004fd0:	f7ff fbd4 	bl	800477c <xTaskIncrementTick>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004fda:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <xPortSysTickHandler+0x3c>)
 8004fdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004fec:	bf00      	nop
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ffc:	4b0b      	ldr	r3, [pc, #44]	; (800502c <vPortSetupTimerInterrupt+0x34>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005002:	4b0b      	ldr	r3, [pc, #44]	; (8005030 <vPortSetupTimerInterrupt+0x38>)
 8005004:	2200      	movs	r2, #0
 8005006:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005008:	4b0a      	ldr	r3, [pc, #40]	; (8005034 <vPortSetupTimerInterrupt+0x3c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a0a      	ldr	r2, [pc, #40]	; (8005038 <vPortSetupTimerInterrupt+0x40>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	099b      	lsrs	r3, r3, #6
 8005014:	4a09      	ldr	r2, [pc, #36]	; (800503c <vPortSetupTimerInterrupt+0x44>)
 8005016:	3b01      	subs	r3, #1
 8005018:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800501a:	4b04      	ldr	r3, [pc, #16]	; (800502c <vPortSetupTimerInterrupt+0x34>)
 800501c:	2207      	movs	r2, #7
 800501e:	601a      	str	r2, [r3, #0]
}
 8005020:	bf00      	nop
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	e000e010 	.word	0xe000e010
 8005030:	e000e018 	.word	0xe000e018
 8005034:	20000008 	.word	0x20000008
 8005038:	10624dd3 	.word	0x10624dd3
 800503c:	e000e014 	.word	0xe000e014

08005040 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005040:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005050 <vPortEnableVFP+0x10>
 8005044:	6801      	ldr	r1, [r0, #0]
 8005046:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800504a:	6001      	str	r1, [r0, #0]
 800504c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800504e:	bf00      	nop
 8005050:	e000ed88 	.word	0xe000ed88

08005054 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b08a      	sub	sp, #40	; 0x28
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800505c:	2300      	movs	r3, #0
 800505e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005060:	f7ff fae2 	bl	8004628 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005064:	4b57      	ldr	r3, [pc, #348]	; (80051c4 <pvPortMalloc+0x170>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800506c:	f000 f90c 	bl	8005288 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005070:	4b55      	ldr	r3, [pc, #340]	; (80051c8 <pvPortMalloc+0x174>)
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4013      	ands	r3, r2
 8005078:	2b00      	cmp	r3, #0
 800507a:	f040 808c 	bne.w	8005196 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d01c      	beq.n	80050be <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005084:	2208      	movs	r2, #8
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4413      	add	r3, r2
 800508a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	2b00      	cmp	r3, #0
 8005094:	d013      	beq.n	80050be <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f023 0307 	bic.w	r3, r3, #7
 800509c:	3308      	adds	r3, #8
 800509e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d009      	beq.n	80050be <pvPortMalloc+0x6a>
	__asm volatile
 80050aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ae:	f383 8811 	msr	BASEPRI, r3
 80050b2:	f3bf 8f6f 	isb	sy
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	e7fe      	b.n	80050bc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d068      	beq.n	8005196 <pvPortMalloc+0x142>
 80050c4:	4b41      	ldr	r3, [pc, #260]	; (80051cc <pvPortMalloc+0x178>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d863      	bhi.n	8005196 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80050ce:	4b40      	ldr	r3, [pc, #256]	; (80051d0 <pvPortMalloc+0x17c>)
 80050d0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80050d2:	4b3f      	ldr	r3, [pc, #252]	; (80051d0 <pvPortMalloc+0x17c>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050d8:	e004      	b.n	80050e4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d903      	bls.n	80050f6 <pvPortMalloc+0xa2>
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f1      	bne.n	80050da <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050f6:	4b33      	ldr	r3, [pc, #204]	; (80051c4 <pvPortMalloc+0x170>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d04a      	beq.n	8005196 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2208      	movs	r2, #8
 8005106:	4413      	add	r3, r2
 8005108:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	6a3b      	ldr	r3, [r7, #32]
 8005110:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	1ad2      	subs	r2, r2, r3
 800511a:	2308      	movs	r3, #8
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	429a      	cmp	r2, r3
 8005120:	d91e      	bls.n	8005160 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4413      	add	r3, r2
 8005128:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	f003 0307 	and.w	r3, r3, #7
 8005130:	2b00      	cmp	r3, #0
 8005132:	d009      	beq.n	8005148 <pvPortMalloc+0xf4>
 8005134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	613b      	str	r3, [r7, #16]
 8005146:	e7fe      	b.n	8005146 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	1ad2      	subs	r2, r2, r3
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800515a:	69b8      	ldr	r0, [r7, #24]
 800515c:	f000 f8f6 	bl	800534c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005160:	4b1a      	ldr	r3, [pc, #104]	; (80051cc <pvPortMalloc+0x178>)
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	4a18      	ldr	r2, [pc, #96]	; (80051cc <pvPortMalloc+0x178>)
 800516c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800516e:	4b17      	ldr	r3, [pc, #92]	; (80051cc <pvPortMalloc+0x178>)
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	4b18      	ldr	r3, [pc, #96]	; (80051d4 <pvPortMalloc+0x180>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	429a      	cmp	r2, r3
 8005178:	d203      	bcs.n	8005182 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800517a:	4b14      	ldr	r3, [pc, #80]	; (80051cc <pvPortMalloc+0x178>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a15      	ldr	r2, [pc, #84]	; (80051d4 <pvPortMalloc+0x180>)
 8005180:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	4b10      	ldr	r3, [pc, #64]	; (80051c8 <pvPortMalloc+0x174>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	431a      	orrs	r2, r3
 800518c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005192:	2200      	movs	r2, #0
 8005194:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005196:	f7ff fa55 	bl	8004644 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d009      	beq.n	80051b8 <pvPortMalloc+0x164>
 80051a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	60fb      	str	r3, [r7, #12]
 80051b6:	e7fe      	b.n	80051b6 <pvPortMalloc+0x162>
	return pvReturn;
 80051b8:	69fb      	ldr	r3, [r7, #28]
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3728      	adds	r7, #40	; 0x28
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	20000f80 	.word	0x20000f80
 80051c8:	20000f8c 	.word	0x20000f8c
 80051cc:	20000f84 	.word	0x20000f84
 80051d0:	20000f78 	.word	0x20000f78
 80051d4:	20000f88 	.word	0x20000f88

080051d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d046      	beq.n	8005278 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051ea:	2308      	movs	r3, #8
 80051ec:	425b      	negs	r3, r3
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4413      	add	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	4b20      	ldr	r3, [pc, #128]	; (8005280 <vPortFree+0xa8>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4013      	ands	r3, r2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d109      	bne.n	800521a <vPortFree+0x42>
 8005206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	e7fe      	b.n	8005218 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d009      	beq.n	8005236 <vPortFree+0x5e>
 8005222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005226:	f383 8811 	msr	BASEPRI, r3
 800522a:	f3bf 8f6f 	isb	sy
 800522e:	f3bf 8f4f 	dsb	sy
 8005232:	60bb      	str	r3, [r7, #8]
 8005234:	e7fe      	b.n	8005234 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	4b11      	ldr	r3, [pc, #68]	; (8005280 <vPortFree+0xa8>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4013      	ands	r3, r2
 8005240:	2b00      	cmp	r3, #0
 8005242:	d019      	beq.n	8005278 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d115      	bne.n	8005278 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	4b0b      	ldr	r3, [pc, #44]	; (8005280 <vPortFree+0xa8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	43db      	mvns	r3, r3
 8005256:	401a      	ands	r2, r3
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800525c:	f7ff f9e4 	bl	8004628 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	4b07      	ldr	r3, [pc, #28]	; (8005284 <vPortFree+0xac>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4413      	add	r3, r2
 800526a:	4a06      	ldr	r2, [pc, #24]	; (8005284 <vPortFree+0xac>)
 800526c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800526e:	6938      	ldr	r0, [r7, #16]
 8005270:	f000 f86c 	bl	800534c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005274:	f7ff f9e6 	bl	8004644 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005278:	bf00      	nop
 800527a:	3718      	adds	r7, #24
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	20000f8c 	.word	0x20000f8c
 8005284:	20000f84 	.word	0x20000f84

08005288 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800528e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8005292:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005294:	4b27      	ldr	r3, [pc, #156]	; (8005334 <prvHeapInit+0xac>)
 8005296:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00c      	beq.n	80052bc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	3307      	adds	r3, #7
 80052a6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f023 0307 	bic.w	r3, r3, #7
 80052ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	4a1f      	ldr	r2, [pc, #124]	; (8005334 <prvHeapInit+0xac>)
 80052b8:	4413      	add	r3, r2
 80052ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052c0:	4a1d      	ldr	r2, [pc, #116]	; (8005338 <prvHeapInit+0xb0>)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80052c6:	4b1c      	ldr	r3, [pc, #112]	; (8005338 <prvHeapInit+0xb0>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	4413      	add	r3, r2
 80052d2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052d4:	2208      	movs	r2, #8
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	1a9b      	subs	r3, r3, r2
 80052da:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0307 	bic.w	r3, r3, #7
 80052e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	4a15      	ldr	r2, [pc, #84]	; (800533c <prvHeapInit+0xb4>)
 80052e8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80052ea:	4b14      	ldr	r3, [pc, #80]	; (800533c <prvHeapInit+0xb4>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2200      	movs	r2, #0
 80052f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052f2:	4b12      	ldr	r3, [pc, #72]	; (800533c <prvHeapInit+0xb4>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2200      	movs	r2, #0
 80052f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	1ad2      	subs	r2, r2, r3
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005308:	4b0c      	ldr	r3, [pc, #48]	; (800533c <prvHeapInit+0xb4>)
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	4a0a      	ldr	r2, [pc, #40]	; (8005340 <prvHeapInit+0xb8>)
 8005316:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	4a09      	ldr	r2, [pc, #36]	; (8005344 <prvHeapInit+0xbc>)
 800531e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005320:	4b09      	ldr	r3, [pc, #36]	; (8005348 <prvHeapInit+0xc0>)
 8005322:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005326:	601a      	str	r2, [r3, #0]
}
 8005328:	bf00      	nop
 800532a:	3714      	adds	r7, #20
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	200003c0 	.word	0x200003c0
 8005338:	20000f78 	.word	0x20000f78
 800533c:	20000f80 	.word	0x20000f80
 8005340:	20000f88 	.word	0x20000f88
 8005344:	20000f84 	.word	0x20000f84
 8005348:	20000f8c 	.word	0x20000f8c

0800534c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005354:	4b28      	ldr	r3, [pc, #160]	; (80053f8 <prvInsertBlockIntoFreeList+0xac>)
 8005356:	60fb      	str	r3, [r7, #12]
 8005358:	e002      	b.n	8005360 <prvInsertBlockIntoFreeList+0x14>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	60fb      	str	r3, [r7, #12]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	429a      	cmp	r2, r3
 8005368:	d8f7      	bhi.n	800535a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	4413      	add	r3, r2
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	429a      	cmp	r2, r3
 800537a:	d108      	bne.n	800538e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	441a      	add	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	441a      	add	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d118      	bne.n	80053d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	4b15      	ldr	r3, [pc, #84]	; (80053fc <prvInsertBlockIntoFreeList+0xb0>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d00d      	beq.n	80053ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	441a      	add	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	e008      	b.n	80053dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80053ca:	4b0c      	ldr	r3, [pc, #48]	; (80053fc <prvInsertBlockIntoFreeList+0xb0>)
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	e003      	b.n	80053dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d002      	beq.n	80053ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053ea:	bf00      	nop
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	20000f78 	.word	0x20000f78
 80053fc:	20000f80 	.word	0x20000f80

08005400 <__libc_init_array>:
 8005400:	b570      	push	{r4, r5, r6, lr}
 8005402:	4e0d      	ldr	r6, [pc, #52]	; (8005438 <__libc_init_array+0x38>)
 8005404:	4c0d      	ldr	r4, [pc, #52]	; (800543c <__libc_init_array+0x3c>)
 8005406:	1ba4      	subs	r4, r4, r6
 8005408:	10a4      	asrs	r4, r4, #2
 800540a:	2500      	movs	r5, #0
 800540c:	42a5      	cmp	r5, r4
 800540e:	d109      	bne.n	8005424 <__libc_init_array+0x24>
 8005410:	4e0b      	ldr	r6, [pc, #44]	; (8005440 <__libc_init_array+0x40>)
 8005412:	4c0c      	ldr	r4, [pc, #48]	; (8005444 <__libc_init_array+0x44>)
 8005414:	f000 f838 	bl	8005488 <_init>
 8005418:	1ba4      	subs	r4, r4, r6
 800541a:	10a4      	asrs	r4, r4, #2
 800541c:	2500      	movs	r5, #0
 800541e:	42a5      	cmp	r5, r4
 8005420:	d105      	bne.n	800542e <__libc_init_array+0x2e>
 8005422:	bd70      	pop	{r4, r5, r6, pc}
 8005424:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005428:	4798      	blx	r3
 800542a:	3501      	adds	r5, #1
 800542c:	e7ee      	b.n	800540c <__libc_init_array+0xc>
 800542e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005432:	4798      	blx	r3
 8005434:	3501      	adds	r5, #1
 8005436:	e7f2      	b.n	800541e <__libc_init_array+0x1e>
 8005438:	080055a4 	.word	0x080055a4
 800543c:	080055a4 	.word	0x080055a4
 8005440:	080055a4 	.word	0x080055a4
 8005444:	080055a8 	.word	0x080055a8

08005448 <memset>:
 8005448:	4402      	add	r2, r0
 800544a:	4603      	mov	r3, r0
 800544c:	4293      	cmp	r3, r2
 800544e:	d100      	bne.n	8005452 <memset+0xa>
 8005450:	4770      	bx	lr
 8005452:	f803 1b01 	strb.w	r1, [r3], #1
 8005456:	e7f9      	b.n	800544c <memset+0x4>

08005458 <strcat>:
 8005458:	b510      	push	{r4, lr}
 800545a:	4603      	mov	r3, r0
 800545c:	781a      	ldrb	r2, [r3, #0]
 800545e:	1c5c      	adds	r4, r3, #1
 8005460:	b93a      	cbnz	r2, 8005472 <strcat+0x1a>
 8005462:	3b01      	subs	r3, #1
 8005464:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005468:	f803 2f01 	strb.w	r2, [r3, #1]!
 800546c:	2a00      	cmp	r2, #0
 800546e:	d1f9      	bne.n	8005464 <strcat+0xc>
 8005470:	bd10      	pop	{r4, pc}
 8005472:	4623      	mov	r3, r4
 8005474:	e7f2      	b.n	800545c <strcat+0x4>

08005476 <strcpy>:
 8005476:	4603      	mov	r3, r0
 8005478:	f811 2b01 	ldrb.w	r2, [r1], #1
 800547c:	f803 2b01 	strb.w	r2, [r3], #1
 8005480:	2a00      	cmp	r2, #0
 8005482:	d1f9      	bne.n	8005478 <strcpy+0x2>
 8005484:	4770      	bx	lr
	...

08005488 <_init>:
 8005488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800548a:	bf00      	nop
 800548c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800548e:	bc08      	pop	{r3}
 8005490:	469e      	mov	lr, r3
 8005492:	4770      	bx	lr

08005494 <_fini>:
 8005494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005496:	bf00      	nop
 8005498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800549a:	bc08      	pop	{r3}
 800549c:	469e      	mov	lr, r3
 800549e:	4770      	bx	lr
