

================================================================
== Vitis HLS Report for 'Linear_layer_ds1_Pipeline_l_j31'
================================================================
* Date:           Sun Sep  3 07:07:12 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2307|     2307|  23.070 us|  23.070 us|  2307|  2307|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j31   |     2305|     2305|         5|          3|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     234|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     234|    345|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln663_fu_144_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln664_fu_154_p2     |         +|   0|  0|  17|          14|          14|
    |and_ln665_fu_315_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln669_fu_297_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln678_fu_279_p2     |       and|   0|  0|   2|           1|           1|
    |v404_fu_303_p2          |       and|   0|  0|   2|           1|           1|
    |v409_fu_285_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln663_fu_138_p2    |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln665_1_fu_199_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln665_fu_193_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln678_1_fu_263_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln678_2_fu_226_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln678_fu_257_p2    |      icmp|   0|  0|  11|           8|           2|
    |ifzero_fu_165_p2        |      icmp|   0|  0|  11|          10|          10|
    |or_ln665_fu_236_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln678_1_fu_275_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln678_fu_269_p2      |        or|   0|  0|   2|           1|           1|
    |max_inp2_d0             |    select|   0|  0|  32|           1|          32|
    |select_ln670_fu_309_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln679_fu_291_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln677_fu_205_p2     |       xor|   0|  0|  33|          32|          33|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 262|         158|         182|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j31_1       |   9|          2|   10|         20|
    |j31_fu_60                    |   9|          2|   10|         20|
    |v402_fu_56                   |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   57|        116|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln663_reg_354                    |  10|   0|   10|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |icmp_ln663_reg_350                   |   1|   0|    1|          0|
    |icmp_ln665_1_reg_390                 |   1|   0|    1|          0|
    |icmp_ln665_reg_385                   |   1|   0|    1|          0|
    |icmp_ln678_2_reg_402                 |   1|   0|    1|          0|
    |ifzero_reg_364                       |   1|   0|    1|          0|
    |ifzero_reg_364_pp0_iter1_reg         |   1|   0|    1|          0|
    |j31_fu_60                            |  10|   0|   10|          0|
    |max_inp2_addr_reg_345                |   4|   0|    4|          0|
    |max_inp2_addr_reg_345_pp0_iter1_reg  |   4|   0|    4|          0|
    |or_ln665_reg_407                     |   1|   0|    1|          0|
    |select_ln670_reg_422                 |  32|   0|   32|          0|
    |select_ln679_reg_417                 |  32|   0|   32|          0|
    |tmp_27_reg_412                       |   1|   0|    1|          0|
    |v400_reg_368                         |  32|   0|   32|          0|
    |v402_fu_56                           |  32|   0|   32|          0|
    |v402_load_reg_376                    |  32|   0|   32|          0|
    |v408_reg_396                         |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 234|   0|  234|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_644_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_644_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_644_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_644_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_644_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_648_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_648_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_648_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_648_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_648_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_652_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_652_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_652_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_652_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|grp_fu_652_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_j31|  return value|
|max_inp2_load        |   in|   32|     ap_none|                    max_inp2_load|        scalar|
|max_inp2_address0    |  out|    4|   ap_memory|                         max_inp2|         array|
|max_inp2_ce0         |  out|    1|   ap_memory|                         max_inp2|         array|
|max_inp2_we0         |  out|    1|   ap_memory|                         max_inp2|         array|
|max_inp2_d0          |  out|   32|   ap_memory|                         max_inp2|         array|
|zext_ln662           |   in|    4|     ap_none|                       zext_ln662|        scalar|
|sub_ln664            |   in|   14|     ap_none|                        sub_ln664|        scalar|
|v385_address0        |  out|   14|   ap_memory|                             v385|         array|
|v385_ce0             |  out|    1|   ap_memory|                             v385|         array|
|v385_q0              |   in|   32|   ap_memory|                             v385|         array|
+---------------------+-----+-----+------------+---------------------------------+--------------+

