`timescale 1ns / 1ps

module top(
    input  logic        reset,
    input  logic        clock,
    output logic        halt,
    output logic  [4:0] addr,
    input  logic [15:0] data_in,
    output logic [15:0] data_out,
    output logic        write_enable
);








endmodule
