<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_209_p2" SOURCE="utils.cpp:38" VARIABLE="add_ln38" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_235_p2" SOURCE="utils.cpp:46" VARIABLE="sub_ln46" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_241_p2" SOURCE="utils.cpp:36" VARIABLE="icmp_ln36" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_2_fu_247_p2" SOURCE="utils.cpp:36" VARIABLE="add_ln36_2" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_256_p2" SOURCE="utils.cpp:36" VARIABLE="add_ln36" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_262_p2" SOURCE="utils.cpp:40" VARIABLE="icmp_ln40" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_268_p3" SOURCE="utils.cpp:36" VARIABLE="select_ln36" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_276_p3" SOURCE="utils.cpp:36" VARIABLE="select_ln36_1" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln46_3_fu_401_p2" SOURCE="utils.cpp:46" VARIABLE="add_ln46_3" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_288_p2" SOURCE="utils.cpp:38" VARIABLE="add_ln38_1" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_1_fu_314_p2" SOURCE="utils.cpp:46" VARIABLE="sub_ln46_1" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_320_p3" SOURCE="utils.cpp:36" VARIABLE="select_ln36_2" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_332_p2" SOURCE="utils.cpp:36" VARIABLE="add_ln36_1" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln46_4_fu_413_p2" SOURCE="utils.cpp:46" VARIABLE="add_ln46_4" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_342_p2" SOURCE="utils.cpp:43" VARIABLE="add_ln43" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln43_fu_348_p2" SOURCE="utils.cpp:43" VARIABLE="or_ln43" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_424_p2" SOURCE="utils.cpp:46" VARIABLE="add_ln46" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln46_2_fu_441_p2" SOURCE="utils.cpp:46" VARIABLE="add_ln46_2" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln46_1_fu_446_p2" SOURCE="utils.cpp:46" VARIABLE="add_ln46_1" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_362_p2" SOURCE="utils.cpp:40" VARIABLE="add_ln40" MODULE="tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" LOOP="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln115_fu_126_p2" SOURCE="utils.cpp:115" VARIABLE="icmp_ln115" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_132_p2" SOURCE="utils.cpp:115" VARIABLE="add_ln115_1" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_149_p2" SOURCE="utils.cpp:115" VARIABLE="add_ln115" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln118_fu_155_p2" SOURCE="utils.cpp:118" VARIABLE="icmp_ln118" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln115_fu_161_p3" SOURCE="utils.cpp:115" VARIABLE="select_ln115" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln115_1_fu_169_p3" SOURCE="utils.cpp:115" VARIABLE="select_ln115_1" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_fu_203_p2" SOURCE="utils.cpp:120" VARIABLE="add_ln120" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_1_fu_212_p2" SOURCE="utils.cpp:120" VARIABLE="add_ln120_1" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_177_p2" SOURCE="utils.cpp:118" VARIABLE="add_ln118" MODULE="tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" LOOP="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_675_p2" SOURCE="conv_7x7.cpp:43" VARIABLE="add_ln43" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_681_p2" SOURCE="conv_7x7.cpp:37" VARIABLE="icmp_ln37" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_687_p2" SOURCE="conv_7x7.cpp:37" VARIABLE="add_ln37_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln39_fu_696_p2" SOURCE="conv_7x7.cpp:39" VARIABLE="icmp_ln39" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_702_p3" SOURCE="conv_7x7.cpp:37" VARIABLE="select_ln37" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_710_p3" SOURCE="conv_7x7.cpp:37" VARIABLE="select_ln37_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_fu_782_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln55_fu_788_p2" SOURCE="conv_7x7.cpp:55" VARIABLE="sub_ln55" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_718_p2" SOURCE="conv_7x7.cpp:43" VARIABLE="add_ln43_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_2_fu_724_p3" SOURCE="conv_7x7.cpp:37" VARIABLE="select_ln37_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_1_fu_816_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_3_fu_732_p3" SOURCE="conv_7x7.cpp:37" VARIABLE="select_ln37_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_740_p2" SOURCE="conv_7x7.cpp:37" VARIABLE="add_ln37" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_2_fu_844_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_853_p2" SOURCE="conv_7x7.cpp:37" VARIABLE="add_ln37_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_3_fu_1084_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_859_p2" SOURCE="conv_7x7.cpp:37" VARIABLE="add_ln37_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_4_fu_1108_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_4" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_5_fu_871_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_5" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_6_fu_882_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_6" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_7_fu_893_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_7" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_8_fu_1114_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_8" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_9_fu_1124_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_9" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln55_fu_904_p2" SOURCE="conv_7x7.cpp:55" VARIABLE="add_ln55" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_4_1_U11" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" VARIABLE="mul_ln864" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_913_p2" SOURCE="conv_7x7.cpp:45" VARIABLE="add_ln45" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_10_fu_922_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_10" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_11_fu_933_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_11" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_12_fu_944_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_12" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_13_fu_1138_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_13" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_14_fu_1148_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_14" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U12" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U12" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_955_p2" SOURCE="conv_7x7.cpp:45" VARIABLE="add_ln45_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_15_fu_964_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_15" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_16_fu_975_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_16" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_17_fu_986_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_17" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_18_fu_1158_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_18" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_19_fu_1168_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_19" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U13" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U13" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_997_p2" SOURCE="conv_7x7.cpp:45" VARIABLE="add_ln45_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_20_fu_1007_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_20" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_21_fu_1018_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_21" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_22_fu_1178_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_22" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_23_fu_1187_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_23" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_24_fu_1197_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_24" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U14" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U14" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_1029_p2" SOURCE="conv_7x7.cpp:45" VARIABLE="add_ln45_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_25_fu_1039_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_25" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_26_fu_1050_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_26" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_27_fu_1207_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_27" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_28_fu_1216_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_28" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_29_fu_1226_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_29" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U15" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U15" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U16" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_4" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U16" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_4" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U17" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_5" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U17" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_5" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U18" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_6" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U18" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_6" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U19" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_7" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U19" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_7" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U20" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_8" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U20" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_8" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U21" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_9" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U21" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_9" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U22" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_10" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U22" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_10" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U23" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_11" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U23" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_11" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U24" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_12" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U24" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_12" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U25" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_13" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U25" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_13" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U26" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_14" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U26" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_14" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U27" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_15" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U27" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_15" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U28" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_16" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U28" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_16" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U29" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_17" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U29" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_17" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U30" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_18" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U30" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_18" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U31" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_19" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U31" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_19" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U32" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_20" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U32" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_20" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U33" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_21" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U33" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_21" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U34" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_22" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U34" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_22" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U35" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393_23" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U35" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="add_ln1393_23" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_fu_1734_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_1740_p3" SOURCE="conv_7x7.cpp:55" VARIABLE="select_ln55" MODULE="tiled_conv_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3" LOOP="VITIS_LOOP_37_2_VITIS_LOOP_39_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_146_p2" SOURCE="conv_7x7.cpp:69" VARIABLE="icmp_ln69" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_152_p2" SOURCE="conv_7x7.cpp:69" VARIABLE="add_ln69_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_164_p2" SOURCE="conv_7x7.cpp:69" VARIABLE="add_ln69" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln70_fu_170_p2" SOURCE="conv_7x7.cpp:70" VARIABLE="icmp_ln70" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_176_p3" SOURCE="conv_7x7.cpp:69" VARIABLE="select_ln69" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_1_fu_184_p3" SOURCE="conv_7x7.cpp:69" VARIABLE="select_ln69_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln79_fu_227_p2" SOURCE="conv_7x7.cpp:79" VARIABLE="sub_ln79" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1695_fu_247_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="sub_ln1695" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1695_1_fu_279_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="sub_ln1695_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln79_fu_288_p2" SOURCE="conv_7x7.cpp:79" VARIABLE="add_ln79" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1695_fu_305_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="add_ln1695" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1695_1_fu_316_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="add_ln1695_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1695_2_fu_337_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="add_ln1695_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1695_3_fu_348_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="add_ln1695_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_fu_359_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_365_p3" SOURCE="conv_7x7.cpp:76" VARIABLE="select_ln76" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_1_fu_373_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_1_fu_377_p3" SOURCE="conv_7x7.cpp:76" VARIABLE="select_ln76_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_2_fu_383_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_2_fu_388_p3" SOURCE="conv_7x7.cpp:76" VARIABLE="select_ln76_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_192_p2" SOURCE="conv_7x7.cpp:70" VARIABLE="add_ln70" MODULE="tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3" LOOP="VITIS_LOOP_69_2_VITIS_LOOP_70_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln92_fu_106_p2" SOURCE="conv_7x7.cpp:92" VARIABLE="icmp_ln92" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_112_p2" SOURCE="conv_7x7.cpp:92" VARIABLE="add_ln92_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_124_p2" SOURCE="conv_7x7.cpp:92" VARIABLE="add_ln92" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln93_fu_130_p2" SOURCE="conv_7x7.cpp:93" VARIABLE="icmp_ln93" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_136_p3" SOURCE="conv_7x7.cpp:92" VARIABLE="select_ln92" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_144_p3" SOURCE="conv_7x7.cpp:92" VARIABLE="select_ln92_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln96_fu_201_p2" SOURCE="conv_7x7.cpp:96" VARIABLE="sub_ln96" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_fu_210_p2" SOURCE="conv_7x7.cpp:96" VARIABLE="add_ln96" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_160_p2" SOURCE="conv_7x7.cpp:94" VARIABLE="add_ln94_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln94_fu_235_p2" SOURCE="conv_7x7.cpp:94" VARIABLE="sub_ln94" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln209_fu_241_p2" SOURCE="utils.cpp:209" VARIABLE="icmp_ln209" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_Val2_s_fu_247_p3" SOURCE="utils.cpp:209" VARIABLE="p_Val2_s" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln215_fu_275_p2" SOURCE="utils.cpp:215" VARIABLE="xor_ln215" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln215_1_fu_281_p2" SOURCE="utils.cpp:215" VARIABLE="xor_ln215_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="new_bit_fu_295_p2" SOURCE="utils.cpp:215" VARIABLE="new_bit" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln95_fu_329_p2" SOURCE="conv_7x7.cpp:95" VARIABLE="icmp_ln95" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_166_p2" SOURCE="conv_7x7.cpp:93" VARIABLE="add_ln93" MODULE="tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3" LOOP="VITIS_LOOP_92_2_VITIS_LOOP_93_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln187_fu_121_p2" SOURCE="utils.cpp:187" VARIABLE="icmp_ln187" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_2_fu_127_p2" SOURCE="utils.cpp:187" VARIABLE="add_ln187_2" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_139_p2" SOURCE="utils.cpp:187" VARIABLE="add_ln187" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln190_fu_145_p2" SOURCE="utils.cpp:190" VARIABLE="icmp_ln190" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln187_fu_151_p3" SOURCE="utils.cpp:187" VARIABLE="select_ln187" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln187_1_fu_159_p3" SOURCE="utils.cpp:187" VARIABLE="select_ln187_1" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln201_fu_198_p2" SOURCE="utils.cpp:201" VARIABLE="sub_ln201" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_1_fu_204_p2" SOURCE="utils.cpp:187" VARIABLE="add_ln187_1" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln201_1_fu_229_p2" SOURCE="utils.cpp:201" VARIABLE="sub_ln201_1" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln201_1_fu_238_p2" SOURCE="utils.cpp:201" VARIABLE="add_ln201_1" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_252_p2" SOURCE="utils.cpp:201" VARIABLE="add_ln201" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln201_2_fu_261_p2" SOURCE="utils.cpp:201" VARIABLE="add_ln201_2" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_167_p2" SOURCE="utils.cpp:190" VARIABLE="add_ln190" MODULE="tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" LOOP="OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_122_p2" SOURCE="tiled_conv.cpp:95" VARIABLE="add_ln95" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_33_fu_152_p2" SOURCE="tiled_conv.cpp:95" VARIABLE="empty_33" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln94_fu_158_p2" SOURCE="tiled_conv.cpp:94" VARIABLE="icmp_ln94" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_164_p2" SOURCE="tiled_conv.cpp:94" VARIABLE="add_ln94_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_173_p2" SOURCE="tiled_conv.cpp:94" VARIABLE="add_ln94" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln96_fu_179_p2" SOURCE="tiled_conv.cpp:96" VARIABLE="icmp_ln96" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_fu_185_p3" SOURCE="tiled_conv.cpp:94" VARIABLE="select_ln94" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_197_p2" SOURCE="tiled_conv.cpp:95" VARIABLE="add_ln95_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_1_fu_203_p3" SOURCE="tiled_conv.cpp:94" VARIABLE="select_ln94_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_fu_235_p2" SOURCE="tiled_conv.cpp:97" VARIABLE="sub_ln97" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_1_fu_318_p2" SOURCE="tiled_conv.cpp:97" VARIABLE="add_ln97_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid146_fu_265_p2" SOURCE="tiled_conv.cpp:95" VARIABLE="p_mid146" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_2_fu_271_p3" SOURCE="tiled_conv.cpp:94" VARIABLE="select_ln94_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln94_3_fu_279_p3" SOURCE="tiled_conv.cpp:94" VARIABLE="select_ln94_3" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_2_fu_323_p2" SOURCE="tiled_conv.cpp:97" VARIABLE="add_ln97_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_291_p2" SOURCE="tiled_conv.cpp:97" VARIABLE="add_ln97" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_297_p2" SOURCE="tiled_conv.cpp:96" VARIABLE="add_ln96" MODULE="tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3" LOOP="VITIS_LOOP_94_2_VITIS_LOOP_96_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln109_fu_190_p2" SOURCE="conv_7x7.cpp:109" VARIABLE="icmp_ln109" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_2_fu_196_p2" SOURCE="conv_7x7.cpp:109" VARIABLE="add_ln109_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_208_p2" SOURCE="conv_7x7.cpp:109" VARIABLE="add_ln109" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln111_fu_214_p2" SOURCE="conv_7x7.cpp:111" VARIABLE="icmp_ln111" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_220_p3" SOURCE="conv_7x7.cpp:109" VARIABLE="select_ln109" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_1_fu_228_p3" SOURCE="conv_7x7.cpp:109" VARIABLE="select_ln109_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln109_1_fu_274_p2" SOURCE="conv_7x7.cpp:109" VARIABLE="add_ln109_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_fu_297_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1319_1_fu_307_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" VARIABLE="add_ln1319_1" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_29ns_29_4_1_U76" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="mul_ln1393" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_2_fu_347_p3" SOURCE="conv_7x7.cpp:109" VARIABLE="select_ln109_2" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_29ns_29_4_1_U76" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" VARIABLE="ret_V" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_236_p2" SOURCE="conv_7x7.cpp:111" VARIABLE="add_ln111" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="ifzero_fu_242_p2" SOURCE="conv_7x7.cpp:111" VARIABLE="ifzero" MODULE="tiled_conv_Pipeline_VITIS_LOOP_109_1_VITIS_LOOP_111_2" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_111_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv_in_buf_V_0_U" SOURCE="tiled_conv.cpp:53" VARIABLE="conv_in_buf_V_0" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_wt_buf_V_0_0_U" SOURCE="tiled_conv.cpp:54" VARIABLE="conv_wt_buf_V_0_0" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv_out_buf_V_0_U" SOURCE="tiled_conv.cpp:55" VARIABLE="conv_out_buf_V_0" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_pool_out_buf_V_0_U" SOURCE="tiled_conv.cpp:57" VARIABLE="max_pool_out_buf_V_0" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_output_V_U" SOURCE="tiled_conv.cpp:58" VARIABLE="layer1_output_V" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_input_V_U" SOURCE="tiled_conv.cpp:59" VARIABLE="linear_input_V" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_fu_595_p2" SOURCE="tiled_conv.cpp:65" VARIABLE="icmp_ln65" MODULE="tiled_conv" LOOP="TILE_ROW" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_601_p2" SOURCE="tiled_conv.cpp:65" VARIABLE="add_ln65" MODULE="tiled_conv" LOOP="TILE_ROW" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_38_fu_637_p2" SOURCE="" VARIABLE="empty_38" MODULE="tiled_conv" LOOP="TILE_ROW" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_39_fu_655_p2" SOURCE="tiled_conv.cpp:65" VARIABLE="empty_39" MODULE="tiled_conv" LOOP="TILE_ROW" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln68_fu_678_p2" SOURCE="tiled_conv.cpp:68" VARIABLE="icmp_ln68" MODULE="tiled_conv" LOOP="TILE_COL" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_684_p2" SOURCE="tiled_conv.cpp:68" VARIABLE="add_ln68" MODULE="tiled_conv" LOOP="TILE_COL" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_fu_720_p2" SOURCE="utils.cpp:42" VARIABLE="sub_ln42" MODULE="tiled_conv" LOOP="TILE_COL" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln181_fu_747_p2" SOURCE="utils.cpp:181" VARIABLE="sub_ln181" MODULE="tiled_conv" LOOP="TILE_COL" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="fm_m_axi_U" SOURCE="" VARIABLE="" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="fm" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="wt_m_axi_U" SOURCE="" VARIABLE="" MODULE="tiled_conv" LOOP="" BUNDLEDNAME="wt" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
