// Seed: 3247278574
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) begin
    wait (id_2);
  end
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wire id_6,
    input wor id_7,
    output logic id_8,
    output uwire id_9
);
  wand id_11 = 1;
  module_0(
      id_11, id_11, id_11, id_11
  );
  wire id_12;
  always id_8 <= #id_1 1;
endmodule
