
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004074  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08004224  08004224  00014224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042ac  080042ac  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080042ac  080042ac  000142ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042b4  080042b4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042b4  080042b4  000142b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042b8  080042b8  000142b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080042bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004974  20000010  080042cc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004984  080042cc  00024984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010bfe  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000021d3  00000000  00000000  00030c3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b70  00000000  00000000  00032e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a78  00000000  00000000  00033988  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002f57  00000000  00000000  00034400  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a3c7  00000000  00000000  00037357  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d833c  00000000  00000000  0004171e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00119a5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002df8  00000000  00000000  00119ad8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000010 	.word	0x20000010
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800420c 	.word	0x0800420c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000014 	.word	0x20000014
 80001ec:	0800420c 	.word	0x0800420c

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b972 	b.w	80004ec <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	4604      	mov	r4, r0
 8000228:	4688      	mov	r8, r1
 800022a:	2b00      	cmp	r3, #0
 800022c:	d14b      	bne.n	80002c6 <__udivmoddi4+0xa6>
 800022e:	428a      	cmp	r2, r1
 8000230:	4615      	mov	r5, r2
 8000232:	d967      	bls.n	8000304 <__udivmoddi4+0xe4>
 8000234:	fab2 f282 	clz	r2, r2
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0720 	rsb	r7, r2, #32
 800023e:	fa01 f302 	lsl.w	r3, r1, r2
 8000242:	fa20 f707 	lsr.w	r7, r0, r7
 8000246:	4095      	lsls	r5, r2
 8000248:	ea47 0803 	orr.w	r8, r7, r3
 800024c:	4094      	lsls	r4, r2
 800024e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000252:	0c23      	lsrs	r3, r4, #16
 8000254:	fbb8 f7fe 	udiv	r7, r8, lr
 8000258:	fa1f fc85 	uxth.w	ip, r5
 800025c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000260:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000264:	fb07 f10c 	mul.w	r1, r7, ip
 8000268:	4299      	cmp	r1, r3
 800026a:	d909      	bls.n	8000280 <__udivmoddi4+0x60>
 800026c:	18eb      	adds	r3, r5, r3
 800026e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000272:	f080 811b 	bcs.w	80004ac <__udivmoddi4+0x28c>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 8118 	bls.w	80004ac <__udivmoddi4+0x28c>
 800027c:	3f02      	subs	r7, #2
 800027e:	442b      	add	r3, r5
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0fe 	udiv	r0, r3, lr
 8000288:	fb0e 3310 	mls	r3, lr, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 fc0c 	mul.w	ip, r0, ip
 8000294:	45a4      	cmp	ip, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x8c>
 8000298:	192c      	adds	r4, r5, r4
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x290>
 80002a2:	45a4      	cmp	ip, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x290>
 80002a8:	3802      	subs	r0, #2
 80002aa:	442c      	add	r4, r5
 80002ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b0:	eba4 040c 	sub.w	r4, r4, ip
 80002b4:	2700      	movs	r7, #0
 80002b6:	b11e      	cbz	r6, 80002c0 <__udivmoddi4+0xa0>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c6 4300 	strd	r4, r3, [r6]
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xbe>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80eb 	beq.w	80004a6 <__udivmoddi4+0x286>
 80002d0:	2700      	movs	r7, #0
 80002d2:	e9c6 0100 	strd	r0, r1, [r6]
 80002d6:	4638      	mov	r0, r7
 80002d8:	4639      	mov	r1, r7
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f783 	clz	r7, r3
 80002e2:	2f00      	cmp	r7, #0
 80002e4:	d147      	bne.n	8000376 <__udivmoddi4+0x156>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd0>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2c4>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	4698      	mov	r8, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa0>
 80002fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xe8>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 808f 	bne.w	8000430 <__udivmoddi4+0x210>
 8000312:	1b49      	subs	r1, r1, r5
 8000314:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000318:	fa1f f885 	uxth.w	r8, r5
 800031c:	2701      	movs	r7, #1
 800031e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fb0e 111c 	mls	r1, lr, ip, r1
 8000328:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032c:	fb08 f10c 	mul.w	r1, r8, ip
 8000330:	4299      	cmp	r1, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x124>
 8000334:	18eb      	adds	r3, r5, r3
 8000336:	f10c 30ff 	add.w	r0, ip, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4299      	cmp	r1, r3
 800033e:	f200 80cd 	bhi.w	80004dc <__udivmoddi4+0x2bc>
 8000342:	4684      	mov	ip, r0
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb1 f0fe 	udiv	r0, r1, lr
 800034c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000350:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000354:	fb08 f800 	mul.w	r8, r8, r0
 8000358:	45a0      	cmp	r8, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x14c>
 800035c:	192c      	adds	r4, r5, r4
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x14a>
 8000364:	45a0      	cmp	r8, r4
 8000366:	f200 80b6 	bhi.w	80004d6 <__udivmoddi4+0x2b6>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 0408 	sub.w	r4, r4, r8
 8000370:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000374:	e79f      	b.n	80002b6 <__udivmoddi4+0x96>
 8000376:	f1c7 0c20 	rsb	ip, r7, #32
 800037a:	40bb      	lsls	r3, r7
 800037c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000380:	ea4e 0e03 	orr.w	lr, lr, r3
 8000384:	fa01 f407 	lsl.w	r4, r1, r7
 8000388:	fa20 f50c 	lsr.w	r5, r0, ip
 800038c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000390:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000394:	4325      	orrs	r5, r4
 8000396:	fbb3 f9f8 	udiv	r9, r3, r8
 800039a:	0c2c      	lsrs	r4, r5, #16
 800039c:	fb08 3319 	mls	r3, r8, r9, r3
 80003a0:	fa1f fa8e 	uxth.w	sl, lr
 80003a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a8:	fb09 f40a 	mul.w	r4, r9, sl
 80003ac:	429c      	cmp	r4, r3
 80003ae:	fa02 f207 	lsl.w	r2, r2, r7
 80003b2:	fa00 f107 	lsl.w	r1, r0, r7
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1e 0303 	adds.w	r3, lr, r3
 80003bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c0:	f080 8087 	bcs.w	80004d2 <__udivmoddi4+0x2b2>
 80003c4:	429c      	cmp	r4, r3
 80003c6:	f240 8084 	bls.w	80004d2 <__udivmoddi4+0x2b2>
 80003ca:	f1a9 0902 	sub.w	r9, r9, #2
 80003ce:	4473      	add	r3, lr
 80003d0:	1b1b      	subs	r3, r3, r4
 80003d2:	b2ad      	uxth	r5, r5
 80003d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d8:	fb08 3310 	mls	r3, r8, r0, r3
 80003dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1e 0404 	adds.w	r4, lr, r4
 80003ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f0:	d26b      	bcs.n	80004ca <__udivmoddi4+0x2aa>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d969      	bls.n	80004ca <__udivmoddi4+0x2aa>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4474      	add	r4, lr
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c2      	mov	sl, r8
 800040a:	464b      	mov	r3, r9
 800040c:	d354      	bcc.n	80004b8 <__udivmoddi4+0x298>
 800040e:	d051      	beq.n	80004b4 <__udivmoddi4+0x294>
 8000410:	2e00      	cmp	r6, #0
 8000412:	d069      	beq.n	80004e8 <__udivmoddi4+0x2c8>
 8000414:	ebb1 050a 	subs.w	r5, r1, sl
 8000418:	eb64 0403 	sbc.w	r4, r4, r3
 800041c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000420:	40fd      	lsrs	r5, r7
 8000422:	40fc      	lsrs	r4, r7
 8000424:	ea4c 0505 	orr.w	r5, ip, r5
 8000428:	e9c6 5400 	strd	r5, r4, [r6]
 800042c:	2700      	movs	r7, #0
 800042e:	e747      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f703 	lsr.w	r7, r0, r3
 8000438:	4095      	lsls	r5, r2
 800043a:	fa01 f002 	lsl.w	r0, r1, r2
 800043e:	fa21 f303 	lsr.w	r3, r1, r3
 8000442:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000446:	4338      	orrs	r0, r7
 8000448:	0c01      	lsrs	r1, r0, #16
 800044a:	fbb3 f7fe 	udiv	r7, r3, lr
 800044e:	fa1f f885 	uxth.w	r8, r5
 8000452:	fb0e 3317 	mls	r3, lr, r7, r3
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb07 f308 	mul.w	r3, r7, r8
 800045e:	428b      	cmp	r3, r1
 8000460:	fa04 f402 	lsl.w	r4, r4, r2
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x256>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f107 3cff 	add.w	ip, r7, #4294967295
 800046c:	d22f      	bcs.n	80004ce <__udivmoddi4+0x2ae>
 800046e:	428b      	cmp	r3, r1
 8000470:	d92d      	bls.n	80004ce <__udivmoddi4+0x2ae>
 8000472:	3f02      	subs	r7, #2
 8000474:	4429      	add	r1, r5
 8000476:	1acb      	subs	r3, r1, r3
 8000478:	b281      	uxth	r1, r0
 800047a:	fbb3 f0fe 	udiv	r0, r3, lr
 800047e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb00 f308 	mul.w	r3, r0, r8
 800048a:	428b      	cmp	r3, r1
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x27e>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f100 3cff 	add.w	ip, r0, #4294967295
 8000494:	d217      	bcs.n	80004c6 <__udivmoddi4+0x2a6>
 8000496:	428b      	cmp	r3, r1
 8000498:	d915      	bls.n	80004c6 <__udivmoddi4+0x2a6>
 800049a:	3802      	subs	r0, #2
 800049c:	4429      	add	r1, r5
 800049e:	1ac9      	subs	r1, r1, r3
 80004a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a4:	e73b      	b.n	800031e <__udivmoddi4+0xfe>
 80004a6:	4637      	mov	r7, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e709      	b.n	80002c0 <__udivmoddi4+0xa0>
 80004ac:	4607      	mov	r7, r0
 80004ae:	e6e7      	b.n	8000280 <__udivmoddi4+0x60>
 80004b0:	4618      	mov	r0, r3
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x8c>
 80004b4:	4541      	cmp	r1, r8
 80004b6:	d2ab      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004bc:	eb69 020e 	sbc.w	r2, r9, lr
 80004c0:	3801      	subs	r0, #1
 80004c2:	4613      	mov	r3, r2
 80004c4:	e7a4      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c6:	4660      	mov	r0, ip
 80004c8:	e7e9      	b.n	800049e <__udivmoddi4+0x27e>
 80004ca:	4618      	mov	r0, r3
 80004cc:	e795      	b.n	80003fa <__udivmoddi4+0x1da>
 80004ce:	4667      	mov	r7, ip
 80004d0:	e7d1      	b.n	8000476 <__udivmoddi4+0x256>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e77c      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	442c      	add	r4, r5
 80004da:	e747      	b.n	800036c <__udivmoddi4+0x14c>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	442b      	add	r3, r5
 80004e2:	e72f      	b.n	8000344 <__udivmoddi4+0x124>
 80004e4:	4638      	mov	r0, r7
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xda>
 80004e8:	4637      	mov	r7, r6
 80004ea:	e6e9      	b.n	80002c0 <__udivmoddi4+0xa0>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f000 f992 	bl	800081c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f8:	f000 f82e 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fc:	f000 f88c 	bl	8000618 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000500:	f001 f8d2 	bl	80016a8 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  xQueue = xQueueCreate(10, sizeof( unsigned long ));
 8000504:	2200      	movs	r2, #0
 8000506:	2104      	movs	r1, #4
 8000508:	200a      	movs	r0, #10
 800050a:	f001 fbce 	bl	8001caa <xQueueGenericCreate>
 800050e:	4602      	mov	r2, r0
 8000510:	4b0a      	ldr	r3, [pc, #40]	; (800053c <main+0x4c>)
 8000512:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000514:	4a0a      	ldr	r2, [pc, #40]	; (8000540 <main+0x50>)
 8000516:	2100      	movs	r1, #0
 8000518:	480a      	ldr	r0, [pc, #40]	; (8000544 <main+0x54>)
 800051a:	f001 f92f 	bl	800177c <osThreadNew>
 800051e:	4602      	mov	r2, r0
 8000520:	4b09      	ldr	r3, [pc, #36]	; (8000548 <main+0x58>)
 8000522:	601a      	str	r2, [r3, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000524:	4a09      	ldr	r2, [pc, #36]	; (800054c <main+0x5c>)
 8000526:	2100      	movs	r1, #0
 8000528:	4809      	ldr	r0, [pc, #36]	; (8000550 <main+0x60>)
 800052a:	f001 f927 	bl	800177c <osThreadNew>
 800052e:	4602      	mov	r2, r0
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <main+0x64>)
 8000532:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000534:	f001 f8ec 	bl	8001710 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000538:	e7fe      	b.n	8000538 <main+0x48>
 800053a:	bf00      	nop
 800053c:	2000493c 	.word	0x2000493c
 8000540:	08004254 	.word	0x08004254
 8000544:	08000681 	.word	0x08000681
 8000548:	20004934 	.word	0x20004934
 800054c:	08004278 	.word	0x08004278
 8000550:	080006b5 	.word	0x080006b5
 8000554:	20004938 	.word	0x20004938

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b094      	sub	sp, #80	; 0x50
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0320 	add.w	r3, r7, #32
 8000562:	2230      	movs	r2, #48	; 0x30
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f003 fe47 	bl	80041fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	f107 030c 	add.w	r3, r7, #12
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
 800057a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800057c:	2300      	movs	r3, #0
 800057e:	60bb      	str	r3, [r7, #8]
 8000580:	4b23      	ldr	r3, [pc, #140]	; (8000610 <SystemClock_Config+0xb8>)
 8000582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000584:	4a22      	ldr	r2, [pc, #136]	; (8000610 <SystemClock_Config+0xb8>)
 8000586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800058a:	6413      	str	r3, [r2, #64]	; 0x40
 800058c:	4b20      	ldr	r3, [pc, #128]	; (8000610 <SystemClock_Config+0xb8>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000594:	60bb      	str	r3, [r7, #8]
 8000596:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000598:	2300      	movs	r3, #0
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	4b1d      	ldr	r3, [pc, #116]	; (8000614 <SystemClock_Config+0xbc>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005a4:	4a1b      	ldr	r2, [pc, #108]	; (8000614 <SystemClock_Config+0xbc>)
 80005a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005aa:	6013      	str	r3, [r2, #0]
 80005ac:	4b19      	ldr	r3, [pc, #100]	; (8000614 <SystemClock_Config+0xbc>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005b8:	2302      	movs	r3, #2
 80005ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005bc:	2301      	movs	r3, #1
 80005be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c0:	2310      	movs	r3, #16
 80005c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005c4:	2300      	movs	r3, #0
 80005c6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c8:	f107 0320 	add.w	r3, r7, #32
 80005cc:	4618      	mov	r0, r3
 80005ce:	f000 fc5b 	bl	8000e88 <HAL_RCC_OscConfig>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005d8:	f000 f884 	bl	80006e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005dc:	230f      	movs	r3, #15
 80005de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005e0:	2300      	movs	r3, #0
 80005e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e8:	2300      	movs	r3, #0
 80005ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ec:	2300      	movs	r3, #0
 80005ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 feb6 	bl	8001368 <HAL_RCC_ClockConfig>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000602:	f000 f86f 	bl	80006e4 <Error_Handler>
  }
}
 8000606:	bf00      	nop
 8000608:	3750      	adds	r7, #80	; 0x50
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40023800 	.word	0x40023800
 8000614:	40007000 	.word	0x40007000

08000618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062c:	2300      	movs	r3, #0
 800062e:	603b      	str	r3, [r7, #0]
 8000630:	4b11      	ldr	r3, [pc, #68]	; (8000678 <MX_GPIO_Init+0x60>)
 8000632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000634:	4a10      	ldr	r2, [pc, #64]	; (8000678 <MX_GPIO_Init+0x60>)
 8000636:	f043 0302 	orr.w	r3, r3, #2
 800063a:	6313      	str	r3, [r2, #48]	; 0x30
 800063c:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <MX_GPIO_Init+0x60>)
 800063e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000640:	f003 0302 	and.w	r3, r3, #2
 8000644:	603b      	str	r3, [r7, #0]
 8000646:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800064e:	480b      	ldr	r0, [pc, #44]	; (800067c <MX_GPIO_Init+0x64>)
 8000650:	f000 fbe6 	bl	8000e20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 8000654:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000658:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065a:	2301      	movs	r3, #1
 800065c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	4619      	mov	r1, r3
 800066a:	4804      	ldr	r0, [pc, #16]	; (800067c <MX_GPIO_Init+0x64>)
 800066c:	f000 fa2e 	bl	8000acc <HAL_GPIO_Init>

}
 8000670:	bf00      	nop
 8000672:	3718      	adds	r7, #24
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40023800 	.word	0x40023800
 800067c:	40020400 	.word	0x40020400

08000680 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	unsigned long pxMessage = 1;
 8000688:	2301      	movs	r3, #1
 800068a:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  if( xQueue != 0 ) {
 800068c:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <StartDefaultTask+0x30>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d0fb      	beq.n	800068c <StartDefaultTask+0xc>
	        xQueueSend( xQueue, ( void * ) &pxMessage, ( TickType_t ) 0 );
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <StartDefaultTask+0x30>)
 8000696:	6818      	ldr	r0, [r3, #0]
 8000698:	f107 010c 	add.w	r1, r7, #12
 800069c:	2300      	movs	r3, #0
 800069e:	2200      	movs	r2, #0
 80006a0:	f001 fb66 	bl	8001d70 <xQueueGenericSend>
	        osDelay(2000);
 80006a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006a8:	f001 f90e 	bl	80018c8 <osDelay>
	  if( xQueue != 0 ) {
 80006ac:	e7ee      	b.n	800068c <StartDefaultTask+0xc>
 80006ae:	bf00      	nop
 80006b0:	2000493c 	.word	0x2000493c

080006b4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
	unsigned long pxMessage;
  for(;;)
  {
	  if( xQueueReceive( xQueue,(void *) &( pxMessage ), ( TickType_t ) 10 ) )
 80006bc:	4b07      	ldr	r3, [pc, #28]	; (80006dc <StartTask02+0x28>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f107 010c 	add.w	r1, r7, #12
 80006c4:	220a      	movs	r2, #10
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 fce0 	bl	800208c <xQueueReceive>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d0f4      	beq.n	80006bc <StartTask02+0x8>
	  {
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80006d2:	2180      	movs	r1, #128	; 0x80
 80006d4:	4802      	ldr	r0, [pc, #8]	; (80006e0 <StartTask02+0x2c>)
 80006d6:	f000 fbbc 	bl	8000e52 <HAL_GPIO_TogglePin>
	  if( xQueueReceive( xQueue,(void *) &( pxMessage ), ( TickType_t ) 10 ) )
 80006da:	e7ef      	b.n	80006bc <StartTask02+0x8>
 80006dc:	2000493c 	.word	0x2000493c
 80006e0:	40020400 	.word	0x40020400

080006e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
	...

080006f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	4b12      	ldr	r3, [pc, #72]	; (8000748 <HAL_MspInit+0x54>)
 8000700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000702:	4a11      	ldr	r2, [pc, #68]	; (8000748 <HAL_MspInit+0x54>)
 8000704:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000708:	6453      	str	r3, [r2, #68]	; 0x44
 800070a:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <HAL_MspInit+0x54>)
 800070c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	603b      	str	r3, [r7, #0]
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <HAL_MspInit+0x54>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071e:	4a0a      	ldr	r2, [pc, #40]	; (8000748 <HAL_MspInit+0x54>)
 8000720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000724:	6413      	str	r3, [r2, #64]	; 0x40
 8000726:	4b08      	ldr	r3, [pc, #32]	; (8000748 <HAL_MspInit+0x54>)
 8000728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072e:	603b      	str	r3, [r7, #0]
 8000730:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	210f      	movs	r1, #15
 8000736:	f06f 0001 	mvn.w	r0, #1
 800073a:	f000 f99e 	bl	8000a7a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800

0800074c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr

0800075a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075a:	b480      	push	{r7}
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800075e:	e7fe      	b.n	800075e <HardFault_Handler+0x4>

08000760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000764:	e7fe      	b.n	8000764 <MemManage_Handler+0x4>

08000766 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076a:	e7fe      	b.n	800076a <BusFault_Handler+0x4>

0800076c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000770:	e7fe      	b.n	8000770 <UsageFault_Handler+0x4>

08000772 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000772:	b480      	push	{r7}
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000784:	f000 f89c 	bl	80008c0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000788:	f002 fcd0 	bl	800312c <xTaskGetSchedulerState>
 800078c:	4603      	mov	r3, r0
 800078e:	2b01      	cmp	r3, #1
 8000790:	d001      	beq.n	8000796 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000792:	f003 faa1 	bl	8003cd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007a0:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <SystemInit+0x28>)
 80007a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007a6:	4a07      	ldr	r2, [pc, #28]	; (80007c4 <SystemInit+0x28>)
 80007a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <SystemInit+0x28>)
 80007b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007b6:	609a      	str	r2, [r3, #8]
#endif
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80007c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000800 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80007cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80007ce:	e003      	b.n	80007d8 <LoopCopyDataInit>

080007d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80007d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80007d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80007d6:	3104      	adds	r1, #4

080007d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80007d8:	480b      	ldr	r0, [pc, #44]	; (8000808 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80007dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80007de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80007e0:	d3f6      	bcc.n	80007d0 <CopyDataInit>
  ldr  r2, =_sbss
 80007e2:	4a0b      	ldr	r2, [pc, #44]	; (8000810 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80007e4:	e002      	b.n	80007ec <LoopFillZerobss>

080007e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80007e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80007e8:	f842 3b04 	str.w	r3, [r2], #4

080007ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80007ec:	4b09      	ldr	r3, [pc, #36]	; (8000814 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80007ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80007f0:	d3f9      	bcc.n	80007e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80007f2:	f7ff ffd3 	bl	800079c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007f6:	f003 fcd1 	bl	800419c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007fa:	f7ff fe79 	bl	80004f0 <main>
  bx  lr    
 80007fe:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000800:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000804:	080042bc 	.word	0x080042bc
  ldr  r0, =_sdata
 8000808:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800080c:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000810:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8000814:	20004984 	.word	0x20004984

08000818 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000818:	e7fe      	b.n	8000818 <ADC_IRQHandler>
	...

0800081c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000820:	4b0e      	ldr	r3, [pc, #56]	; (800085c <HAL_Init+0x40>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a0d      	ldr	r2, [pc, #52]	; (800085c <HAL_Init+0x40>)
 8000826:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800082a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800082c:	4b0b      	ldr	r3, [pc, #44]	; (800085c <HAL_Init+0x40>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a0a      	ldr	r2, [pc, #40]	; (800085c <HAL_Init+0x40>)
 8000832:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000836:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <HAL_Init+0x40>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a07      	ldr	r2, [pc, #28]	; (800085c <HAL_Init+0x40>)
 800083e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000844:	2003      	movs	r0, #3
 8000846:	f000 f90d 	bl	8000a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800084a:	200f      	movs	r0, #15
 800084c:	f000 f808 	bl	8000860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000850:	f7ff ff50 	bl	80006f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000854:	2300      	movs	r3, #0
}
 8000856:	4618      	mov	r0, r3
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40023c00 	.word	0x40023c00

08000860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000868:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <HAL_InitTick+0x54>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <HAL_InitTick+0x58>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	4619      	mov	r1, r3
 8000872:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000876:	fbb3 f3f1 	udiv	r3, r3, r1
 800087a:	fbb2 f3f3 	udiv	r3, r2, r3
 800087e:	4618      	mov	r0, r3
 8000880:	f000 f917 	bl	8000ab2 <HAL_SYSTICK_Config>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800088a:	2301      	movs	r3, #1
 800088c:	e00e      	b.n	80008ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2b0f      	cmp	r3, #15
 8000892:	d80a      	bhi.n	80008aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000894:	2200      	movs	r2, #0
 8000896:	6879      	ldr	r1, [r7, #4]
 8000898:	f04f 30ff 	mov.w	r0, #4294967295
 800089c:	f000 f8ed 	bl	8000a7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008a0:	4a06      	ldr	r2, [pc, #24]	; (80008bc <HAL_InitTick+0x5c>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008a6:	2300      	movs	r3, #0
 80008a8:	e000      	b.n	80008ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008aa:	2301      	movs	r3, #1
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000000 	.word	0x20000000
 80008b8:	20000008 	.word	0x20000008
 80008bc:	20000004 	.word	0x20000004

080008c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008c4:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <HAL_IncTick+0x20>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	461a      	mov	r2, r3
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <HAL_IncTick+0x24>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4413      	add	r3, r2
 80008d0:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <HAL_IncTick+0x24>)
 80008d2:	6013      	str	r3, [r2, #0]
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	20000008 	.word	0x20000008
 80008e4:	20004940 	.word	0x20004940

080008e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  return uwTick;
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <HAL_GetTick+0x14>)
 80008ee:	681b      	ldr	r3, [r3, #0]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20004940 	.word	0x20004940

08000900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f003 0307 	and.w	r3, r3, #7
 800090e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000910:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <__NVIC_SetPriorityGrouping+0x44>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000916:	68ba      	ldr	r2, [r7, #8]
 8000918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800091c:	4013      	ands	r3, r2
 800091e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000928:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800092c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000932:	4a04      	ldr	r2, [pc, #16]	; (8000944 <__NVIC_SetPriorityGrouping+0x44>)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	60d3      	str	r3, [r2, #12]
}
 8000938:	bf00      	nop
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800094c:	4b04      	ldr	r3, [pc, #16]	; (8000960 <__NVIC_GetPriorityGrouping+0x18>)
 800094e:	68db      	ldr	r3, [r3, #12]
 8000950:	0a1b      	lsrs	r3, r3, #8
 8000952:	f003 0307 	and.w	r3, r3, #7
}
 8000956:	4618      	mov	r0, r3
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	6039      	str	r1, [r7, #0]
 800096e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000974:	2b00      	cmp	r3, #0
 8000976:	db0a      	blt.n	800098e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	b2da      	uxtb	r2, r3
 800097c:	490c      	ldr	r1, [pc, #48]	; (80009b0 <__NVIC_SetPriority+0x4c>)
 800097e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000982:	0112      	lsls	r2, r2, #4
 8000984:	b2d2      	uxtb	r2, r2
 8000986:	440b      	add	r3, r1
 8000988:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800098c:	e00a      	b.n	80009a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	b2da      	uxtb	r2, r3
 8000992:	4908      	ldr	r1, [pc, #32]	; (80009b4 <__NVIC_SetPriority+0x50>)
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	f003 030f 	and.w	r3, r3, #15
 800099a:	3b04      	subs	r3, #4
 800099c:	0112      	lsls	r2, r2, #4
 800099e:	b2d2      	uxtb	r2, r2
 80009a0:	440b      	add	r3, r1
 80009a2:	761a      	strb	r2, [r3, #24]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr
 80009b0:	e000e100 	.word	0xe000e100
 80009b4:	e000ed00 	.word	0xe000ed00

080009b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b089      	sub	sp, #36	; 0x24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f003 0307 	and.w	r3, r3, #7
 80009ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009cc:	69fb      	ldr	r3, [r7, #28]
 80009ce:	f1c3 0307 	rsb	r3, r3, #7
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	bf28      	it	cs
 80009d6:	2304      	movcs	r3, #4
 80009d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3304      	adds	r3, #4
 80009de:	2b06      	cmp	r3, #6
 80009e0:	d902      	bls.n	80009e8 <NVIC_EncodePriority+0x30>
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	3b03      	subs	r3, #3
 80009e6:	e000      	b.n	80009ea <NVIC_EncodePriority+0x32>
 80009e8:	2300      	movs	r3, #0
 80009ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ec:	f04f 32ff 	mov.w	r2, #4294967295
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	43da      	mvns	r2, r3
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	401a      	ands	r2, r3
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a00:	f04f 31ff 	mov.w	r1, #4294967295
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0a:	43d9      	mvns	r1, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a10:	4313      	orrs	r3, r2
         );
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3724      	adds	r7, #36	; 0x24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
	...

08000a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a30:	d301      	bcc.n	8000a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a32:	2301      	movs	r3, #1
 8000a34:	e00f      	b.n	8000a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a36:	4a0a      	ldr	r2, [pc, #40]	; (8000a60 <SysTick_Config+0x40>)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a3e:	210f      	movs	r1, #15
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	f7ff ff8e 	bl	8000964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <SysTick_Config+0x40>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a4e:	4b04      	ldr	r3, [pc, #16]	; (8000a60 <SysTick_Config+0x40>)
 8000a50:	2207      	movs	r2, #7
 8000a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	e000e010 	.word	0xe000e010

08000a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff ff47 	bl	8000900 <__NVIC_SetPriorityGrouping>
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b086      	sub	sp, #24
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	4603      	mov	r3, r0
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a8c:	f7ff ff5c 	bl	8000948 <__NVIC_GetPriorityGrouping>
 8000a90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	68b9      	ldr	r1, [r7, #8]
 8000a96:	6978      	ldr	r0, [r7, #20]
 8000a98:	f7ff ff8e 	bl	80009b8 <NVIC_EncodePriority>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff5d 	bl	8000964 <__NVIC_SetPriority>
}
 8000aaa:	bf00      	nop
 8000aac:	3718      	adds	r7, #24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b082      	sub	sp, #8
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff ffb0 	bl	8000a20 <SysTick_Config>
 8000ac0:	4603      	mov	r3, r0
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
	...

08000acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b089      	sub	sp, #36	; 0x24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ada:	2300      	movs	r3, #0
 8000adc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
 8000ae6:	e177      	b.n	8000dd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ae8:	2201      	movs	r2, #1
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	697a      	ldr	r2, [r7, #20]
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	f040 8166 	bne.w	8000dd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d00b      	beq.n	8000b26 <HAL_GPIO_Init+0x5a>
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	d007      	beq.n	8000b26 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b1a:	2b11      	cmp	r3, #17
 8000b1c:	d003      	beq.n	8000b26 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	2b12      	cmp	r3, #18
 8000b24:	d130      	bne.n	8000b88 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	689b      	ldr	r3, [r3, #8]
 8000b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	2203      	movs	r2, #3
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43db      	mvns	r3, r3
 8000b38:	69ba      	ldr	r2, [r7, #24]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	68da      	ldr	r2, [r3, #12]
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4a:	69ba      	ldr	r2, [r7, #24]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	69ba      	ldr	r2, [r7, #24]
 8000b54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	69ba      	ldr	r2, [r7, #24]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	091b      	lsrs	r3, r3, #4
 8000b72:	f003 0201 	and.w	r2, r3, #1
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7c:	69ba      	ldr	r2, [r7, #24]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	69ba      	ldr	r2, [r7, #24]
 8000b86:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	2203      	movs	r2, #3
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	69ba      	ldr	r2, [r7, #24]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	689a      	ldr	r2, [r3, #8]
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bac:	69ba      	ldr	r2, [r7, #24]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	69ba      	ldr	r2, [r7, #24]
 8000bb6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d003      	beq.n	8000bc8 <HAL_GPIO_Init+0xfc>
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	2b12      	cmp	r3, #18
 8000bc6:	d123      	bne.n	8000c10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	08da      	lsrs	r2, r3, #3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3208      	adds	r2, #8
 8000bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	f003 0307 	and.w	r3, r3, #7
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	220f      	movs	r2, #15
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	69ba      	ldr	r2, [r7, #24]
 8000be8:	4013      	ands	r3, r2
 8000bea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	691a      	ldr	r2, [r3, #16]
 8000bf0:	69fb      	ldr	r3, [r7, #28]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	69ba      	ldr	r2, [r7, #24]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000c02:	69fb      	ldr	r3, [r7, #28]
 8000c04:	08da      	lsrs	r2, r3, #3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3208      	adds	r2, #8
 8000c0a:	69b9      	ldr	r1, [r7, #24]
 8000c0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	69ba      	ldr	r2, [r7, #24]
 8000c24:	4013      	ands	r3, r2
 8000c26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f003 0203 	and.w	r2, r3, #3
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	69ba      	ldr	r2, [r7, #24]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	69ba      	ldr	r2, [r7, #24]
 8000c42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	f000 80c0 	beq.w	8000dd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	4b65      	ldr	r3, [pc, #404]	; (8000dec <HAL_GPIO_Init+0x320>)
 8000c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5a:	4a64      	ldr	r2, [pc, #400]	; (8000dec <HAL_GPIO_Init+0x320>)
 8000c5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c60:	6453      	str	r3, [r2, #68]	; 0x44
 8000c62:	4b62      	ldr	r3, [pc, #392]	; (8000dec <HAL_GPIO_Init+0x320>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c6e:	4a60      	ldr	r2, [pc, #384]	; (8000df0 <HAL_GPIO_Init+0x324>)
 8000c70:	69fb      	ldr	r3, [r7, #28]
 8000c72:	089b      	lsrs	r3, r3, #2
 8000c74:	3302      	adds	r3, #2
 8000c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	f003 0303 	and.w	r3, r3, #3
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	220f      	movs	r2, #15
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	69ba      	ldr	r2, [r7, #24]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4a57      	ldr	r2, [pc, #348]	; (8000df4 <HAL_GPIO_Init+0x328>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d037      	beq.n	8000d0a <HAL_GPIO_Init+0x23e>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4a56      	ldr	r2, [pc, #344]	; (8000df8 <HAL_GPIO_Init+0x32c>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d031      	beq.n	8000d06 <HAL_GPIO_Init+0x23a>
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a55      	ldr	r2, [pc, #340]	; (8000dfc <HAL_GPIO_Init+0x330>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d02b      	beq.n	8000d02 <HAL_GPIO_Init+0x236>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4a54      	ldr	r2, [pc, #336]	; (8000e00 <HAL_GPIO_Init+0x334>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d025      	beq.n	8000cfe <HAL_GPIO_Init+0x232>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a53      	ldr	r2, [pc, #332]	; (8000e04 <HAL_GPIO_Init+0x338>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d01f      	beq.n	8000cfa <HAL_GPIO_Init+0x22e>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a52      	ldr	r2, [pc, #328]	; (8000e08 <HAL_GPIO_Init+0x33c>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d019      	beq.n	8000cf6 <HAL_GPIO_Init+0x22a>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a51      	ldr	r2, [pc, #324]	; (8000e0c <HAL_GPIO_Init+0x340>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d013      	beq.n	8000cf2 <HAL_GPIO_Init+0x226>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a50      	ldr	r2, [pc, #320]	; (8000e10 <HAL_GPIO_Init+0x344>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d00d      	beq.n	8000cee <HAL_GPIO_Init+0x222>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a4f      	ldr	r2, [pc, #316]	; (8000e14 <HAL_GPIO_Init+0x348>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d007      	beq.n	8000cea <HAL_GPIO_Init+0x21e>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a4e      	ldr	r2, [pc, #312]	; (8000e18 <HAL_GPIO_Init+0x34c>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d101      	bne.n	8000ce6 <HAL_GPIO_Init+0x21a>
 8000ce2:	2309      	movs	r3, #9
 8000ce4:	e012      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000ce6:	230a      	movs	r3, #10
 8000ce8:	e010      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000cea:	2308      	movs	r3, #8
 8000cec:	e00e      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000cee:	2307      	movs	r3, #7
 8000cf0:	e00c      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000cf2:	2306      	movs	r3, #6
 8000cf4:	e00a      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000cf6:	2305      	movs	r3, #5
 8000cf8:	e008      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	e006      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e004      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000d02:	2302      	movs	r3, #2
 8000d04:	e002      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000d06:	2301      	movs	r3, #1
 8000d08:	e000      	b.n	8000d0c <HAL_GPIO_Init+0x240>
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	69fa      	ldr	r2, [r7, #28]
 8000d0e:	f002 0203 	and.w	r2, r2, #3
 8000d12:	0092      	lsls	r2, r2, #2
 8000d14:	4093      	lsls	r3, r2
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d1c:	4934      	ldr	r1, [pc, #208]	; (8000df0 <HAL_GPIO_Init+0x324>)
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	089b      	lsrs	r3, r3, #2
 8000d22:	3302      	adds	r3, #2
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d2a:	4b3c      	ldr	r3, [pc, #240]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	43db      	mvns	r3, r3
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	4013      	ands	r3, r2
 8000d38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d003      	beq.n	8000d4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000d46:	69ba      	ldr	r2, [r7, #24]
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000d4e:	4a33      	ldr	r2, [pc, #204]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000d54:	4b31      	ldr	r3, [pc, #196]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	43db      	mvns	r3, r3
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	4013      	ands	r3, r2
 8000d62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d003      	beq.n	8000d78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000d78:	4a28      	ldr	r2, [pc, #160]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d7e:	4b27      	ldr	r3, [pc, #156]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	43db      	mvns	r3, r3
 8000d88:	69ba      	ldr	r2, [r7, #24]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d003      	beq.n	8000da2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000d9a:	69ba      	ldr	r2, [r7, #24]
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000da2:	4a1e      	ldr	r2, [pc, #120]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000da8:	4b1c      	ldr	r3, [pc, #112]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	43db      	mvns	r3, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4013      	ands	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d003      	beq.n	8000dcc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000dc4:	69ba      	ldr	r2, [r7, #24]
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000dcc:	4a13      	ldr	r2, [pc, #76]	; (8000e1c <HAL_GPIO_Init+0x350>)
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	61fb      	str	r3, [r7, #28]
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	f67f ae84 	bls.w	8000ae8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000de0:	bf00      	nop
 8000de2:	3724      	adds	r7, #36	; 0x24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40013800 	.word	0x40013800
 8000df4:	40020000 	.word	0x40020000
 8000df8:	40020400 	.word	0x40020400
 8000dfc:	40020800 	.word	0x40020800
 8000e00:	40020c00 	.word	0x40020c00
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40021400 	.word	0x40021400
 8000e0c:	40021800 	.word	0x40021800
 8000e10:	40021c00 	.word	0x40021c00
 8000e14:	40022000 	.word	0x40022000
 8000e18:	40022400 	.word	0x40022400
 8000e1c:	40013c00 	.word	0x40013c00

08000e20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	807b      	strh	r3, [r7, #2]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e30:	787b      	ldrb	r3, [r7, #1]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e36:	887a      	ldrh	r2, [r7, #2]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000e3c:	e003      	b.n	8000e46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000e3e:	887b      	ldrh	r3, [r7, #2]
 8000e40:	041a      	lsls	r2, r3, #16
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	619a      	str	r2, [r3, #24]
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e52:	b480      	push	{r7}
 8000e54:	b083      	sub	sp, #12
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	460b      	mov	r3, r1
 8000e5c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	695a      	ldr	r2, [r3, #20]
 8000e62:	887b      	ldrh	r3, [r7, #2]
 8000e64:	401a      	ands	r2, r3
 8000e66:	887b      	ldrh	r3, [r7, #2]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d104      	bne.n	8000e76 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000e6c:	887b      	ldrh	r3, [r7, #2]
 8000e6e:	041a      	lsls	r2, r3, #16
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000e74:	e002      	b.n	8000e7c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000e76:	887a      	ldrh	r2, [r7, #2]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	619a      	str	r2, [r3, #24]
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d101      	bne.n	8000e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e25b      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d075      	beq.n	8000f92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ea6:	4ba3      	ldr	r3, [pc, #652]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	f003 030c 	and.w	r3, r3, #12
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	d00c      	beq.n	8000ecc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000eb2:	4ba0      	ldr	r3, [pc, #640]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000eba:	2b08      	cmp	r3, #8
 8000ebc:	d112      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ebe:	4b9d      	ldr	r3, [pc, #628]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ec6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000eca:	d10b      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ecc:	4b99      	ldr	r3, [pc, #612]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d05b      	beq.n	8000f90 <HAL_RCC_OscConfig+0x108>
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d157      	bne.n	8000f90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e236      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000eec:	d106      	bne.n	8000efc <HAL_RCC_OscConfig+0x74>
 8000eee:	4b91      	ldr	r3, [pc, #580]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a90      	ldr	r2, [pc, #576]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ef8:	6013      	str	r3, [r2, #0]
 8000efa:	e01d      	b.n	8000f38 <HAL_RCC_OscConfig+0xb0>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f04:	d10c      	bne.n	8000f20 <HAL_RCC_OscConfig+0x98>
 8000f06:	4b8b      	ldr	r3, [pc, #556]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a8a      	ldr	r2, [pc, #552]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	4b88      	ldr	r3, [pc, #544]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a87      	ldr	r2, [pc, #540]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f1c:	6013      	str	r3, [r2, #0]
 8000f1e:	e00b      	b.n	8000f38 <HAL_RCC_OscConfig+0xb0>
 8000f20:	4b84      	ldr	r3, [pc, #528]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a83      	ldr	r2, [pc, #524]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	4b81      	ldr	r3, [pc, #516]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a80      	ldr	r2, [pc, #512]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d013      	beq.n	8000f68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f40:	f7ff fcd2 	bl	80008e8 <HAL_GetTick>
 8000f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f46:	e008      	b.n	8000f5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f48:	f7ff fcce 	bl	80008e8 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b64      	cmp	r3, #100	; 0x64
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e1fb      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f5a:	4b76      	ldr	r3, [pc, #472]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d0f0      	beq.n	8000f48 <HAL_RCC_OscConfig+0xc0>
 8000f66:	e014      	b.n	8000f92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f68:	f7ff fcbe 	bl	80008e8 <HAL_GetTick>
 8000f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f70:	f7ff fcba 	bl	80008e8 <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b64      	cmp	r3, #100	; 0x64
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e1e7      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f82:	4b6c      	ldr	r3, [pc, #432]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1f0      	bne.n	8000f70 <HAL_RCC_OscConfig+0xe8>
 8000f8e:	e000      	b.n	8000f92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d063      	beq.n	8001066 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f9e:	4b65      	ldr	r3, [pc, #404]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f003 030c 	and.w	r3, r3, #12
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d00b      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000faa:	4b62      	ldr	r3, [pc, #392]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fb2:	2b08      	cmp	r3, #8
 8000fb4:	d11c      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000fb6:	4b5f      	ldr	r3, [pc, #380]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d116      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc2:	4b5c      	ldr	r3, [pc, #368]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d005      	beq.n	8000fda <HAL_RCC_OscConfig+0x152>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d001      	beq.n	8000fda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e1bb      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fda:	4b56      	ldr	r3, [pc, #344]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	691b      	ldr	r3, [r3, #16]
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	4952      	ldr	r1, [pc, #328]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8000fea:	4313      	orrs	r3, r2
 8000fec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fee:	e03a      	b.n	8001066 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d020      	beq.n	800103a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff8:	4b4f      	ldr	r3, [pc, #316]	; (8001138 <HAL_RCC_OscConfig+0x2b0>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fc73 	bl	80008e8 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001006:	f7ff fc6f 	bl	80008e8 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e19c      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001018:	4b46      	ldr	r3, [pc, #280]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	2b00      	cmp	r3, #0
 8001022:	d0f0      	beq.n	8001006 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001024:	4b43      	ldr	r3, [pc, #268]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	691b      	ldr	r3, [r3, #16]
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	4940      	ldr	r1, [pc, #256]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8001034:	4313      	orrs	r3, r2
 8001036:	600b      	str	r3, [r1, #0]
 8001038:	e015      	b.n	8001066 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800103a:	4b3f      	ldr	r3, [pc, #252]	; (8001138 <HAL_RCC_OscConfig+0x2b0>)
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001040:	f7ff fc52 	bl	80008e8 <HAL_GetTick>
 8001044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001048:	f7ff fc4e 	bl	80008e8 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e17b      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800105a:	4b36      	ldr	r3, [pc, #216]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1f0      	bne.n	8001048 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d030      	beq.n	80010d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d016      	beq.n	80010a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800107a:	4b30      	ldr	r3, [pc, #192]	; (800113c <HAL_RCC_OscConfig+0x2b4>)
 800107c:	2201      	movs	r2, #1
 800107e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001080:	f7ff fc32 	bl	80008e8 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001088:	f7ff fc2e 	bl	80008e8 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b02      	cmp	r3, #2
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e15b      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800109a:	4b26      	ldr	r3, [pc, #152]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 800109c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d0f0      	beq.n	8001088 <HAL_RCC_OscConfig+0x200>
 80010a6:	e015      	b.n	80010d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <HAL_RCC_OscConfig+0x2b4>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ae:	f7ff fc1b 	bl	80008e8 <HAL_GetTick>
 80010b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b4:	e008      	b.n	80010c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010b6:	f7ff fc17 	bl	80008e8 <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d901      	bls.n	80010c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80010c4:	2303      	movs	r3, #3
 80010c6:	e144      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010c8:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 80010ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010cc:	f003 0302 	and.w	r3, r3, #2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1f0      	bne.n	80010b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0304 	and.w	r3, r3, #4
 80010dc:	2b00      	cmp	r3, #0
 80010de:	f000 80a0 	beq.w	8001222 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010e2:	2300      	movs	r3, #0
 80010e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 80010e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d10f      	bne.n	8001112 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 80010fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001100:	6413      	str	r3, [r2, #64]	; 0x40
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <HAL_RCC_OscConfig+0x2ac>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800110e:	2301      	movs	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <HAL_RCC_OscConfig+0x2b8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800111a:	2b00      	cmp	r3, #0
 800111c:	d121      	bne.n	8001162 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800111e:	4b08      	ldr	r3, [pc, #32]	; (8001140 <HAL_RCC_OscConfig+0x2b8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a07      	ldr	r2, [pc, #28]	; (8001140 <HAL_RCC_OscConfig+0x2b8>)
 8001124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001128:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800112a:	f7ff fbdd 	bl	80008e8 <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001130:	e011      	b.n	8001156 <HAL_RCC_OscConfig+0x2ce>
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800
 8001138:	42470000 	.word	0x42470000
 800113c:	42470e80 	.word	0x42470e80
 8001140:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001144:	f7ff fbd0 	bl	80008e8 <HAL_GetTick>
 8001148:	4602      	mov	r2, r0
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d901      	bls.n	8001156 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e0fd      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001156:	4b81      	ldr	r3, [pc, #516]	; (800135c <HAL_RCC_OscConfig+0x4d4>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f0      	beq.n	8001144 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d106      	bne.n	8001178 <HAL_RCC_OscConfig+0x2f0>
 800116a:	4b7d      	ldr	r3, [pc, #500]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 800116c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800116e:	4a7c      	ldr	r2, [pc, #496]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6713      	str	r3, [r2, #112]	; 0x70
 8001176:	e01c      	b.n	80011b2 <HAL_RCC_OscConfig+0x32a>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	2b05      	cmp	r3, #5
 800117e:	d10c      	bne.n	800119a <HAL_RCC_OscConfig+0x312>
 8001180:	4b77      	ldr	r3, [pc, #476]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001184:	4a76      	ldr	r2, [pc, #472]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001186:	f043 0304 	orr.w	r3, r3, #4
 800118a:	6713      	str	r3, [r2, #112]	; 0x70
 800118c:	4b74      	ldr	r3, [pc, #464]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 800118e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001190:	4a73      	ldr	r2, [pc, #460]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	6713      	str	r3, [r2, #112]	; 0x70
 8001198:	e00b      	b.n	80011b2 <HAL_RCC_OscConfig+0x32a>
 800119a:	4b71      	ldr	r3, [pc, #452]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 800119c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800119e:	4a70      	ldr	r2, [pc, #448]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 80011a0:	f023 0301 	bic.w	r3, r3, #1
 80011a4:	6713      	str	r3, [r2, #112]	; 0x70
 80011a6:	4b6e      	ldr	r3, [pc, #440]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 80011a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011aa:	4a6d      	ldr	r2, [pc, #436]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 80011ac:	f023 0304 	bic.w	r3, r3, #4
 80011b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d015      	beq.n	80011e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ba:	f7ff fb95 	bl	80008e8 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011c0:	e00a      	b.n	80011d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011c2:	f7ff fb91 	bl	80008e8 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e0bc      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011d8:	4b61      	ldr	r3, [pc, #388]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 80011da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d0ee      	beq.n	80011c2 <HAL_RCC_OscConfig+0x33a>
 80011e4:	e014      	b.n	8001210 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e6:	f7ff fb7f 	bl	80008e8 <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011ec:	e00a      	b.n	8001204 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011ee:	f7ff fb7b 	bl	80008e8 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e0a6      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001204:	4b56      	ldr	r3, [pc, #344]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1ee      	bne.n	80011ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001210:	7dfb      	ldrb	r3, [r7, #23]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d105      	bne.n	8001222 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001216:	4b52      	ldr	r3, [pc, #328]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	4a51      	ldr	r2, [pc, #324]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 800121c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001220:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 8092 	beq.w	8001350 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800122c:	4b4c      	ldr	r3, [pc, #304]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f003 030c 	and.w	r3, r3, #12
 8001234:	2b08      	cmp	r3, #8
 8001236:	d05c      	beq.n	80012f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	2b02      	cmp	r3, #2
 800123e:	d141      	bne.n	80012c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001240:	4b48      	ldr	r3, [pc, #288]	; (8001364 <HAL_RCC_OscConfig+0x4dc>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001246:	f7ff fb4f 	bl	80008e8 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800124e:	f7ff fb4b 	bl	80008e8 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e078      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001260:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1f0      	bne.n	800124e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	69da      	ldr	r2, [r3, #28]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	431a      	orrs	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127a:	019b      	lsls	r3, r3, #6
 800127c:	431a      	orrs	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001282:	085b      	lsrs	r3, r3, #1
 8001284:	3b01      	subs	r3, #1
 8001286:	041b      	lsls	r3, r3, #16
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128e:	061b      	lsls	r3, r3, #24
 8001290:	4933      	ldr	r1, [pc, #204]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001292:	4313      	orrs	r3, r2
 8001294:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001296:	4b33      	ldr	r3, [pc, #204]	; (8001364 <HAL_RCC_OscConfig+0x4dc>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129c:	f7ff fb24 	bl	80008e8 <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012a4:	f7ff fb20 	bl	80008e8 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e04d      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d0f0      	beq.n	80012a4 <HAL_RCC_OscConfig+0x41c>
 80012c2:	e045      	b.n	8001350 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012c4:	4b27      	ldr	r3, [pc, #156]	; (8001364 <HAL_RCC_OscConfig+0x4dc>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ca:	f7ff fb0d 	bl	80008e8 <HAL_GetTick>
 80012ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012d2:	f7ff fb09 	bl	80008e8 <HAL_GetTick>
 80012d6:	4602      	mov	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e036      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012e4:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1f0      	bne.n	80012d2 <HAL_RCC_OscConfig+0x44a>
 80012f0:	e02e      	b.n	8001350 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d101      	bne.n	80012fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e029      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80012fe:	4b18      	ldr	r3, [pc, #96]	; (8001360 <HAL_RCC_OscConfig+0x4d8>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	429a      	cmp	r2, r3
 8001310:	d11c      	bne.n	800134c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800131c:	429a      	cmp	r2, r3
 800131e:	d115      	bne.n	800134c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001320:	68fa      	ldr	r2, [r7, #12]
 8001322:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001326:	4013      	ands	r3, r2
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800132c:	4293      	cmp	r3, r2
 800132e:	d10d      	bne.n	800134c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800133a:	429a      	cmp	r2, r3
 800133c:	d106      	bne.n	800134c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001348:	429a      	cmp	r2, r3
 800134a:	d001      	beq.n	8001350 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40007000 	.word	0x40007000
 8001360:	40023800 	.word	0x40023800
 8001364:	42470060 	.word	0x42470060

08001368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e0cc      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800137c:	4b68      	ldr	r3, [pc, #416]	; (8001520 <HAL_RCC_ClockConfig+0x1b8>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 030f 	and.w	r3, r3, #15
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	429a      	cmp	r2, r3
 8001388:	d90c      	bls.n	80013a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800138a:	4b65      	ldr	r3, [pc, #404]	; (8001520 <HAL_RCC_ClockConfig+0x1b8>)
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001392:	4b63      	ldr	r3, [pc, #396]	; (8001520 <HAL_RCC_ClockConfig+0x1b8>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	d001      	beq.n	80013a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e0b8      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0302 	and.w	r3, r3, #2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d020      	beq.n	80013f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0304 	and.w	r3, r3, #4
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d005      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013bc:	4b59      	ldr	r3, [pc, #356]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	4a58      	ldr	r2, [pc, #352]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80013c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80013c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0308 	and.w	r3, r3, #8
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d005      	beq.n	80013e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013d4:	4b53      	ldr	r3, [pc, #332]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	4a52      	ldr	r2, [pc, #328]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80013da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80013de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013e0:	4b50      	ldr	r3, [pc, #320]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	494d      	ldr	r1, [pc, #308]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d044      	beq.n	8001488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d107      	bne.n	8001416 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001406:	4b47      	ldr	r3, [pc, #284]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d119      	bne.n	8001446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e07f      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b02      	cmp	r3, #2
 800141c:	d003      	beq.n	8001426 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001422:	2b03      	cmp	r3, #3
 8001424:	d107      	bne.n	8001436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001426:	4b3f      	ldr	r3, [pc, #252]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d109      	bne.n	8001446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e06f      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001436:	4b3b      	ldr	r3, [pc, #236]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e067      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001446:	4b37      	ldr	r3, [pc, #220]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f023 0203 	bic.w	r2, r3, #3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	4934      	ldr	r1, [pc, #208]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 8001454:	4313      	orrs	r3, r2
 8001456:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001458:	f7ff fa46 	bl	80008e8 <HAL_GetTick>
 800145c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800145e:	e00a      	b.n	8001476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001460:	f7ff fa42 	bl	80008e8 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	f241 3288 	movw	r2, #5000	; 0x1388
 800146e:	4293      	cmp	r3, r2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e04f      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001476:	4b2b      	ldr	r3, [pc, #172]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f003 020c 	and.w	r2, r3, #12
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	429a      	cmp	r2, r3
 8001486:	d1eb      	bne.n	8001460 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001488:	4b25      	ldr	r3, [pc, #148]	; (8001520 <HAL_RCC_ClockConfig+0x1b8>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 030f 	and.w	r3, r3, #15
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	429a      	cmp	r2, r3
 8001494:	d20c      	bcs.n	80014b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001496:	4b22      	ldr	r3, [pc, #136]	; (8001520 <HAL_RCC_ClockConfig+0x1b8>)
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800149e:	4b20      	ldr	r3, [pc, #128]	; (8001520 <HAL_RCC_ClockConfig+0x1b8>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 030f 	and.w	r3, r3, #15
 80014a6:	683a      	ldr	r2, [r7, #0]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d001      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e032      	b.n	8001516 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d008      	beq.n	80014ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014bc:	4b19      	ldr	r3, [pc, #100]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	4916      	ldr	r1, [pc, #88]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80014ca:	4313      	orrs	r3, r2
 80014cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0308 	and.w	r3, r3, #8
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d009      	beq.n	80014ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014da:	4b12      	ldr	r3, [pc, #72]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	490e      	ldr	r1, [pc, #56]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80014ea:	4313      	orrs	r3, r2
 80014ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014ee:	f000 f821 	bl	8001534 <HAL_RCC_GetSysClockFreq>
 80014f2:	4601      	mov	r1, r0
 80014f4:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	091b      	lsrs	r3, r3, #4
 80014fa:	f003 030f 	and.w	r3, r3, #15
 80014fe:	4a0a      	ldr	r2, [pc, #40]	; (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 8001500:	5cd3      	ldrb	r3, [r2, r3]
 8001502:	fa21 f303 	lsr.w	r3, r1, r3
 8001506:	4a09      	ldr	r2, [pc, #36]	; (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001508:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <HAL_RCC_ClockConfig+0x1c8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff f9a6 	bl	8000860 <HAL_InitTick>

  return HAL_OK;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40023c00 	.word	0x40023c00
 8001524:	40023800 	.word	0x40023800
 8001528:	0800429c 	.word	0x0800429c
 800152c:	20000000 	.word	0x20000000
 8001530:	20000004 	.word	0x20000004

08001534 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800154a:	4b50      	ldr	r3, [pc, #320]	; (800168c <HAL_RCC_GetSysClockFreq+0x158>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 030c 	and.w	r3, r3, #12
 8001552:	2b04      	cmp	r3, #4
 8001554:	d007      	beq.n	8001566 <HAL_RCC_GetSysClockFreq+0x32>
 8001556:	2b08      	cmp	r3, #8
 8001558:	d008      	beq.n	800156c <HAL_RCC_GetSysClockFreq+0x38>
 800155a:	2b00      	cmp	r3, #0
 800155c:	f040 808d 	bne.w	800167a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001560:	4b4b      	ldr	r3, [pc, #300]	; (8001690 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001562:	60bb      	str	r3, [r7, #8]
       break;
 8001564:	e08c      	b.n	8001680 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001566:	4b4b      	ldr	r3, [pc, #300]	; (8001694 <HAL_RCC_GetSysClockFreq+0x160>)
 8001568:	60bb      	str	r3, [r7, #8]
      break;
 800156a:	e089      	b.n	8001680 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800156c:	4b47      	ldr	r3, [pc, #284]	; (800168c <HAL_RCC_GetSysClockFreq+0x158>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001574:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001576:	4b45      	ldr	r3, [pc, #276]	; (800168c <HAL_RCC_GetSysClockFreq+0x158>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d023      	beq.n	80015ca <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001582:	4b42      	ldr	r3, [pc, #264]	; (800168c <HAL_RCC_GetSysClockFreq+0x158>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	099b      	lsrs	r3, r3, #6
 8001588:	f04f 0400 	mov.w	r4, #0
 800158c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	ea03 0501 	and.w	r5, r3, r1
 8001598:	ea04 0602 	and.w	r6, r4, r2
 800159c:	4a3d      	ldr	r2, [pc, #244]	; (8001694 <HAL_RCC_GetSysClockFreq+0x160>)
 800159e:	fb02 f106 	mul.w	r1, r2, r6
 80015a2:	2200      	movs	r2, #0
 80015a4:	fb02 f205 	mul.w	r2, r2, r5
 80015a8:	440a      	add	r2, r1
 80015aa:	493a      	ldr	r1, [pc, #232]	; (8001694 <HAL_RCC_GetSysClockFreq+0x160>)
 80015ac:	fba5 0101 	umull	r0, r1, r5, r1
 80015b0:	1853      	adds	r3, r2, r1
 80015b2:	4619      	mov	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f04f 0400 	mov.w	r4, #0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4623      	mov	r3, r4
 80015be:	f7fe fe17 	bl	80001f0 <__aeabi_uldivmod>
 80015c2:	4603      	mov	r3, r0
 80015c4:	460c      	mov	r4, r1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	e049      	b.n	800165e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ca:	4b30      	ldr	r3, [pc, #192]	; (800168c <HAL_RCC_GetSysClockFreq+0x158>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	099b      	lsrs	r3, r3, #6
 80015d0:	f04f 0400 	mov.w	r4, #0
 80015d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	ea03 0501 	and.w	r5, r3, r1
 80015e0:	ea04 0602 	and.w	r6, r4, r2
 80015e4:	4629      	mov	r1, r5
 80015e6:	4632      	mov	r2, r6
 80015e8:	f04f 0300 	mov.w	r3, #0
 80015ec:	f04f 0400 	mov.w	r4, #0
 80015f0:	0154      	lsls	r4, r2, #5
 80015f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80015f6:	014b      	lsls	r3, r1, #5
 80015f8:	4619      	mov	r1, r3
 80015fa:	4622      	mov	r2, r4
 80015fc:	1b49      	subs	r1, r1, r5
 80015fe:	eb62 0206 	sbc.w	r2, r2, r6
 8001602:	f04f 0300 	mov.w	r3, #0
 8001606:	f04f 0400 	mov.w	r4, #0
 800160a:	0194      	lsls	r4, r2, #6
 800160c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001610:	018b      	lsls	r3, r1, #6
 8001612:	1a5b      	subs	r3, r3, r1
 8001614:	eb64 0402 	sbc.w	r4, r4, r2
 8001618:	f04f 0100 	mov.w	r1, #0
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	00e2      	lsls	r2, r4, #3
 8001622:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001626:	00d9      	lsls	r1, r3, #3
 8001628:	460b      	mov	r3, r1
 800162a:	4614      	mov	r4, r2
 800162c:	195b      	adds	r3, r3, r5
 800162e:	eb44 0406 	adc.w	r4, r4, r6
 8001632:	f04f 0100 	mov.w	r1, #0
 8001636:	f04f 0200 	mov.w	r2, #0
 800163a:	02a2      	lsls	r2, r4, #10
 800163c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001640:	0299      	lsls	r1, r3, #10
 8001642:	460b      	mov	r3, r1
 8001644:	4614      	mov	r4, r2
 8001646:	4618      	mov	r0, r3
 8001648:	4621      	mov	r1, r4
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f04f 0400 	mov.w	r4, #0
 8001650:	461a      	mov	r2, r3
 8001652:	4623      	mov	r3, r4
 8001654:	f7fe fdcc 	bl	80001f0 <__aeabi_uldivmod>
 8001658:	4603      	mov	r3, r0
 800165a:	460c      	mov	r4, r1
 800165c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800165e:	4b0b      	ldr	r3, [pc, #44]	; (800168c <HAL_RCC_GetSysClockFreq+0x158>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	0c1b      	lsrs	r3, r3, #16
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	3301      	adds	r3, #1
 800166a:	005b      	lsls	r3, r3, #1
 800166c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	fbb2 f3f3 	udiv	r3, r2, r3
 8001676:	60bb      	str	r3, [r7, #8]
      break;
 8001678:	e002      	b.n	8001680 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800167a:	4b05      	ldr	r3, [pc, #20]	; (8001690 <HAL_RCC_GetSysClockFreq+0x15c>)
 800167c:	60bb      	str	r3, [r7, #8]
      break;
 800167e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001680:	68bb      	ldr	r3, [r7, #8]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800
 8001690:	00f42400 	.word	0x00f42400
 8001694:	017d7840 	.word	0x017d7840

08001698 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016ae:	f3ef 8305 	mrs	r3, IPSR
 80016b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80016b4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d10f      	bne.n	80016da <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016ba:	f3ef 8310 	mrs	r3, PRIMASK
 80016be:	607b      	str	r3, [r7, #4]
  return(result);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d105      	bne.n	80016d2 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80016c6:	f3ef 8311 	mrs	r3, BASEPRI
 80016ca:	603b      	str	r3, [r7, #0]
  return(result);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d007      	beq.n	80016e2 <osKernelInitialize+0x3a>
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <osKernelInitialize+0x64>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d103      	bne.n	80016e2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80016da:	f06f 0305 	mvn.w	r3, #5
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e00c      	b.n	80016fc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <osKernelInitialize+0x64>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d105      	bne.n	80016f6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80016ea:	4b08      	ldr	r3, [pc, #32]	; (800170c <osKernelInitialize+0x64>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	e002      	b.n	80016fc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80016f6:	f04f 33ff 	mov.w	r3, #4294967295
 80016fa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80016fc:	68fb      	ldr	r3, [r7, #12]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	2000002c 	.word	0x2000002c

08001710 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001716:	f3ef 8305 	mrs	r3, IPSR
 800171a:	60bb      	str	r3, [r7, #8]
  return(result);
 800171c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800171e:	2b00      	cmp	r3, #0
 8001720:	d10f      	bne.n	8001742 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001722:	f3ef 8310 	mrs	r3, PRIMASK
 8001726:	607b      	str	r3, [r7, #4]
  return(result);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d105      	bne.n	800173a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800172e:	f3ef 8311 	mrs	r3, BASEPRI
 8001732:	603b      	str	r3, [r7, #0]
  return(result);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d007      	beq.n	800174a <osKernelStart+0x3a>
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <osKernelStart+0x68>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d103      	bne.n	800174a <osKernelStart+0x3a>
    stat = osErrorISR;
 8001742:	f06f 0305 	mvn.w	r3, #5
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	e010      	b.n	800176c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <osKernelStart+0x68>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d109      	bne.n	8001766 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001752:	f7ff ffa1 	bl	8001698 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <osKernelStart+0x68>)
 8001758:	2202      	movs	r2, #2
 800175a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800175c:	f001 f8b0 	bl	80028c0 <vTaskStartScheduler>
      stat = osOK;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]
 8001764:	e002      	b.n	800176c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800176c:	68fb      	ldr	r3, [r7, #12]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	2000002c 	.word	0x2000002c

0800177c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b090      	sub	sp, #64	; 0x40
 8001780:	af04      	add	r7, sp, #16
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001788:	2300      	movs	r3, #0
 800178a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800178c:	f3ef 8305 	mrs	r3, IPSR
 8001790:	61fb      	str	r3, [r7, #28]
  return(result);
 8001792:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8001794:	2b00      	cmp	r3, #0
 8001796:	f040 808f 	bne.w	80018b8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800179a:	f3ef 8310 	mrs	r3, PRIMASK
 800179e:	61bb      	str	r3, [r7, #24]
  return(result);
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d105      	bne.n	80017b2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80017a6:	f3ef 8311 	mrs	r3, BASEPRI
 80017aa:	617b      	str	r3, [r7, #20]
  return(result);
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <osThreadNew+0x3e>
 80017b2:	4b44      	ldr	r3, [pc, #272]	; (80018c4 <osThreadNew+0x148>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d07e      	beq.n	80018b8 <osThreadNew+0x13c>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d07b      	beq.n	80018b8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80017c4:	2318      	movs	r3, #24
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80017cc:	f04f 33ff 	mov.w	r3, #4294967295
 80017d0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d045      	beq.n	8001864 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d002      	beq.n	80017e6 <osThreadNew+0x6a>
        name = attr->name;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d002      	beq.n	80017f4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80017f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d008      	beq.n	800180c <osThreadNew+0x90>
 80017fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fc:	2b38      	cmp	r3, #56	; 0x38
 80017fe:	d805      	bhi.n	800180c <osThreadNew+0x90>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <osThreadNew+0x94>
        return (NULL);
 800180c:	2300      	movs	r3, #0
 800180e:	e054      	b.n	80018ba <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	695b      	ldr	r3, [r3, #20]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d003      	beq.n	8001820 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d00e      	beq.n	8001846 <osThreadNew+0xca>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	2b5b      	cmp	r3, #91	; 0x5b
 800182e:	d90a      	bls.n	8001846 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001834:	2b00      	cmp	r3, #0
 8001836:	d006      	beq.n	8001846 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d002      	beq.n	8001846 <osThreadNew+0xca>
        mem = 1;
 8001840:	2301      	movs	r3, #1
 8001842:	623b      	str	r3, [r7, #32]
 8001844:	e010      	b.n	8001868 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10c      	bne.n	8001868 <osThreadNew+0xec>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d108      	bne.n	8001868 <osThreadNew+0xec>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d104      	bne.n	8001868 <osThreadNew+0xec>
          mem = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
 8001862:	e001      	b.n	8001868 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001868:	6a3b      	ldr	r3, [r7, #32]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d110      	bne.n	8001890 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001876:	9202      	str	r2, [sp, #8]
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001882:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f000 fe49 	bl	800251c <xTaskCreateStatic>
 800188a:	4603      	mov	r3, r0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	e013      	b.n	80018b8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8001890:	6a3b      	ldr	r3, [r7, #32]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d110      	bne.n	80018b8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001898:	b29a      	uxth	r2, r3
 800189a:	f107 0310 	add.w	r3, r7, #16
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f000 fe91 	bl	80025d0 <xTaskCreate>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d001      	beq.n	80018b8 <osThreadNew+0x13c>
          hTask = NULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80018b8:	693b      	ldr	r3, [r7, #16]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3730      	adds	r7, #48	; 0x30
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	2000002c 	.word	0x2000002c

080018c8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018d0:	f3ef 8305 	mrs	r3, IPSR
 80018d4:	613b      	str	r3, [r7, #16]
  return(result);
 80018d6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d10f      	bne.n	80018fc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018dc:	f3ef 8310 	mrs	r3, PRIMASK
 80018e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d105      	bne.n	80018f4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80018e8:	f3ef 8311 	mrs	r3, BASEPRI
 80018ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d007      	beq.n	8001904 <osDelay+0x3c>
 80018f4:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <osDelay+0x58>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d103      	bne.n	8001904 <osDelay+0x3c>
    stat = osErrorISR;
 80018fc:	f06f 0305 	mvn.w	r3, #5
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	e007      	b.n	8001914 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d002      	beq.n	8001914 <osDelay+0x4c>
      vTaskDelay(ticks);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 ffa2 	bl	8002858 <vTaskDelay>
    }
  }

  return (stat);
 8001914:	697b      	ldr	r3, [r7, #20]
}
 8001916:	4618      	mov	r0, r3
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	2000002c 	.word	0x2000002c

08001924 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4a07      	ldr	r2, [pc, #28]	; (8001950 <vApplicationGetIdleTaskMemory+0x2c>)
 8001934:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	4a06      	ldr	r2, [pc, #24]	; (8001954 <vApplicationGetIdleTaskMemory+0x30>)
 800193a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2280      	movs	r2, #128	; 0x80
 8001940:	601a      	str	r2, [r3, #0]
}
 8001942:	bf00      	nop
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000030 	.word	0x20000030
 8001954:	2000008c 	.word	0x2000008c

08001958 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	4a07      	ldr	r2, [pc, #28]	; (8001984 <vApplicationGetTimerTaskMemory+0x2c>)
 8001968:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	4a06      	ldr	r2, [pc, #24]	; (8001988 <vApplicationGetTimerTaskMemory+0x30>)
 800196e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001976:	601a      	str	r2, [r3, #0]
}
 8001978:	bf00      	nop
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	2000028c 	.word	0x2000028c
 8001988:	200002e8 	.word	0x200002e8

0800198c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f103 0208 	add.w	r2, r3, #8
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f103 0208 	add.w	r2, r3, #8
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f103 0208 	add.w	r2, r3, #8
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80019e6:	b480      	push	{r7}
 80019e8:	b085      	sub	sp, #20
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	601a      	str	r2, [r3, #0]
}
 8001a22:	bf00      	nop
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b085      	sub	sp, #20
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a44:	d103      	bne.n	8001a4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	e00c      	b.n	8001a68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3308      	adds	r3, #8
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	e002      	b.n	8001a5c <vListInsert+0x2e>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d2f6      	bcs.n	8001a56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	683a      	ldr	r2, [r7, #0]
 8001a82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	1c5a      	adds	r2, r3, #1
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	601a      	str	r2, [r3, #0]
}
 8001a94:	bf00      	nop
 8001a96:	3714      	adds	r7, #20
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6892      	ldr	r2, [r2, #8]
 8001ab6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6852      	ldr	r2, [r2, #4]
 8001ac0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d103      	bne.n	8001ad4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	1e5a      	subs	r2, r3, #1
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d109      	bne.n	8001b1c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b0c:	f383 8811 	msr	BASEPRI, r3
 8001b10:	f3bf 8f6f 	isb	sy
 8001b14:	f3bf 8f4f 	dsb	sy
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	e7fe      	b.n	8001b1a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001b1c:	f002 f84e 	bl	8003bbc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b28:	68f9      	ldr	r1, [r7, #12]
 8001b2a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001b2c:	fb01 f303 	mul.w	r3, r1, r3
 8001b30:	441a      	add	r2, r3
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	68f9      	ldr	r1, [r7, #12]
 8001b50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001b52:	fb01 f303 	mul.w	r3, r1, r3
 8001b56:	441a      	add	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	22ff      	movs	r2, #255	; 0xff
 8001b60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	22ff      	movs	r2, #255	; 0xff
 8001b68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d114      	bne.n	8001b9c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d01a      	beq.n	8001bb0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	3310      	adds	r3, #16
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f001 f91e 	bl	8002dc0 <xTaskRemoveFromEventList>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d012      	beq.n	8001bb0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <xQueueGenericReset+0xcc>)
 8001b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	f3bf 8f4f 	dsb	sy
 8001b96:	f3bf 8f6f 	isb	sy
 8001b9a:	e009      	b.n	8001bb0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	3310      	adds	r3, #16
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fef3 	bl	800198c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	3324      	adds	r3, #36	; 0x24
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff feee 	bl	800198c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001bb0:	f002 f832 	bl	8003c18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001bb4:	2301      	movs	r3, #1
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	e000ed04 	.word	0xe000ed04

08001bc4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08e      	sub	sp, #56	; 0x38
 8001bc8:	af02      	add	r7, sp, #8
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d109      	bne.n	8001bec <xQueueGenericCreateStatic+0x28>
 8001bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bdc:	f383 8811 	msr	BASEPRI, r3
 8001be0:	f3bf 8f6f 	isb	sy
 8001be4:	f3bf 8f4f 	dsb	sy
 8001be8:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bea:	e7fe      	b.n	8001bea <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d109      	bne.n	8001c06 <xQueueGenericCreateStatic+0x42>
 8001bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf6:	f383 8811 	msr	BASEPRI, r3
 8001bfa:	f3bf 8f6f 	isb	sy
 8001bfe:	f3bf 8f4f 	dsb	sy
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
 8001c04:	e7fe      	b.n	8001c04 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <xQueueGenericCreateStatic+0x4e>
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <xQueueGenericCreateStatic+0x52>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <xQueueGenericCreateStatic+0x54>
 8001c16:	2300      	movs	r3, #0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d109      	bne.n	8001c30 <xQueueGenericCreateStatic+0x6c>
 8001c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c20:	f383 8811 	msr	BASEPRI, r3
 8001c24:	f3bf 8f6f 	isb	sy
 8001c28:	f3bf 8f4f 	dsb	sy
 8001c2c:	623b      	str	r3, [r7, #32]
 8001c2e:	e7fe      	b.n	8001c2e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d102      	bne.n	8001c3c <xQueueGenericCreateStatic+0x78>
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <xQueueGenericCreateStatic+0x7c>
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e000      	b.n	8001c42 <xQueueGenericCreateStatic+0x7e>
 8001c40:	2300      	movs	r3, #0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d109      	bne.n	8001c5a <xQueueGenericCreateStatic+0x96>
 8001c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c4a:	f383 8811 	msr	BASEPRI, r3
 8001c4e:	f3bf 8f6f 	isb	sy
 8001c52:	f3bf 8f4f 	dsb	sy
 8001c56:	61fb      	str	r3, [r7, #28]
 8001c58:	e7fe      	b.n	8001c58 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001c5a:	2350      	movs	r3, #80	; 0x50
 8001c5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	2b50      	cmp	r3, #80	; 0x50
 8001c62:	d009      	beq.n	8001c78 <xQueueGenericCreateStatic+0xb4>
 8001c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c68:	f383 8811 	msr	BASEPRI, r3
 8001c6c:	f3bf 8f6f 	isb	sy
 8001c70:	f3bf 8f4f 	dsb	sy
 8001c74:	61bb      	str	r3, [r7, #24]
 8001c76:	e7fe      	b.n	8001c76 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001c78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00d      	beq.n	8001ca0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001c8c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	4613      	mov	r3, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f000 f844 	bl	8001d28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3730      	adds	r7, #48	; 0x30
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b08a      	sub	sp, #40	; 0x28
 8001cae:	af02      	add	r7, sp, #8
 8001cb0:	60f8      	str	r0, [r7, #12]
 8001cb2:	60b9      	str	r1, [r7, #8]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d109      	bne.n	8001cd2 <xQueueGenericCreate+0x28>
 8001cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc2:	f383 8811 	msr	BASEPRI, r3
 8001cc6:	f3bf 8f6f 	isb	sy
 8001cca:	f3bf 8f4f 	dsb	sy
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	e7fe      	b.n	8001cd0 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d102      	bne.n	8001cde <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
 8001cdc:	e004      	b.n	8001ce8 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	fb02 f303 	mul.w	r3, r2, r3
 8001ce6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	3350      	adds	r3, #80	; 0x50
 8001cec:	4618      	mov	r0, r3
 8001cee:	f002 f87f 	bl	8003df0 <pvPortMalloc>
 8001cf2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d011      	beq.n	8001d1e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3350      	adds	r3, #80	; 0x50
 8001d02:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d0c:	79fa      	ldrb	r2, [r7, #7]
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	4613      	mov	r3, r2
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	68b9      	ldr	r1, [r7, #8]
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 f805 	bl	8001d28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d1e:	69bb      	ldr	r3, [r7, #24]
	}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3720      	adds	r7, #32
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d103      	bne.n	8001d44 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	e002      	b.n	8001d4a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d56:	2101      	movs	r1, #1
 8001d58:	69b8      	ldr	r0, [r7, #24]
 8001d5a:	f7ff fecb 	bl	8001af4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	78fa      	ldrb	r2, [r7, #3]
 8001d62:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08e      	sub	sp, #56	; 0x38
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
 8001d7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d109      	bne.n	8001da0 <xQueueGenericSend+0x30>
 8001d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d90:	f383 8811 	msr	BASEPRI, r3
 8001d94:	f3bf 8f6f 	isb	sy
 8001d98:	f3bf 8f4f 	dsb	sy
 8001d9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9e:	e7fe      	b.n	8001d9e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d103      	bne.n	8001dae <xQueueGenericSend+0x3e>
 8001da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <xQueueGenericSend+0x42>
 8001dae:	2301      	movs	r3, #1
 8001db0:	e000      	b.n	8001db4 <xQueueGenericSend+0x44>
 8001db2:	2300      	movs	r3, #0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d109      	bne.n	8001dcc <xQueueGenericSend+0x5c>
 8001db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dbc:	f383 8811 	msr	BASEPRI, r3
 8001dc0:	f3bf 8f6f 	isb	sy
 8001dc4:	f3bf 8f4f 	dsb	sy
 8001dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8001dca:	e7fe      	b.n	8001dca <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d103      	bne.n	8001dda <xQueueGenericSend+0x6a>
 8001dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d101      	bne.n	8001dde <xQueueGenericSend+0x6e>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <xQueueGenericSend+0x70>
 8001dde:	2300      	movs	r3, #0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d109      	bne.n	8001df8 <xQueueGenericSend+0x88>
 8001de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de8:	f383 8811 	msr	BASEPRI, r3
 8001dec:	f3bf 8f6f 	isb	sy
 8001df0:	f3bf 8f4f 	dsb	sy
 8001df4:	623b      	str	r3, [r7, #32]
 8001df6:	e7fe      	b.n	8001df6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001df8:	f001 f998 	bl	800312c <xTaskGetSchedulerState>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <xQueueGenericSend+0x98>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d101      	bne.n	8001e0c <xQueueGenericSend+0x9c>
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e000      	b.n	8001e0e <xQueueGenericSend+0x9e>
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d109      	bne.n	8001e26 <xQueueGenericSend+0xb6>
 8001e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e16:	f383 8811 	msr	BASEPRI, r3
 8001e1a:	f3bf 8f6f 	isb	sy
 8001e1e:	f3bf 8f4f 	dsb	sy
 8001e22:	61fb      	str	r3, [r7, #28]
 8001e24:	e7fe      	b.n	8001e24 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e26:	f001 fec9 	bl	8003bbc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d302      	bcc.n	8001e3c <xQueueGenericSend+0xcc>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d129      	bne.n	8001e90 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	68b9      	ldr	r1, [r7, #8]
 8001e40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e42:	f000 f9ff 	bl	8002244 <prvCopyDataToQueue>
 8001e46:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d010      	beq.n	8001e72 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e52:	3324      	adds	r3, #36	; 0x24
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 ffb3 	bl	8002dc0 <xTaskRemoveFromEventList>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d013      	beq.n	8001e88 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001e60:	4b3f      	ldr	r3, [pc, #252]	; (8001f60 <xQueueGenericSend+0x1f0>)
 8001e62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	f3bf 8f4f 	dsb	sy
 8001e6c:	f3bf 8f6f 	isb	sy
 8001e70:	e00a      	b.n	8001e88 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d007      	beq.n	8001e88 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001e78:	4b39      	ldr	r3, [pc, #228]	; (8001f60 <xQueueGenericSend+0x1f0>)
 8001e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	f3bf 8f4f 	dsb	sy
 8001e84:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001e88:	f001 fec6 	bl	8003c18 <vPortExitCritical>
				return pdPASS;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e063      	b.n	8001f58 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d103      	bne.n	8001e9e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e96:	f001 febf 	bl	8003c18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e05c      	b.n	8001f58 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d106      	bne.n	8001eb2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 ffeb 	bl	8002e84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001eb2:	f001 feb1 	bl	8003c18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001eb6:	f000 fd67 	bl	8002988 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001eba:	f001 fe7f 	bl	8003bbc <vPortEnterCritical>
 8001ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ec0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ec4:	b25b      	sxtb	r3, r3
 8001ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eca:	d103      	bne.n	8001ed4 <xQueueGenericSend+0x164>
 8001ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001eda:	b25b      	sxtb	r3, r3
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee0:	d103      	bne.n	8001eea <xQueueGenericSend+0x17a>
 8001ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001eea:	f001 fe95 	bl	8003c18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001eee:	1d3a      	adds	r2, r7, #4
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	4611      	mov	r1, r2
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 ffda 	bl	8002eb0 <xTaskCheckForTimeOut>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d124      	bne.n	8001f4c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f02:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f04:	f000 fa96 	bl	8002434 <prvIsQueueFull>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d018      	beq.n	8001f40 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f10:	3310      	adds	r3, #16
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	4611      	mov	r1, r2
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 ff04 	bl	8002d24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f1e:	f000 fa21 	bl	8002364 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f22:	f000 fd3f 	bl	80029a4 <xTaskResumeAll>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f47f af7c 	bne.w	8001e26 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001f2e:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <xQueueGenericSend+0x1f0>)
 8001f30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	f3bf 8f4f 	dsb	sy
 8001f3a:	f3bf 8f6f 	isb	sy
 8001f3e:	e772      	b.n	8001e26 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f42:	f000 fa0f 	bl	8002364 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f46:	f000 fd2d 	bl	80029a4 <xTaskResumeAll>
 8001f4a:	e76c      	b.n	8001e26 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f4e:	f000 fa09 	bl	8002364 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f52:	f000 fd27 	bl	80029a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001f56:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3738      	adds	r7, #56	; 0x38
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	e000ed04 	.word	0xe000ed04

08001f64 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08e      	sub	sp, #56	; 0x38
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
 8001f70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d109      	bne.n	8001f90 <xQueueGenericSendFromISR+0x2c>
 8001f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f80:	f383 8811 	msr	BASEPRI, r3
 8001f84:	f3bf 8f6f 	isb	sy
 8001f88:	f3bf 8f4f 	dsb	sy
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f8e:	e7fe      	b.n	8001f8e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d103      	bne.n	8001f9e <xQueueGenericSendFromISR+0x3a>
 8001f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <xQueueGenericSendFromISR+0x3e>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e000      	b.n	8001fa4 <xQueueGenericSendFromISR+0x40>
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d109      	bne.n	8001fbc <xQueueGenericSendFromISR+0x58>
 8001fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fac:	f383 8811 	msr	BASEPRI, r3
 8001fb0:	f3bf 8f6f 	isb	sy
 8001fb4:	f3bf 8f4f 	dsb	sy
 8001fb8:	623b      	str	r3, [r7, #32]
 8001fba:	e7fe      	b.n	8001fba <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d103      	bne.n	8001fca <xQueueGenericSendFromISR+0x66>
 8001fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d101      	bne.n	8001fce <xQueueGenericSendFromISR+0x6a>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e000      	b.n	8001fd0 <xQueueGenericSendFromISR+0x6c>
 8001fce:	2300      	movs	r3, #0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d109      	bne.n	8001fe8 <xQueueGenericSendFromISR+0x84>
 8001fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fd8:	f383 8811 	msr	BASEPRI, r3
 8001fdc:	f3bf 8f6f 	isb	sy
 8001fe0:	f3bf 8f4f 	dsb	sy
 8001fe4:	61fb      	str	r3, [r7, #28]
 8001fe6:	e7fe      	b.n	8001fe6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001fe8:	f001 fec4 	bl	8003d74 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001fec:	f3ef 8211 	mrs	r2, BASEPRI
 8001ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ff4:	f383 8811 	msr	BASEPRI, r3
 8001ff8:	f3bf 8f6f 	isb	sy
 8001ffc:	f3bf 8f4f 	dsb	sy
 8002000:	61ba      	str	r2, [r7, #24]
 8002002:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002004:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002006:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800200c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002010:	429a      	cmp	r2, r3
 8002012:	d302      	bcc.n	800201a <xQueueGenericSendFromISR+0xb6>
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	2b02      	cmp	r3, #2
 8002018:	d12c      	bne.n	8002074 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800201a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800201c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002020:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	68b9      	ldr	r1, [r7, #8]
 8002028:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800202a:	f000 f90b 	bl	8002244 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800202e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002036:	d112      	bne.n	800205e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800203a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203c:	2b00      	cmp	r3, #0
 800203e:	d016      	beq.n	800206e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002042:	3324      	adds	r3, #36	; 0x24
 8002044:	4618      	mov	r0, r3
 8002046:	f000 febb 	bl	8002dc0 <xTaskRemoveFromEventList>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00e      	beq.n	800206e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00b      	beq.n	800206e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	e007      	b.n	800206e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800205e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002062:	3301      	adds	r3, #1
 8002064:	b2db      	uxtb	r3, r3
 8002066:	b25a      	sxtb	r2, r3
 8002068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800206a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800206e:	2301      	movs	r3, #1
 8002070:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002072:	e001      	b.n	8002078 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002074:	2300      	movs	r3, #0
 8002076:	637b      	str	r3, [r7, #52]	; 0x34
 8002078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800207a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002084:	4618      	mov	r0, r3
 8002086:	3738      	adds	r7, #56	; 0x38
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08c      	sub	sp, #48	; 0x30
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002098:	2300      	movs	r3, #0
 800209a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80020a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d109      	bne.n	80020ba <xQueueReceive+0x2e>
	__asm volatile
 80020a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020aa:	f383 8811 	msr	BASEPRI, r3
 80020ae:	f3bf 8f6f 	isb	sy
 80020b2:	f3bf 8f4f 	dsb	sy
 80020b6:	623b      	str	r3, [r7, #32]
 80020b8:	e7fe      	b.n	80020b8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d103      	bne.n	80020c8 <xQueueReceive+0x3c>
 80020c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d101      	bne.n	80020cc <xQueueReceive+0x40>
 80020c8:	2301      	movs	r3, #1
 80020ca:	e000      	b.n	80020ce <xQueueReceive+0x42>
 80020cc:	2300      	movs	r3, #0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d109      	bne.n	80020e6 <xQueueReceive+0x5a>
 80020d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020d6:	f383 8811 	msr	BASEPRI, r3
 80020da:	f3bf 8f6f 	isb	sy
 80020de:	f3bf 8f4f 	dsb	sy
 80020e2:	61fb      	str	r3, [r7, #28]
 80020e4:	e7fe      	b.n	80020e4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80020e6:	f001 f821 	bl	800312c <xTaskGetSchedulerState>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <xQueueReceive+0x6a>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <xQueueReceive+0x6e>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <xQueueReceive+0x70>
 80020fa:	2300      	movs	r3, #0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d109      	bne.n	8002114 <xQueueReceive+0x88>
 8002100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002104:	f383 8811 	msr	BASEPRI, r3
 8002108:	f3bf 8f6f 	isb	sy
 800210c:	f3bf 8f4f 	dsb	sy
 8002110:	61bb      	str	r3, [r7, #24]
 8002112:	e7fe      	b.n	8002112 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002114:	f001 fd52 	bl	8003bbc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800211c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002120:	2b00      	cmp	r3, #0
 8002122:	d01f      	beq.n	8002164 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002128:	f000 f8f6 	bl	8002318 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800212c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212e:	1e5a      	subs	r2, r3, #1
 8002130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002132:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00f      	beq.n	800215c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800213c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213e:	3310      	adds	r3, #16
 8002140:	4618      	mov	r0, r3
 8002142:	f000 fe3d 	bl	8002dc0 <xTaskRemoveFromEventList>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800214c:	4b3c      	ldr	r3, [pc, #240]	; (8002240 <xQueueReceive+0x1b4>)
 800214e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	f3bf 8f4f 	dsb	sy
 8002158:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800215c:	f001 fd5c 	bl	8003c18 <vPortExitCritical>
				return pdPASS;
 8002160:	2301      	movs	r3, #1
 8002162:	e069      	b.n	8002238 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d103      	bne.n	8002172 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800216a:	f001 fd55 	bl	8003c18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800216e:	2300      	movs	r3, #0
 8002170:	e062      	b.n	8002238 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002174:	2b00      	cmp	r3, #0
 8002176:	d106      	bne.n	8002186 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	4618      	mov	r0, r3
 800217e:	f000 fe81 	bl	8002e84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002182:	2301      	movs	r3, #1
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002186:	f001 fd47 	bl	8003c18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800218a:	f000 fbfd 	bl	8002988 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800218e:	f001 fd15 	bl	8003bbc <vPortEnterCritical>
 8002192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002194:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002198:	b25b      	sxtb	r3, r3
 800219a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800219e:	d103      	bne.n	80021a8 <xQueueReceive+0x11c>
 80021a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021ae:	b25b      	sxtb	r3, r3
 80021b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b4:	d103      	bne.n	80021be <xQueueReceive+0x132>
 80021b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80021be:	f001 fd2b 	bl	8003c18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80021c2:	1d3a      	adds	r2, r7, #4
 80021c4:	f107 0310 	add.w	r3, r7, #16
 80021c8:	4611      	mov	r1, r2
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 fe70 	bl	8002eb0 <xTaskCheckForTimeOut>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d123      	bne.n	800221e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021d8:	f000 f916 	bl	8002408 <prvIsQueueEmpty>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d017      	beq.n	8002212 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80021e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e4:	3324      	adds	r3, #36	; 0x24
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	4611      	mov	r1, r2
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fd9a 	bl	8002d24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80021f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021f2:	f000 f8b7 	bl	8002364 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80021f6:	f000 fbd5 	bl	80029a4 <xTaskResumeAll>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d189      	bne.n	8002114 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002200:	4b0f      	ldr	r3, [pc, #60]	; (8002240 <xQueueReceive+0x1b4>)
 8002202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	f3bf 8f4f 	dsb	sy
 800220c:	f3bf 8f6f 	isb	sy
 8002210:	e780      	b.n	8002114 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002212:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002214:	f000 f8a6 	bl	8002364 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002218:	f000 fbc4 	bl	80029a4 <xTaskResumeAll>
 800221c:	e77a      	b.n	8002114 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800221e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002220:	f000 f8a0 	bl	8002364 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002224:	f000 fbbe 	bl	80029a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002228:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800222a:	f000 f8ed 	bl	8002408 <prvIsQueueEmpty>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	f43f af6f 	beq.w	8002114 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002236:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002238:	4618      	mov	r0, r3
 800223a:	3730      	adds	r7, #48	; 0x30
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	e000ed04 	.word	0xe000ed04

08002244 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002258:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10d      	bne.n	800227e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d14d      	bne.n	8002306 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	4618      	mov	r0, r3
 8002270:	f000 ff7a 	bl	8003168 <xTaskPriorityDisinherit>
 8002274:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	e043      	b.n	8002306 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d119      	bne.n	80022b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6858      	ldr	r0, [r3, #4]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	461a      	mov	r2, r3
 800228e:	68b9      	ldr	r1, [r7, #8]
 8002290:	f001 ffa8 	bl	80041e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229c:	441a      	add	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d32b      	bcc.n	8002306 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	e026      	b.n	8002306 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	68d8      	ldr	r0, [r3, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	461a      	mov	r2, r3
 80022c2:	68b9      	ldr	r1, [r7, #8]
 80022c4:	f001 ff8e 	bl	80041e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	425b      	negs	r3, r3
 80022d2:	441a      	add	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d207      	bcs.n	80022f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ec:	425b      	negs	r3, r3
 80022ee:	441a      	add	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d105      	bne.n	8002306 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d002      	beq.n	8002306 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	3b01      	subs	r3, #1
 8002304:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1c5a      	adds	r2, r3, #1
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800230e:	697b      	ldr	r3, [r7, #20]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	2b00      	cmp	r3, #0
 8002328:	d018      	beq.n	800235c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	441a      	add	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68da      	ldr	r2, [r3, #12]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	429a      	cmp	r2, r3
 8002342:	d303      	bcc.n	800234c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68d9      	ldr	r1, [r3, #12]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002354:	461a      	mov	r2, r3
 8002356:	6838      	ldr	r0, [r7, #0]
 8002358:	f001 ff44 	bl	80041e4 <memcpy>
	}
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800236c:	f001 fc26 	bl	8003bbc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002376:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002378:	e011      	b.n	800239e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237e:	2b00      	cmp	r3, #0
 8002380:	d012      	beq.n	80023a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3324      	adds	r3, #36	; 0x24
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fd1a 	bl	8002dc0 <xTaskRemoveFromEventList>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002392:	f000 fded 	bl	8002f70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002396:	7bfb      	ldrb	r3, [r7, #15]
 8002398:	3b01      	subs	r3, #1
 800239a:	b2db      	uxtb	r3, r3
 800239c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800239e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	dce9      	bgt.n	800237a <prvUnlockQueue+0x16>
 80023a6:	e000      	b.n	80023aa <prvUnlockQueue+0x46>
					break;
 80023a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	22ff      	movs	r2, #255	; 0xff
 80023ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80023b2:	f001 fc31 	bl	8003c18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80023b6:	f001 fc01 	bl	8003bbc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80023c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023c2:	e011      	b.n	80023e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d012      	beq.n	80023f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3310      	adds	r3, #16
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 fcf5 	bl	8002dc0 <xTaskRemoveFromEventList>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80023dc:	f000 fdc8 	bl	8002f70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80023e0:	7bbb      	ldrb	r3, [r7, #14]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	dce9      	bgt.n	80023c4 <prvUnlockQueue+0x60>
 80023f0:	e000      	b.n	80023f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80023f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	22ff      	movs	r2, #255	; 0xff
 80023f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80023fc:	f001 fc0c 	bl	8003c18 <vPortExitCritical>
}
 8002400:	bf00      	nop
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002410:	f001 fbd4 	bl	8003bbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002418:	2b00      	cmp	r3, #0
 800241a:	d102      	bne.n	8002422 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800241c:	2301      	movs	r3, #1
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	e001      	b.n	8002426 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002422:	2300      	movs	r3, #0
 8002424:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002426:	f001 fbf7 	bl	8003c18 <vPortExitCritical>

	return xReturn;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800243c:	f001 fbbe 	bl	8003bbc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002448:	429a      	cmp	r2, r3
 800244a:	d102      	bne.n	8002452 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800244c:	2301      	movs	r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	e001      	b.n	8002456 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002452:	2300      	movs	r3, #0
 8002454:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002456:	f001 fbdf 	bl	8003c18 <vPortExitCritical>

	return xReturn;
 800245a:	68fb      	ldr	r3, [r7, #12]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
 8002472:	e014      	b.n	800249e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002474:	4a0e      	ldr	r2, [pc, #56]	; (80024b0 <vQueueAddToRegistry+0x4c>)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d10b      	bne.n	8002498 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002480:	490b      	ldr	r1, [pc, #44]	; (80024b0 <vQueueAddToRegistry+0x4c>)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800248a:	4a09      	ldr	r2, [pc, #36]	; (80024b0 <vQueueAddToRegistry+0x4c>)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	00db      	lsls	r3, r3, #3
 8002490:	4413      	add	r3, r2
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002496:	e005      	b.n	80024a4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	3301      	adds	r3, #1
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2b07      	cmp	r3, #7
 80024a2:	d9e7      	bls.n	8002474 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80024a4:	bf00      	nop
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	20004944 	.word	0x20004944

080024b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80024c4:	f001 fb7a 	bl	8003bbc <vPortEnterCritical>
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024ce:	b25b      	sxtb	r3, r3
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d103      	bne.n	80024de <vQueueWaitForMessageRestricted+0x2a>
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024e4:	b25b      	sxtb	r3, r3
 80024e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ea:	d103      	bne.n	80024f4 <vQueueWaitForMessageRestricted+0x40>
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80024f4:	f001 fb90 	bl	8003c18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d106      	bne.n	800250e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	3324      	adds	r3, #36	; 0x24
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	4618      	mov	r0, r3
 800250a:	f000 fc2f 	bl	8002d6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800250e:	6978      	ldr	r0, [r7, #20]
 8002510:	f7ff ff28 	bl	8002364 <prvUnlockQueue>
	}
 8002514:	bf00      	nop
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08e      	sub	sp, #56	; 0x38
 8002520:	af04      	add	r7, sp, #16
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
 8002528:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800252a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800252c:	2b00      	cmp	r3, #0
 800252e:	d109      	bne.n	8002544 <xTaskCreateStatic+0x28>
 8002530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002534:	f383 8811 	msr	BASEPRI, r3
 8002538:	f3bf 8f6f 	isb	sy
 800253c:	f3bf 8f4f 	dsb	sy
 8002540:	623b      	str	r3, [r7, #32]
 8002542:	e7fe      	b.n	8002542 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002546:	2b00      	cmp	r3, #0
 8002548:	d109      	bne.n	800255e <xTaskCreateStatic+0x42>
 800254a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254e:	f383 8811 	msr	BASEPRI, r3
 8002552:	f3bf 8f6f 	isb	sy
 8002556:	f3bf 8f4f 	dsb	sy
 800255a:	61fb      	str	r3, [r7, #28]
 800255c:	e7fe      	b.n	800255c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800255e:	235c      	movs	r3, #92	; 0x5c
 8002560:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b5c      	cmp	r3, #92	; 0x5c
 8002566:	d009      	beq.n	800257c <xTaskCreateStatic+0x60>
 8002568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800256c:	f383 8811 	msr	BASEPRI, r3
 8002570:	f3bf 8f6f 	isb	sy
 8002574:	f3bf 8f4f 	dsb	sy
 8002578:	61bb      	str	r3, [r7, #24]
 800257a:	e7fe      	b.n	800257a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800257c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800257e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002580:	2b00      	cmp	r3, #0
 8002582:	d01e      	beq.n	80025c2 <xTaskCreateStatic+0xa6>
 8002584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002586:	2b00      	cmp	r3, #0
 8002588:	d01b      	beq.n	80025c2 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800258a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800258c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002592:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	2202      	movs	r2, #2
 8002598:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800259c:	2300      	movs	r3, #0
 800259e:	9303      	str	r3, [sp, #12]
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	9302      	str	r3, [sp, #8]
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	68b9      	ldr	r1, [r7, #8]
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 f850 	bl	800265a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025bc:	f000 f8dc 	bl	8002778 <prvAddNewTaskToReadyList>
 80025c0:	e001      	b.n	80025c6 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80025c6:	697b      	ldr	r3, [r7, #20]
	}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3728      	adds	r7, #40	; 0x28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08c      	sub	sp, #48	; 0x30
 80025d4:	af04      	add	r7, sp, #16
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	603b      	str	r3, [r7, #0]
 80025dc:	4613      	mov	r3, r2
 80025de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80025e0:	88fb      	ldrh	r3, [r7, #6]
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f001 fc03 	bl	8003df0 <pvPortMalloc>
 80025ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00e      	beq.n	8002610 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80025f2:	205c      	movs	r0, #92	; 0x5c
 80025f4:	f001 fbfc 	bl	8003df0 <pvPortMalloc>
 80025f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d003      	beq.n	8002608 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	631a      	str	r2, [r3, #48]	; 0x30
 8002606:	e005      	b.n	8002614 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002608:	6978      	ldr	r0, [r7, #20]
 800260a:	f001 fcb3 	bl	8003f74 <vPortFree>
 800260e:	e001      	b.n	8002614 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002610:	2300      	movs	r3, #0
 8002612:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d017      	beq.n	800264a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002622:	88fa      	ldrh	r2, [r7, #6]
 8002624:	2300      	movs	r3, #0
 8002626:	9303      	str	r3, [sp, #12]
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	9302      	str	r3, [sp, #8]
 800262c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262e:	9301      	str	r3, [sp, #4]
 8002630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68b9      	ldr	r1, [r7, #8]
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f80e 	bl	800265a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800263e:	69f8      	ldr	r0, [r7, #28]
 8002640:	f000 f89a 	bl	8002778 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002644:	2301      	movs	r3, #1
 8002646:	61bb      	str	r3, [r7, #24]
 8002648:	e002      	b.n	8002650 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800264a:	f04f 33ff 	mov.w	r3, #4294967295
 800264e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002650:	69bb      	ldr	r3, [r7, #24]
	}
 8002652:	4618      	mov	r0, r3
 8002654:	3720      	adds	r7, #32
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800265a:	b580      	push	{r7, lr}
 800265c:	b088      	sub	sp, #32
 800265e:	af00      	add	r7, sp, #0
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	607a      	str	r2, [r7, #4]
 8002666:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	461a      	mov	r2, r3
 8002672:	21a5      	movs	r1, #165	; 0xa5
 8002674:	f001 fdc1 	bl	80041fa <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800267a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002682:	3b01      	subs	r3, #1
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	f023 0307 	bic.w	r3, r3, #7
 8002690:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	2b00      	cmp	r3, #0
 800269a:	d009      	beq.n	80026b0 <prvInitialiseNewTask+0x56>
 800269c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a0:	f383 8811 	msr	BASEPRI, r3
 80026a4:	f3bf 8f6f 	isb	sy
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	617b      	str	r3, [r7, #20]
 80026ae:	e7fe      	b.n	80026ae <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d01f      	beq.n	80026f6 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
 80026ba:	e012      	b.n	80026e2 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026bc:	68ba      	ldr	r2, [r7, #8]
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	4413      	add	r3, r2
 80026c2:	7819      	ldrb	r1, [r3, #0]
 80026c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	4413      	add	r3, r2
 80026ca:	3334      	adds	r3, #52	; 0x34
 80026cc:	460a      	mov	r2, r1
 80026ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80026d0:	68ba      	ldr	r2, [r7, #8]
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	4413      	add	r3, r2
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d006      	beq.n	80026ea <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	3301      	adds	r3, #1
 80026e0:	61fb      	str	r3, [r7, #28]
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	2b0f      	cmp	r3, #15
 80026e6:	d9e9      	bls.n	80026bc <prvInitialiseNewTask+0x62>
 80026e8:	e000      	b.n	80026ec <prvInitialiseNewTask+0x92>
			{
				break;
 80026ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026f4:	e003      	b.n	80026fe <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80026f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80026fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002700:	2b37      	cmp	r3, #55	; 0x37
 8002702:	d901      	bls.n	8002708 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002704:	2337      	movs	r3, #55	; 0x37
 8002706:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800270c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800270e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002710:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002712:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002716:	2200      	movs	r2, #0
 8002718:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800271a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271c:	3304      	adds	r3, #4
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff f954 	bl	80019cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002726:	3318      	adds	r3, #24
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff f94f 	bl	80019cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800272e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002732:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002736:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800273e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002742:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002746:	2200      	movs	r2, #0
 8002748:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800274a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	68f9      	ldr	r1, [r7, #12]
 8002756:	69b8      	ldr	r0, [r7, #24]
 8002758:	f001 f90c 	bl	8003974 <pxPortInitialiseStack>
 800275c:	4602      	mov	r2, r0
 800275e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002760:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002764:	2b00      	cmp	r3, #0
 8002766:	d002      	beq.n	800276e <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800276c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800276e:	bf00      	nop
 8002770:	3720      	adds	r7, #32
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002780:	f001 fa1c 	bl	8003bbc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002784:	4b2d      	ldr	r3, [pc, #180]	; (800283c <prvAddNewTaskToReadyList+0xc4>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	3301      	adds	r3, #1
 800278a:	4a2c      	ldr	r2, [pc, #176]	; (800283c <prvAddNewTaskToReadyList+0xc4>)
 800278c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800278e:	4b2c      	ldr	r3, [pc, #176]	; (8002840 <prvAddNewTaskToReadyList+0xc8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d109      	bne.n	80027aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002796:	4a2a      	ldr	r2, [pc, #168]	; (8002840 <prvAddNewTaskToReadyList+0xc8>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800279c:	4b27      	ldr	r3, [pc, #156]	; (800283c <prvAddNewTaskToReadyList+0xc4>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d110      	bne.n	80027c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80027a4:	f000 fc08 	bl	8002fb8 <prvInitialiseTaskLists>
 80027a8:	e00d      	b.n	80027c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80027aa:	4b26      	ldr	r3, [pc, #152]	; (8002844 <prvAddNewTaskToReadyList+0xcc>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027b2:	4b23      	ldr	r3, [pc, #140]	; (8002840 <prvAddNewTaskToReadyList+0xc8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027bc:	429a      	cmp	r2, r3
 80027be:	d802      	bhi.n	80027c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80027c0:	4a1f      	ldr	r2, [pc, #124]	; (8002840 <prvAddNewTaskToReadyList+0xc8>)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80027c6:	4b20      	ldr	r3, [pc, #128]	; (8002848 <prvAddNewTaskToReadyList+0xd0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	4a1e      	ldr	r2, [pc, #120]	; (8002848 <prvAddNewTaskToReadyList+0xd0>)
 80027ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80027d0:	4b1d      	ldr	r3, [pc, #116]	; (8002848 <prvAddNewTaskToReadyList+0xd0>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027dc:	4b1b      	ldr	r3, [pc, #108]	; (800284c <prvAddNewTaskToReadyList+0xd4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d903      	bls.n	80027ec <prvAddNewTaskToReadyList+0x74>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e8:	4a18      	ldr	r2, [pc, #96]	; (800284c <prvAddNewTaskToReadyList+0xd4>)
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4a15      	ldr	r2, [pc, #84]	; (8002850 <prvAddNewTaskToReadyList+0xd8>)
 80027fa:	441a      	add	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3304      	adds	r3, #4
 8002800:	4619      	mov	r1, r3
 8002802:	4610      	mov	r0, r2
 8002804:	f7ff f8ef 	bl	80019e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002808:	f001 fa06 	bl	8003c18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800280c:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <prvAddNewTaskToReadyList+0xcc>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00e      	beq.n	8002832 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002814:	4b0a      	ldr	r3, [pc, #40]	; (8002840 <prvAddNewTaskToReadyList+0xc8>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281e:	429a      	cmp	r2, r3
 8002820:	d207      	bcs.n	8002832 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002822:	4b0c      	ldr	r3, [pc, #48]	; (8002854 <prvAddNewTaskToReadyList+0xdc>)
 8002824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	f3bf 8f4f 	dsb	sy
 800282e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000bbc 	.word	0x20000bbc
 8002840:	200006e8 	.word	0x200006e8
 8002844:	20000bc8 	.word	0x20000bc8
 8002848:	20000bd8 	.word	0x20000bd8
 800284c:	20000bc4 	.word	0x20000bc4
 8002850:	200006ec 	.word	0x200006ec
 8002854:	e000ed04 	.word	0xe000ed04

08002858 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002860:	2300      	movs	r3, #0
 8002862:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d016      	beq.n	8002898 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800286a:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <vTaskDelay+0x60>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d009      	beq.n	8002886 <vTaskDelay+0x2e>
 8002872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002876:	f383 8811 	msr	BASEPRI, r3
 800287a:	f3bf 8f6f 	isb	sy
 800287e:	f3bf 8f4f 	dsb	sy
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	e7fe      	b.n	8002884 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002886:	f000 f87f 	bl	8002988 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800288a:	2100      	movs	r1, #0
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 fcd7 	bl	8003240 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002892:	f000 f887 	bl	80029a4 <xTaskResumeAll>
 8002896:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d107      	bne.n	80028ae <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800289e:	4b07      	ldr	r3, [pc, #28]	; (80028bc <vTaskDelay+0x64>)
 80028a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80028ae:	bf00      	nop
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000be4 	.word	0x20000be4
 80028bc:	e000ed04 	.word	0xe000ed04

080028c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08a      	sub	sp, #40	; 0x28
 80028c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80028ce:	463a      	mov	r2, r7
 80028d0:	1d39      	adds	r1, r7, #4
 80028d2:	f107 0308 	add.w	r3, r7, #8
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff f824 	bl	8001924 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80028dc:	6839      	ldr	r1, [r7, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	9202      	str	r2, [sp, #8]
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	2300      	movs	r3, #0
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	2300      	movs	r3, #0
 80028ec:	460a      	mov	r2, r1
 80028ee:	4920      	ldr	r1, [pc, #128]	; (8002970 <vTaskStartScheduler+0xb0>)
 80028f0:	4820      	ldr	r0, [pc, #128]	; (8002974 <vTaskStartScheduler+0xb4>)
 80028f2:	f7ff fe13 	bl	800251c <xTaskCreateStatic>
 80028f6:	4602      	mov	r2, r0
 80028f8:	4b1f      	ldr	r3, [pc, #124]	; (8002978 <vTaskStartScheduler+0xb8>)
 80028fa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80028fc:	4b1e      	ldr	r3, [pc, #120]	; (8002978 <vTaskStartScheduler+0xb8>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002904:	2301      	movs	r3, #1
 8002906:	617b      	str	r3, [r7, #20]
 8002908:	e001      	b.n	800290e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800290a:	2300      	movs	r3, #0
 800290c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d102      	bne.n	800291a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002914:	f000 fce8 	bl	80032e8 <xTimerCreateTimerTask>
 8002918:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d115      	bne.n	800294c <vTaskStartScheduler+0x8c>
 8002920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002924:	f383 8811 	msr	BASEPRI, r3
 8002928:	f3bf 8f6f 	isb	sy
 800292c:	f3bf 8f4f 	dsb	sy
 8002930:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002932:	4b12      	ldr	r3, [pc, #72]	; (800297c <vTaskStartScheduler+0xbc>)
 8002934:	f04f 32ff 	mov.w	r2, #4294967295
 8002938:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800293a:	4b11      	ldr	r3, [pc, #68]	; (8002980 <vTaskStartScheduler+0xc0>)
 800293c:	2201      	movs	r2, #1
 800293e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002940:	4b10      	ldr	r3, [pc, #64]	; (8002984 <vTaskStartScheduler+0xc4>)
 8002942:	2200      	movs	r2, #0
 8002944:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002946:	f001 f89b 	bl	8003a80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800294a:	e00d      	b.n	8002968 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002952:	d109      	bne.n	8002968 <vTaskStartScheduler+0xa8>
 8002954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002958:	f383 8811 	msr	BASEPRI, r3
 800295c:	f3bf 8f6f 	isb	sy
 8002960:	f3bf 8f4f 	dsb	sy
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	e7fe      	b.n	8002966 <vTaskStartScheduler+0xa6>
}
 8002968:	bf00      	nop
 800296a:	3718      	adds	r7, #24
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	0800423c 	.word	0x0800423c
 8002974:	08002f89 	.word	0x08002f89
 8002978:	20000be0 	.word	0x20000be0
 800297c:	20000bdc 	.word	0x20000bdc
 8002980:	20000bc8 	.word	0x20000bc8
 8002984:	20000bc0 	.word	0x20000bc0

08002988 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800298c:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <vTaskSuspendAll+0x18>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	3301      	adds	r3, #1
 8002992:	4a03      	ldr	r2, [pc, #12]	; (80029a0 <vTaskSuspendAll+0x18>)
 8002994:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8002996:	bf00      	nop
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	20000be4 	.word	0x20000be4

080029a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80029b2:	4b41      	ldr	r3, [pc, #260]	; (8002ab8 <xTaskResumeAll+0x114>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d109      	bne.n	80029ce <xTaskResumeAll+0x2a>
 80029ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029be:	f383 8811 	msr	BASEPRI, r3
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	603b      	str	r3, [r7, #0]
 80029cc:	e7fe      	b.n	80029cc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80029ce:	f001 f8f5 	bl	8003bbc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80029d2:	4b39      	ldr	r3, [pc, #228]	; (8002ab8 <xTaskResumeAll+0x114>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	4a37      	ldr	r2, [pc, #220]	; (8002ab8 <xTaskResumeAll+0x114>)
 80029da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029dc:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <xTaskResumeAll+0x114>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d162      	bne.n	8002aaa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029e4:	4b35      	ldr	r3, [pc, #212]	; (8002abc <xTaskResumeAll+0x118>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d05e      	beq.n	8002aaa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029ec:	e02f      	b.n	8002a4e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029ee:	4b34      	ldr	r3, [pc, #208]	; (8002ac0 <xTaskResumeAll+0x11c>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	3318      	adds	r3, #24
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff f850 	bl	8001aa0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	3304      	adds	r3, #4
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff f84b 	bl	8001aa0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a0e:	4b2d      	ldr	r3, [pc, #180]	; (8002ac4 <xTaskResumeAll+0x120>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d903      	bls.n	8002a1e <xTaskResumeAll+0x7a>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	4a2a      	ldr	r2, [pc, #168]	; (8002ac4 <xTaskResumeAll+0x120>)
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4a27      	ldr	r2, [pc, #156]	; (8002ac8 <xTaskResumeAll+0x124>)
 8002a2c:	441a      	add	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3304      	adds	r3, #4
 8002a32:	4619      	mov	r1, r3
 8002a34:	4610      	mov	r0, r2
 8002a36:	f7fe ffd6 	bl	80019e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3e:	4b23      	ldr	r3, [pc, #140]	; (8002acc <xTaskResumeAll+0x128>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d302      	bcc.n	8002a4e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002a48:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <xTaskResumeAll+0x12c>)
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a4e:	4b1c      	ldr	r3, [pc, #112]	; (8002ac0 <xTaskResumeAll+0x11c>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1cb      	bne.n	80029ee <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a5c:	f000 fb46 	bl	80030ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002a60:	4b1c      	ldr	r3, [pc, #112]	; (8002ad4 <xTaskResumeAll+0x130>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d010      	beq.n	8002a8e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a6c:	f000 f846 	bl	8002afc <xTaskIncrementTick>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002a76:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <xTaskResumeAll+0x12c>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f1      	bne.n	8002a6c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002a88:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <xTaskResumeAll+0x130>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a8e:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <xTaskResumeAll+0x12c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d009      	beq.n	8002aaa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a96:	2301      	movs	r3, #1
 8002a98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a9a:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <xTaskResumeAll+0x134>)
 8002a9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	f3bf 8f4f 	dsb	sy
 8002aa6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002aaa:	f001 f8b5 	bl	8003c18 <vPortExitCritical>

	return xAlreadyYielded;
 8002aae:	68bb      	ldr	r3, [r7, #8]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20000be4 	.word	0x20000be4
 8002abc:	20000bbc 	.word	0x20000bbc
 8002ac0:	20000b7c 	.word	0x20000b7c
 8002ac4:	20000bc4 	.word	0x20000bc4
 8002ac8:	200006ec 	.word	0x200006ec
 8002acc:	200006e8 	.word	0x200006e8
 8002ad0:	20000bd0 	.word	0x20000bd0
 8002ad4:	20000bcc 	.word	0x20000bcc
 8002ad8:	e000ed04 	.word	0xe000ed04

08002adc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <xTaskGetTickCount+0x1c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ae8:	687b      	ldr	r3, [r7, #4]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	20000bc0 	.word	0x20000bc0

08002afc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b06:	4b4e      	ldr	r3, [pc, #312]	; (8002c40 <xTaskIncrementTick+0x144>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f040 8088 	bne.w	8002c20 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b10:	4b4c      	ldr	r3, [pc, #304]	; (8002c44 <xTaskIncrementTick+0x148>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3301      	adds	r3, #1
 8002b16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002b18:	4a4a      	ldr	r2, [pc, #296]	; (8002c44 <xTaskIncrementTick+0x148>)
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d11f      	bne.n	8002b64 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002b24:	4b48      	ldr	r3, [pc, #288]	; (8002c48 <xTaskIncrementTick+0x14c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d009      	beq.n	8002b42 <xTaskIncrementTick+0x46>
 8002b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b32:	f383 8811 	msr	BASEPRI, r3
 8002b36:	f3bf 8f6f 	isb	sy
 8002b3a:	f3bf 8f4f 	dsb	sy
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	e7fe      	b.n	8002b40 <xTaskIncrementTick+0x44>
 8002b42:	4b41      	ldr	r3, [pc, #260]	; (8002c48 <xTaskIncrementTick+0x14c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	4b40      	ldr	r3, [pc, #256]	; (8002c4c <xTaskIncrementTick+0x150>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a3e      	ldr	r2, [pc, #248]	; (8002c48 <xTaskIncrementTick+0x14c>)
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	4a3e      	ldr	r2, [pc, #248]	; (8002c4c <xTaskIncrementTick+0x150>)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	4b3e      	ldr	r3, [pc, #248]	; (8002c50 <xTaskIncrementTick+0x154>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	4a3c      	ldr	r2, [pc, #240]	; (8002c50 <xTaskIncrementTick+0x154>)
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	f000 fac4 	bl	80030ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b64:	4b3b      	ldr	r3, [pc, #236]	; (8002c54 <xTaskIncrementTick+0x158>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d349      	bcc.n	8002c02 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b6e:	4b36      	ldr	r3, [pc, #216]	; (8002c48 <xTaskIncrementTick+0x14c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d104      	bne.n	8002b82 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b78:	4b36      	ldr	r3, [pc, #216]	; (8002c54 <xTaskIncrementTick+0x158>)
 8002b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7e:	601a      	str	r2, [r3, #0]
					break;
 8002b80:	e03f      	b.n	8002c02 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b82:	4b31      	ldr	r3, [pc, #196]	; (8002c48 <xTaskIncrementTick+0x14c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d203      	bcs.n	8002ba2 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b9a:	4a2e      	ldr	r2, [pc, #184]	; (8002c54 <xTaskIncrementTick+0x158>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002ba0:	e02f      	b.n	8002c02 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fe ff7a 	bl	8001aa0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d004      	beq.n	8002bbe <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	3318      	adds	r3, #24
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fe ff71 	bl	8001aa0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc2:	4b25      	ldr	r3, [pc, #148]	; (8002c58 <xTaskIncrementTick+0x15c>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d903      	bls.n	8002bd2 <xTaskIncrementTick+0xd6>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bce:	4a22      	ldr	r2, [pc, #136]	; (8002c58 <xTaskIncrementTick+0x15c>)
 8002bd0:	6013      	str	r3, [r2, #0]
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4a1f      	ldr	r2, [pc, #124]	; (8002c5c <xTaskIncrementTick+0x160>)
 8002be0:	441a      	add	r2, r3
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	3304      	adds	r3, #4
 8002be6:	4619      	mov	r1, r3
 8002be8:	4610      	mov	r0, r2
 8002bea:	f7fe fefc 	bl	80019e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf2:	4b1b      	ldr	r3, [pc, #108]	; (8002c60 <xTaskIncrementTick+0x164>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d3b8      	bcc.n	8002b6e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c00:	e7b5      	b.n	8002b6e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c02:	4b17      	ldr	r3, [pc, #92]	; (8002c60 <xTaskIncrementTick+0x164>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c08:	4914      	ldr	r1, [pc, #80]	; (8002c5c <xTaskIncrementTick+0x160>)
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d907      	bls.n	8002c2a <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	617b      	str	r3, [r7, #20]
 8002c1e:	e004      	b.n	8002c2a <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002c20:	4b10      	ldr	r3, [pc, #64]	; (8002c64 <xTaskIncrementTick+0x168>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	3301      	adds	r3, #1
 8002c26:	4a0f      	ldr	r2, [pc, #60]	; (8002c64 <xTaskIncrementTick+0x168>)
 8002c28:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002c2a:	4b0f      	ldr	r3, [pc, #60]	; (8002c68 <xTaskIncrementTick+0x16c>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8002c32:	2301      	movs	r3, #1
 8002c34:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002c36:	697b      	ldr	r3, [r7, #20]
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	20000be4 	.word	0x20000be4
 8002c44:	20000bc0 	.word	0x20000bc0
 8002c48:	20000b74 	.word	0x20000b74
 8002c4c:	20000b78 	.word	0x20000b78
 8002c50:	20000bd4 	.word	0x20000bd4
 8002c54:	20000bdc 	.word	0x20000bdc
 8002c58:	20000bc4 	.word	0x20000bc4
 8002c5c:	200006ec 	.word	0x200006ec
 8002c60:	200006e8 	.word	0x200006e8
 8002c64:	20000bcc 	.word	0x20000bcc
 8002c68:	20000bd0 	.word	0x20000bd0

08002c6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c72:	4b27      	ldr	r3, [pc, #156]	; (8002d10 <vTaskSwitchContext+0xa4>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c7a:	4b26      	ldr	r3, [pc, #152]	; (8002d14 <vTaskSwitchContext+0xa8>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c80:	e040      	b.n	8002d04 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8002c82:	4b24      	ldr	r3, [pc, #144]	; (8002d14 <vTaskSwitchContext+0xa8>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c88:	4b23      	ldr	r3, [pc, #140]	; (8002d18 <vTaskSwitchContext+0xac>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	e00f      	b.n	8002cb0 <vTaskSwitchContext+0x44>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d109      	bne.n	8002caa <vTaskSwitchContext+0x3e>
 8002c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9a:	f383 8811 	msr	BASEPRI, r3
 8002c9e:	f3bf 8f6f 	isb	sy
 8002ca2:	f3bf 8f4f 	dsb	sy
 8002ca6:	607b      	str	r3, [r7, #4]
 8002ca8:	e7fe      	b.n	8002ca8 <vTaskSwitchContext+0x3c>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	491a      	ldr	r1, [pc, #104]	; (8002d1c <vTaskSwitchContext+0xb0>)
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0e5      	beq.n	8002c90 <vTaskSwitchContext+0x24>
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4a13      	ldr	r2, [pc, #76]	; (8002d1c <vTaskSwitchContext+0xb0>)
 8002cd0:	4413      	add	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	3308      	adds	r3, #8
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d104      	bne.n	8002cf4 <vTaskSwitchContext+0x88>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	605a      	str	r2, [r3, #4]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	4a09      	ldr	r2, [pc, #36]	; (8002d20 <vTaskSwitchContext+0xb4>)
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	4a06      	ldr	r2, [pc, #24]	; (8002d18 <vTaskSwitchContext+0xac>)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	20000be4 	.word	0x20000be4
 8002d14:	20000bd0 	.word	0x20000bd0
 8002d18:	20000bc4 	.word	0x20000bc4
 8002d1c:	200006ec 	.word	0x200006ec
 8002d20:	200006e8 	.word	0x200006e8

08002d24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d109      	bne.n	8002d48 <vTaskPlaceOnEventList+0x24>
 8002d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d38:	f383 8811 	msr	BASEPRI, r3
 8002d3c:	f3bf 8f6f 	isb	sy
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	e7fe      	b.n	8002d46 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d48:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <vTaskPlaceOnEventList+0x44>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	3318      	adds	r3, #24
 8002d4e:	4619      	mov	r1, r3
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7fe fe6c 	bl	8001a2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002d56:	2101      	movs	r1, #1
 8002d58:	6838      	ldr	r0, [r7, #0]
 8002d5a:	f000 fa71 	bl	8003240 <prvAddCurrentTaskToDelayedList>
}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	200006e8 	.word	0x200006e8

08002d6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d109      	bne.n	8002d92 <vTaskPlaceOnEventListRestricted+0x26>
 8002d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d82:	f383 8811 	msr	BASEPRI, r3
 8002d86:	f3bf 8f6f 	isb	sy
 8002d8a:	f3bf 8f4f 	dsb	sy
 8002d8e:	617b      	str	r3, [r7, #20]
 8002d90:	e7fe      	b.n	8002d90 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d92:	4b0a      	ldr	r3, [pc, #40]	; (8002dbc <vTaskPlaceOnEventListRestricted+0x50>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	3318      	adds	r3, #24
 8002d98:	4619      	mov	r1, r3
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f7fe fe23 	bl	80019e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d002      	beq.n	8002dac <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295
 8002daa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	68b8      	ldr	r0, [r7, #8]
 8002db0:	f000 fa46 	bl	8003240 <prvAddCurrentTaskToDelayedList>
	}
 8002db4:	bf00      	nop
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	200006e8 	.word	0x200006e8

08002dc0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d109      	bne.n	8002dea <xTaskRemoveFromEventList+0x2a>
 8002dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	e7fe      	b.n	8002de8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	3318      	adds	r3, #24
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fe fe56 	bl	8001aa0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002df4:	4b1d      	ldr	r3, [pc, #116]	; (8002e6c <xTaskRemoveFromEventList+0xac>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d11d      	bne.n	8002e38 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	3304      	adds	r3, #4
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fe fe4d 	bl	8001aa0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e0a:	4b19      	ldr	r3, [pc, #100]	; (8002e70 <xTaskRemoveFromEventList+0xb0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d903      	bls.n	8002e1a <xTaskRemoveFromEventList+0x5a>
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e16:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <xTaskRemoveFromEventList+0xb0>)
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e1e:	4613      	mov	r3, r2
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4413      	add	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4a13      	ldr	r2, [pc, #76]	; (8002e74 <xTaskRemoveFromEventList+0xb4>)
 8002e28:	441a      	add	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4610      	mov	r0, r2
 8002e32:	f7fe fdd8 	bl	80019e6 <vListInsertEnd>
 8002e36:	e005      	b.n	8002e44 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	3318      	adds	r3, #24
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	480e      	ldr	r0, [pc, #56]	; (8002e78 <xTaskRemoveFromEventList+0xb8>)
 8002e40:	f7fe fdd1 	bl	80019e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <xTaskRemoveFromEventList+0xbc>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d905      	bls.n	8002e5e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002e52:	2301      	movs	r3, #1
 8002e54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002e56:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <xTaskRemoveFromEventList+0xc0>)
 8002e58:	2201      	movs	r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	e001      	b.n	8002e62 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002e62:	697b      	ldr	r3, [r7, #20]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	20000be4 	.word	0x20000be4
 8002e70:	20000bc4 	.word	0x20000bc4
 8002e74:	200006ec 	.word	0x200006ec
 8002e78:	20000b7c 	.word	0x20000b7c
 8002e7c:	200006e8 	.word	0x200006e8
 8002e80:	20000bd0 	.word	0x20000bd0

08002e84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002e8c:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <vTaskInternalSetTimeOutState+0x24>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002e94:	4b05      	ldr	r3, [pc, #20]	; (8002eac <vTaskInternalSetTimeOutState+0x28>)
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	605a      	str	r2, [r3, #4]
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	20000bd4 	.word	0x20000bd4
 8002eac:	20000bc0 	.word	0x20000bc0

08002eb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d109      	bne.n	8002ed4 <xTaskCheckForTimeOut+0x24>
 8002ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec4:	f383 8811 	msr	BASEPRI, r3
 8002ec8:	f3bf 8f6f 	isb	sy
 8002ecc:	f3bf 8f4f 	dsb	sy
 8002ed0:	613b      	str	r3, [r7, #16]
 8002ed2:	e7fe      	b.n	8002ed2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d109      	bne.n	8002eee <xTaskCheckForTimeOut+0x3e>
 8002eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ede:	f383 8811 	msr	BASEPRI, r3
 8002ee2:	f3bf 8f6f 	isb	sy
 8002ee6:	f3bf 8f4f 	dsb	sy
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	e7fe      	b.n	8002eec <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002eee:	f000 fe65 	bl	8003bbc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <xTaskCheckForTimeOut+0xb8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0a:	d102      	bne.n	8002f12 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61fb      	str	r3, [r7, #28]
 8002f10:	e023      	b.n	8002f5a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	4b15      	ldr	r3, [pc, #84]	; (8002f6c <xTaskCheckForTimeOut+0xbc>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d007      	beq.n	8002f2e <xTaskCheckForTimeOut+0x7e>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d302      	bcc.n	8002f2e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	e015      	b.n	8002f5a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d20b      	bcs.n	8002f50 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	1ad2      	subs	r2, r2, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7ff ff9d 	bl	8002e84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61fb      	str	r3, [r7, #28]
 8002f4e:	e004      	b.n	8002f5a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002f56:	2301      	movs	r3, #1
 8002f58:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002f5a:	f000 fe5d 	bl	8003c18 <vPortExitCritical>

	return xReturn;
 8002f5e:	69fb      	ldr	r3, [r7, #28]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3720      	adds	r7, #32
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20000bc0 	.word	0x20000bc0
 8002f6c:	20000bd4 	.word	0x20000bd4

08002f70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002f74:	4b03      	ldr	r3, [pc, #12]	; (8002f84 <vTaskMissedYield+0x14>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	601a      	str	r2, [r3, #0]
}
 8002f7a:	bf00      	nop
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	20000bd0 	.word	0x20000bd0

08002f88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f90:	f000 f852 	bl	8003038 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <prvIdleTask+0x28>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d9f9      	bls.n	8002f90 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f9c:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <prvIdleTask+0x2c>)
 8002f9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	f3bf 8f4f 	dsb	sy
 8002fa8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002fac:	e7f0      	b.n	8002f90 <prvIdleTask+0x8>
 8002fae:	bf00      	nop
 8002fb0:	200006ec 	.word	0x200006ec
 8002fb4:	e000ed04 	.word	0xe000ed04

08002fb8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	607b      	str	r3, [r7, #4]
 8002fc2:	e00c      	b.n	8002fde <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	4413      	add	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4a12      	ldr	r2, [pc, #72]	; (8003018 <prvInitialiseTaskLists+0x60>)
 8002fd0:	4413      	add	r3, r2
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe fcda 	bl	800198c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b37      	cmp	r3, #55	; 0x37
 8002fe2:	d9ef      	bls.n	8002fc4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002fe4:	480d      	ldr	r0, [pc, #52]	; (800301c <prvInitialiseTaskLists+0x64>)
 8002fe6:	f7fe fcd1 	bl	800198c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002fea:	480d      	ldr	r0, [pc, #52]	; (8003020 <prvInitialiseTaskLists+0x68>)
 8002fec:	f7fe fcce 	bl	800198c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002ff0:	480c      	ldr	r0, [pc, #48]	; (8003024 <prvInitialiseTaskLists+0x6c>)
 8002ff2:	f7fe fccb 	bl	800198c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002ff6:	480c      	ldr	r0, [pc, #48]	; (8003028 <prvInitialiseTaskLists+0x70>)
 8002ff8:	f7fe fcc8 	bl	800198c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002ffc:	480b      	ldr	r0, [pc, #44]	; (800302c <prvInitialiseTaskLists+0x74>)
 8002ffe:	f7fe fcc5 	bl	800198c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003002:	4b0b      	ldr	r3, [pc, #44]	; (8003030 <prvInitialiseTaskLists+0x78>)
 8003004:	4a05      	ldr	r2, [pc, #20]	; (800301c <prvInitialiseTaskLists+0x64>)
 8003006:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003008:	4b0a      	ldr	r3, [pc, #40]	; (8003034 <prvInitialiseTaskLists+0x7c>)
 800300a:	4a05      	ldr	r2, [pc, #20]	; (8003020 <prvInitialiseTaskLists+0x68>)
 800300c:	601a      	str	r2, [r3, #0]
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	200006ec 	.word	0x200006ec
 800301c:	20000b4c 	.word	0x20000b4c
 8003020:	20000b60 	.word	0x20000b60
 8003024:	20000b7c 	.word	0x20000b7c
 8003028:	20000b90 	.word	0x20000b90
 800302c:	20000ba8 	.word	0x20000ba8
 8003030:	20000b74 	.word	0x20000b74
 8003034:	20000b78 	.word	0x20000b78

08003038 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800303e:	e019      	b.n	8003074 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003040:	f000 fdbc 	bl	8003bbc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003044:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <prvCheckTasksWaitingTermination+0x4c>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3304      	adds	r3, #4
 8003050:	4618      	mov	r0, r3
 8003052:	f7fe fd25 	bl	8001aa0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <prvCheckTasksWaitingTermination+0x50>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	3b01      	subs	r3, #1
 800305c:	4a0a      	ldr	r2, [pc, #40]	; (8003088 <prvCheckTasksWaitingTermination+0x50>)
 800305e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003060:	4b0a      	ldr	r3, [pc, #40]	; (800308c <prvCheckTasksWaitingTermination+0x54>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	3b01      	subs	r3, #1
 8003066:	4a09      	ldr	r2, [pc, #36]	; (800308c <prvCheckTasksWaitingTermination+0x54>)
 8003068:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800306a:	f000 fdd5 	bl	8003c18 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f80e 	bl	8003090 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003074:	4b05      	ldr	r3, [pc, #20]	; (800308c <prvCheckTasksWaitingTermination+0x54>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1e1      	bne.n	8003040 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	20000b90 	.word	0x20000b90
 8003088:	20000bbc 	.word	0x20000bbc
 800308c:	20000ba4 	.word	0x20000ba4

08003090 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d108      	bne.n	80030b4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 ff64 	bl	8003f74 <vPortFree>
				vPortFree( pxTCB );
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 ff61 	bl	8003f74 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80030b2:	e017      	b.n	80030e4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d103      	bne.n	80030c6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 ff58 	bl	8003f74 <vPortFree>
	}
 80030c4:	e00e      	b.n	80030e4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d009      	beq.n	80030e4 <prvDeleteTCB+0x54>
 80030d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d4:	f383 8811 	msr	BASEPRI, r3
 80030d8:	f3bf 8f6f 	isb	sy
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	e7fe      	b.n	80030e2 <prvDeleteTCB+0x52>
	}
 80030e4:	bf00      	nop
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <prvResetNextTaskUnblockTime+0x38>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d104      	bne.n	8003106 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80030fc:	4b0a      	ldr	r3, [pc, #40]	; (8003128 <prvResetNextTaskUnblockTime+0x3c>)
 80030fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003102:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003104:	e008      	b.n	8003118 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003106:	4b07      	ldr	r3, [pc, #28]	; (8003124 <prvResetNextTaskUnblockTime+0x38>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4a04      	ldr	r2, [pc, #16]	; (8003128 <prvResetNextTaskUnblockTime+0x3c>)
 8003116:	6013      	str	r3, [r2, #0]
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	20000b74 	.word	0x20000b74
 8003128:	20000bdc 	.word	0x20000bdc

0800312c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003132:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <xTaskGetSchedulerState+0x34>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d102      	bne.n	8003140 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800313a:	2301      	movs	r3, #1
 800313c:	607b      	str	r3, [r7, #4]
 800313e:	e008      	b.n	8003152 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003140:	4b08      	ldr	r3, [pc, #32]	; (8003164 <xTaskGetSchedulerState+0x38>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d102      	bne.n	800314e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003148:	2302      	movs	r3, #2
 800314a:	607b      	str	r3, [r7, #4]
 800314c:	e001      	b.n	8003152 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800314e:	2300      	movs	r3, #0
 8003150:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003152:	687b      	ldr	r3, [r7, #4]
	}
 8003154:	4618      	mov	r0, r3
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	20000bc8 	.word	0x20000bc8
 8003164:	20000be4 	.word	0x20000be4

08003168 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d054      	beq.n	8003228 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800317e:	4b2d      	ldr	r3, [pc, #180]	; (8003234 <xTaskPriorityDisinherit+0xcc>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	429a      	cmp	r2, r3
 8003186:	d009      	beq.n	800319c <xTaskPriorityDisinherit+0x34>
 8003188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318c:	f383 8811 	msr	BASEPRI, r3
 8003190:	f3bf 8f6f 	isb	sy
 8003194:	f3bf 8f4f 	dsb	sy
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	e7fe      	b.n	800319a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d109      	bne.n	80031b8 <xTaskPriorityDisinherit+0x50>
 80031a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031a8:	f383 8811 	msr	BASEPRI, r3
 80031ac:	f3bf 8f6f 	isb	sy
 80031b0:	f3bf 8f4f 	dsb	sy
 80031b4:	60bb      	str	r3, [r7, #8]
 80031b6:	e7fe      	b.n	80031b6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031bc:	1e5a      	subs	r2, r3, #1
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d02c      	beq.n	8003228 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d128      	bne.n	8003228 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	3304      	adds	r3, #4
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fe fc60 	bl	8001aa0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f8:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <xTaskPriorityDisinherit+0xd0>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d903      	bls.n	8003208 <xTaskPriorityDisinherit+0xa0>
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	4a0c      	ldr	r2, [pc, #48]	; (8003238 <xTaskPriorityDisinherit+0xd0>)
 8003206:	6013      	str	r3, [r2, #0]
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4a09      	ldr	r2, [pc, #36]	; (800323c <xTaskPriorityDisinherit+0xd4>)
 8003216:	441a      	add	r2, r3
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	3304      	adds	r3, #4
 800321c:	4619      	mov	r1, r3
 800321e:	4610      	mov	r0, r2
 8003220:	f7fe fbe1 	bl	80019e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003224:	2301      	movs	r3, #1
 8003226:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003228:	697b      	ldr	r3, [r7, #20]
	}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	200006e8 	.word	0x200006e8
 8003238:	20000bc4 	.word	0x20000bc4
 800323c:	200006ec 	.word	0x200006ec

08003240 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800324a:	4b21      	ldr	r3, [pc, #132]	; (80032d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003250:	4b20      	ldr	r3, [pc, #128]	; (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	3304      	adds	r3, #4
 8003256:	4618      	mov	r0, r3
 8003258:	f7fe fc22 	bl	8001aa0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003262:	d10a      	bne.n	800327a <prvAddCurrentTaskToDelayedList+0x3a>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d007      	beq.n	800327a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800326a:	4b1a      	ldr	r3, [pc, #104]	; (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3304      	adds	r3, #4
 8003270:	4619      	mov	r1, r3
 8003272:	4819      	ldr	r0, [pc, #100]	; (80032d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003274:	f7fe fbb7 	bl	80019e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003278:	e026      	b.n	80032c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4413      	add	r3, r2
 8003280:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003282:	4b14      	ldr	r3, [pc, #80]	; (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	429a      	cmp	r2, r3
 8003290:	d209      	bcs.n	80032a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003292:	4b12      	ldr	r3, [pc, #72]	; (80032dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	4b0f      	ldr	r3, [pc, #60]	; (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	3304      	adds	r3, #4
 800329c:	4619      	mov	r1, r3
 800329e:	4610      	mov	r0, r2
 80032a0:	f7fe fbc5 	bl	8001a2e <vListInsert>
}
 80032a4:	e010      	b.n	80032c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032a6:	4b0e      	ldr	r3, [pc, #56]	; (80032e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	3304      	adds	r3, #4
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f7fe fbbb 	bl	8001a2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80032b8:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d202      	bcs.n	80032c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80032c2:	4a08      	ldr	r2, [pc, #32]	; (80032e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6013      	str	r3, [r2, #0]
}
 80032c8:	bf00      	nop
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000bc0 	.word	0x20000bc0
 80032d4:	200006e8 	.word	0x200006e8
 80032d8:	20000ba8 	.word	0x20000ba8
 80032dc:	20000b78 	.word	0x20000b78
 80032e0:	20000b74 	.word	0x20000b74
 80032e4:	20000bdc 	.word	0x20000bdc

080032e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	; 0x28
 80032ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80032f2:	f000 faff 	bl	80038f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80032f6:	4b1c      	ldr	r3, [pc, #112]	; (8003368 <xTimerCreateTimerTask+0x80>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d021      	beq.n	8003342 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003302:	2300      	movs	r3, #0
 8003304:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003306:	1d3a      	adds	r2, r7, #4
 8003308:	f107 0108 	add.w	r1, r7, #8
 800330c:	f107 030c 	add.w	r3, r7, #12
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe fb21 	bl	8001958 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003316:	6879      	ldr	r1, [r7, #4]
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	9202      	str	r2, [sp, #8]
 800331e:	9301      	str	r3, [sp, #4]
 8003320:	2302      	movs	r3, #2
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2300      	movs	r3, #0
 8003326:	460a      	mov	r2, r1
 8003328:	4910      	ldr	r1, [pc, #64]	; (800336c <xTimerCreateTimerTask+0x84>)
 800332a:	4811      	ldr	r0, [pc, #68]	; (8003370 <xTimerCreateTimerTask+0x88>)
 800332c:	f7ff f8f6 	bl	800251c <xTaskCreateStatic>
 8003330:	4602      	mov	r2, r0
 8003332:	4b10      	ldr	r3, [pc, #64]	; (8003374 <xTimerCreateTimerTask+0x8c>)
 8003334:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <xTimerCreateTimerTask+0x8c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800333e:	2301      	movs	r3, #1
 8003340:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d109      	bne.n	800335c <xTimerCreateTimerTask+0x74>
 8003348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	613b      	str	r3, [r7, #16]
 800335a:	e7fe      	b.n	800335a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800335c:	697b      	ldr	r3, [r7, #20]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000c18 	.word	0x20000c18
 800336c:	08004244 	.word	0x08004244
 8003370:	080034a9 	.word	0x080034a9
 8003374:	20000c1c 	.word	0x20000c1c

08003378 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08a      	sub	sp, #40	; 0x28
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
 8003384:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003386:	2300      	movs	r3, #0
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d109      	bne.n	80033a4 <xTimerGenericCommand+0x2c>
 8003390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003394:	f383 8811 	msr	BASEPRI, r3
 8003398:	f3bf 8f6f 	isb	sy
 800339c:	f3bf 8f4f 	dsb	sy
 80033a0:	623b      	str	r3, [r7, #32]
 80033a2:	e7fe      	b.n	80033a2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80033a4:	4b19      	ldr	r3, [pc, #100]	; (800340c <xTimerGenericCommand+0x94>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d02a      	beq.n	8003402 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b05      	cmp	r3, #5
 80033bc:	dc18      	bgt.n	80033f0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80033be:	f7ff feb5 	bl	800312c <xTaskGetSchedulerState>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d109      	bne.n	80033dc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80033c8:	4b10      	ldr	r3, [pc, #64]	; (800340c <xTimerGenericCommand+0x94>)
 80033ca:	6818      	ldr	r0, [r3, #0]
 80033cc:	f107 0110 	add.w	r1, r7, #16
 80033d0:	2300      	movs	r3, #0
 80033d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033d4:	f7fe fccc 	bl	8001d70 <xQueueGenericSend>
 80033d8:	6278      	str	r0, [r7, #36]	; 0x24
 80033da:	e012      	b.n	8003402 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80033dc:	4b0b      	ldr	r3, [pc, #44]	; (800340c <xTimerGenericCommand+0x94>)
 80033de:	6818      	ldr	r0, [r3, #0]
 80033e0:	f107 0110 	add.w	r1, r7, #16
 80033e4:	2300      	movs	r3, #0
 80033e6:	2200      	movs	r2, #0
 80033e8:	f7fe fcc2 	bl	8001d70 <xQueueGenericSend>
 80033ec:	6278      	str	r0, [r7, #36]	; 0x24
 80033ee:	e008      	b.n	8003402 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80033f0:	4b06      	ldr	r3, [pc, #24]	; (800340c <xTimerGenericCommand+0x94>)
 80033f2:	6818      	ldr	r0, [r3, #0]
 80033f4:	f107 0110 	add.w	r1, r7, #16
 80033f8:	2300      	movs	r3, #0
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	f7fe fdb2 	bl	8001f64 <xQueueGenericSendFromISR>
 8003400:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003404:	4618      	mov	r0, r3
 8003406:	3728      	adds	r7, #40	; 0x28
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	20000c18 	.word	0x20000c18

08003410 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af02      	add	r7, sp, #8
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800341a:	4b22      	ldr	r3, [pc, #136]	; (80034a4 <prvProcessExpiredTimer+0x94>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	3304      	adds	r3, #4
 8003428:	4618      	mov	r0, r3
 800342a:	f7fe fb39 	bl	8001aa0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003434:	f003 0304 	and.w	r3, r3, #4
 8003438:	2b00      	cmp	r3, #0
 800343a:	d021      	beq.n	8003480 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	699a      	ldr	r2, [r3, #24]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	18d1      	adds	r1, r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	6978      	ldr	r0, [r7, #20]
 800344a:	f000 f8d1 	bl	80035f0 <prvInsertTimerInActiveList>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d01e      	beq.n	8003492 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003454:	2300      	movs	r3, #0
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	2300      	movs	r3, #0
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	2100      	movs	r1, #0
 800345e:	6978      	ldr	r0, [r7, #20]
 8003460:	f7ff ff8a 	bl	8003378 <xTimerGenericCommand>
 8003464:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d112      	bne.n	8003492 <prvProcessExpiredTimer+0x82>
 800346c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003470:	f383 8811 	msr	BASEPRI, r3
 8003474:	f3bf 8f6f 	isb	sy
 8003478:	f3bf 8f4f 	dsb	sy
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	e7fe      	b.n	800347e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003486:	f023 0301 	bic.w	r3, r3, #1
 800348a:	b2da      	uxtb	r2, r3
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	6978      	ldr	r0, [r7, #20]
 8003498:	4798      	blx	r3
}
 800349a:	bf00      	nop
 800349c:	3718      	adds	r7, #24
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000c10 	.word	0x20000c10

080034a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034b0:	f107 0308 	add.w	r3, r7, #8
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 f857 	bl	8003568 <prvGetNextExpireTime>
 80034ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	4619      	mov	r1, r3
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f000 f803 	bl	80034cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80034c6:	f000 f8d5 	bl	8003674 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034ca:	e7f1      	b.n	80034b0 <prvTimerTask+0x8>

080034cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80034d6:	f7ff fa57 	bl	8002988 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034da:	f107 0308 	add.w	r3, r7, #8
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 f866 	bl	80035b0 <prvSampleTimeNow>
 80034e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d130      	bne.n	800354e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10a      	bne.n	8003508 <prvProcessTimerOrBlockTask+0x3c>
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d806      	bhi.n	8003508 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80034fa:	f7ff fa53 	bl	80029a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80034fe:	68f9      	ldr	r1, [r7, #12]
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f7ff ff85 	bl	8003410 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003506:	e024      	b.n	8003552 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d008      	beq.n	8003520 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800350e:	4b13      	ldr	r3, [pc, #76]	; (800355c <prvProcessTimerOrBlockTask+0x90>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <prvProcessTimerOrBlockTask+0x50>
 8003518:	2301      	movs	r3, #1
 800351a:	e000      	b.n	800351e <prvProcessTimerOrBlockTask+0x52>
 800351c:	2300      	movs	r3, #0
 800351e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003520:	4b0f      	ldr	r3, [pc, #60]	; (8003560 <prvProcessTimerOrBlockTask+0x94>)
 8003522:	6818      	ldr	r0, [r3, #0]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	4619      	mov	r1, r3
 800352e:	f7fe ffc1 	bl	80024b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003532:	f7ff fa37 	bl	80029a4 <xTaskResumeAll>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10a      	bne.n	8003552 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800353c:	4b09      	ldr	r3, [pc, #36]	; (8003564 <prvProcessTimerOrBlockTask+0x98>)
 800353e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	f3bf 8f4f 	dsb	sy
 8003548:	f3bf 8f6f 	isb	sy
}
 800354c:	e001      	b.n	8003552 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800354e:	f7ff fa29 	bl	80029a4 <xTaskResumeAll>
}
 8003552:	bf00      	nop
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	20000c14 	.word	0x20000c14
 8003560:	20000c18 	.word	0x20000c18
 8003564:	e000ed04 	.word	0xe000ed04

08003568 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003570:	4b0e      	ldr	r3, [pc, #56]	; (80035ac <prvGetNextExpireTime+0x44>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <prvGetNextExpireTime+0x16>
 800357a:	2201      	movs	r2, #1
 800357c:	e000      	b.n	8003580 <prvGetNextExpireTime+0x18>
 800357e:	2200      	movs	r2, #0
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d105      	bne.n	8003598 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800358c:	4b07      	ldr	r3, [pc, #28]	; (80035ac <prvGetNextExpireTime+0x44>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	e001      	b.n	800359c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800359c:	68fb      	ldr	r3, [r7, #12]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	20000c10 	.word	0x20000c10

080035b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80035b8:	f7ff fa90 	bl	8002adc <xTaskGetTickCount>
 80035bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80035be:	4b0b      	ldr	r3, [pc, #44]	; (80035ec <prvSampleTimeNow+0x3c>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d205      	bcs.n	80035d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80035c8:	f000 f930 	bl	800382c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	e002      	b.n	80035da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80035da:	4a04      	ldr	r2, [pc, #16]	; (80035ec <prvSampleTimeNow+0x3c>)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80035e0:	68fb      	ldr	r3, [r7, #12]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000c20 	.word	0x20000c20

080035f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
 80035fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80035fe:	2300      	movs	r3, #0
 8003600:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	429a      	cmp	r2, r3
 8003614:	d812      	bhi.n	800363c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	1ad2      	subs	r2, r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	429a      	cmp	r2, r3
 8003622:	d302      	bcc.n	800362a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003624:	2301      	movs	r3, #1
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	e01b      	b.n	8003662 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800362a:	4b10      	ldr	r3, [pc, #64]	; (800366c <prvInsertTimerInActiveList+0x7c>)
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	3304      	adds	r3, #4
 8003632:	4619      	mov	r1, r3
 8003634:	4610      	mov	r0, r2
 8003636:	f7fe f9fa 	bl	8001a2e <vListInsert>
 800363a:	e012      	b.n	8003662 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	429a      	cmp	r2, r3
 8003642:	d206      	bcs.n	8003652 <prvInsertTimerInActiveList+0x62>
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d302      	bcc.n	8003652 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800364c:	2301      	movs	r3, #1
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	e007      	b.n	8003662 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003652:	4b07      	ldr	r3, [pc, #28]	; (8003670 <prvInsertTimerInActiveList+0x80>)
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	3304      	adds	r3, #4
 800365a:	4619      	mov	r1, r3
 800365c:	4610      	mov	r0, r2
 800365e:	f7fe f9e6 	bl	8001a2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003662:	697b      	ldr	r3, [r7, #20]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3718      	adds	r7, #24
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	20000c14 	.word	0x20000c14
 8003670:	20000c10 	.word	0x20000c10

08003674 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b08e      	sub	sp, #56	; 0x38
 8003678:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800367a:	e0c6      	b.n	800380a <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	da17      	bge.n	80036b2 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003682:	1d3b      	adds	r3, r7, #4
 8003684:	3304      	adds	r3, #4
 8003686:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368a:	2b00      	cmp	r3, #0
 800368c:	d109      	bne.n	80036a2 <prvProcessReceivedCommands+0x2e>
 800368e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003692:	f383 8811 	msr	BASEPRI, r3
 8003696:	f3bf 8f6f 	isb	sy
 800369a:	f3bf 8f4f 	dsb	sy
 800369e:	61fb      	str	r3, [r7, #28]
 80036a0:	e7fe      	b.n	80036a0 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80036a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036a8:	6850      	ldr	r0, [r2, #4]
 80036aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036ac:	6892      	ldr	r2, [r2, #8]
 80036ae:	4611      	mov	r1, r2
 80036b0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f2c0 80a7 	blt.w	8003808 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80036be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d004      	beq.n	80036d0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80036c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c8:	3304      	adds	r3, #4
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe f9e8 	bl	8001aa0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036d0:	463b      	mov	r3, r7
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff ff6c 	bl	80035b0 <prvSampleTimeNow>
 80036d8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b09      	cmp	r3, #9
 80036de:	f200 8094 	bhi.w	800380a <prvProcessReceivedCommands+0x196>
 80036e2:	a201      	add	r2, pc, #4	; (adr r2, 80036e8 <prvProcessReceivedCommands+0x74>)
 80036e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036e8:	08003711 	.word	0x08003711
 80036ec:	08003711 	.word	0x08003711
 80036f0:	08003711 	.word	0x08003711
 80036f4:	08003783 	.word	0x08003783
 80036f8:	08003797 	.word	0x08003797
 80036fc:	080037df 	.word	0x080037df
 8003700:	08003711 	.word	0x08003711
 8003704:	08003711 	.word	0x08003711
 8003708:	08003783 	.word	0x08003783
 800370c:	08003797 	.word	0x08003797
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003712:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003716:	f043 0301 	orr.w	r3, r3, #1
 800371a:	b2da      	uxtb	r2, r3
 800371c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	18d1      	adds	r1, r2, r3
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800372e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003730:	f7ff ff5e 	bl	80035f0 <prvInsertTimerInActiveList>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d067      	beq.n	800380a <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800373a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003740:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003744:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d05c      	beq.n	800380a <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	441a      	add	r2, r3
 8003758:	2300      	movs	r3, #0
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	2300      	movs	r3, #0
 800375e:	2100      	movs	r1, #0
 8003760:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003762:	f7ff fe09 	bl	8003378 <xTimerGenericCommand>
 8003766:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d14d      	bne.n	800380a <prvProcessReceivedCommands+0x196>
 800376e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003772:	f383 8811 	msr	BASEPRI, r3
 8003776:	f3bf 8f6f 	isb	sy
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	61bb      	str	r3, [r7, #24]
 8003780:	e7fe      	b.n	8003780 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003784:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	b2da      	uxtb	r2, r3
 800378e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003790:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003794:	e039      	b.n	800380a <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003798:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80037ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d109      	bne.n	80037ca <prvProcessReceivedCommands+0x156>
 80037b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ba:	f383 8811 	msr	BASEPRI, r3
 80037be:	f3bf 8f6f 	isb	sy
 80037c2:	f3bf 8f4f 	dsb	sy
 80037c6:	617b      	str	r3, [r7, #20]
 80037c8:	e7fe      	b.n	80037c8 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80037ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	18d1      	adds	r1, r2, r3
 80037d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037d8:	f7ff ff0a 	bl	80035f0 <prvInsertTimerInActiveList>
					break;
 80037dc:	e015      	b.n	800380a <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80037de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d103      	bne.n	80037f4 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80037ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037ee:	f000 fbc1 	bl	8003f74 <vPortFree>
 80037f2:	e00a      	b.n	800380a <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80037f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037fa:	f023 0301 	bic.w	r3, r3, #1
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003802:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003806:	e000      	b.n	800380a <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003808:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800380a:	4b07      	ldr	r3, [pc, #28]	; (8003828 <prvProcessReceivedCommands+0x1b4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	1d39      	adds	r1, r7, #4
 8003810:	2200      	movs	r2, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe fc3a 	bl	800208c <xQueueReceive>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	f47f af2e 	bne.w	800367c <prvProcessReceivedCommands+0x8>
	}
}
 8003820:	bf00      	nop
 8003822:	3730      	adds	r7, #48	; 0x30
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	20000c18 	.word	0x20000c18

0800382c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003832:	e047      	b.n	80038c4 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003834:	4b2d      	ldr	r3, [pc, #180]	; (80038ec <prvSwitchTimerLists+0xc0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800383e:	4b2b      	ldr	r3, [pc, #172]	; (80038ec <prvSwitchTimerLists+0xc0>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	3304      	adds	r3, #4
 800384c:	4618      	mov	r0, r3
 800384e:	f7fe f927 	bl	8001aa0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d02d      	beq.n	80038c4 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4413      	add	r3, r2
 8003870:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	429a      	cmp	r2, r3
 8003878:	d90e      	bls.n	8003898 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003886:	4b19      	ldr	r3, [pc, #100]	; (80038ec <prvSwitchTimerLists+0xc0>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	3304      	adds	r3, #4
 800388e:	4619      	mov	r1, r3
 8003890:	4610      	mov	r0, r2
 8003892:	f7fe f8cc 	bl	8001a2e <vListInsert>
 8003896:	e015      	b.n	80038c4 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003898:	2300      	movs	r3, #0
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	2300      	movs	r3, #0
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	2100      	movs	r1, #0
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f7ff fd68 	bl	8003378 <xTimerGenericCommand>
 80038a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d109      	bne.n	80038c4 <prvSwitchTimerLists+0x98>
 80038b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b4:	f383 8811 	msr	BASEPRI, r3
 80038b8:	f3bf 8f6f 	isb	sy
 80038bc:	f3bf 8f4f 	dsb	sy
 80038c0:	603b      	str	r3, [r7, #0]
 80038c2:	e7fe      	b.n	80038c2 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80038c4:	4b09      	ldr	r3, [pc, #36]	; (80038ec <prvSwitchTimerLists+0xc0>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1b2      	bne.n	8003834 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80038ce:	4b07      	ldr	r3, [pc, #28]	; (80038ec <prvSwitchTimerLists+0xc0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80038d4:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <prvSwitchTimerLists+0xc4>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a04      	ldr	r2, [pc, #16]	; (80038ec <prvSwitchTimerLists+0xc0>)
 80038da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80038dc:	4a04      	ldr	r2, [pc, #16]	; (80038f0 <prvSwitchTimerLists+0xc4>)
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	6013      	str	r3, [r2, #0]
}
 80038e2:	bf00      	nop
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000c10 	.word	0x20000c10
 80038f0:	20000c14 	.word	0x20000c14

080038f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80038fa:	f000 f95f 	bl	8003bbc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80038fe:	4b15      	ldr	r3, [pc, #84]	; (8003954 <prvCheckForValidListAndQueue+0x60>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d120      	bne.n	8003948 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003906:	4814      	ldr	r0, [pc, #80]	; (8003958 <prvCheckForValidListAndQueue+0x64>)
 8003908:	f7fe f840 	bl	800198c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800390c:	4813      	ldr	r0, [pc, #76]	; (800395c <prvCheckForValidListAndQueue+0x68>)
 800390e:	f7fe f83d 	bl	800198c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003912:	4b13      	ldr	r3, [pc, #76]	; (8003960 <prvCheckForValidListAndQueue+0x6c>)
 8003914:	4a10      	ldr	r2, [pc, #64]	; (8003958 <prvCheckForValidListAndQueue+0x64>)
 8003916:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <prvCheckForValidListAndQueue+0x70>)
 800391a:	4a10      	ldr	r2, [pc, #64]	; (800395c <prvCheckForValidListAndQueue+0x68>)
 800391c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800391e:	2300      	movs	r3, #0
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	4b11      	ldr	r3, [pc, #68]	; (8003968 <prvCheckForValidListAndQueue+0x74>)
 8003924:	4a11      	ldr	r2, [pc, #68]	; (800396c <prvCheckForValidListAndQueue+0x78>)
 8003926:	2110      	movs	r1, #16
 8003928:	200a      	movs	r0, #10
 800392a:	f7fe f94b 	bl	8001bc4 <xQueueGenericCreateStatic>
 800392e:	4602      	mov	r2, r0
 8003930:	4b08      	ldr	r3, [pc, #32]	; (8003954 <prvCheckForValidListAndQueue+0x60>)
 8003932:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003934:	4b07      	ldr	r3, [pc, #28]	; (8003954 <prvCheckForValidListAndQueue+0x60>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800393c:	4b05      	ldr	r3, [pc, #20]	; (8003954 <prvCheckForValidListAndQueue+0x60>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	490b      	ldr	r1, [pc, #44]	; (8003970 <prvCheckForValidListAndQueue+0x7c>)
 8003942:	4618      	mov	r0, r3
 8003944:	f7fe fd8e 	bl	8002464 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003948:	f000 f966 	bl	8003c18 <vPortExitCritical>
}
 800394c:	bf00      	nop
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000c18 	.word	0x20000c18
 8003958:	20000be8 	.word	0x20000be8
 800395c:	20000bfc 	.word	0x20000bfc
 8003960:	20000c10 	.word	0x20000c10
 8003964:	20000c14 	.word	0x20000c14
 8003968:	20000cc4 	.word	0x20000cc4
 800396c:	20000c24 	.word	0x20000c24
 8003970:	0800424c 	.word	0x0800424c

08003974 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	3b04      	subs	r3, #4
 8003984:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800398c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	3b04      	subs	r3, #4
 8003992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f023 0201 	bic.w	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	3b04      	subs	r3, #4
 80039a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80039a4:	4a0c      	ldr	r2, [pc, #48]	; (80039d8 <pxPortInitialiseStack+0x64>)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3b14      	subs	r3, #20
 80039ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	3b04      	subs	r3, #4
 80039ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f06f 0202 	mvn.w	r2, #2
 80039c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	3b20      	subs	r3, #32
 80039c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80039ca:	68fb      	ldr	r3, [r7, #12]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	080039dd 	.word	0x080039dd

080039dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80039e6:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <prvTaskExitError+0x50>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ee:	d009      	beq.n	8003a04 <prvTaskExitError+0x28>
 80039f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f4:	f383 8811 	msr	BASEPRI, r3
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	f3bf 8f4f 	dsb	sy
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	e7fe      	b.n	8003a02 <prvTaskExitError+0x26>
 8003a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a08:	f383 8811 	msr	BASEPRI, r3
 8003a0c:	f3bf 8f6f 	isb	sy
 8003a10:	f3bf 8f4f 	dsb	sy
 8003a14:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003a16:	bf00      	nop
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0fc      	beq.n	8003a18 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003a1e:	bf00      	nop
 8003a20:	3714      	adds	r7, #20
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	2000000c 	.word	0x2000000c

08003a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003a30:	4b07      	ldr	r3, [pc, #28]	; (8003a50 <pxCurrentTCBConst2>)
 8003a32:	6819      	ldr	r1, [r3, #0]
 8003a34:	6808      	ldr	r0, [r1, #0]
 8003a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a3a:	f380 8809 	msr	PSP, r0
 8003a3e:	f3bf 8f6f 	isb	sy
 8003a42:	f04f 0000 	mov.w	r0, #0
 8003a46:	f380 8811 	msr	BASEPRI, r0
 8003a4a:	4770      	bx	lr
 8003a4c:	f3af 8000 	nop.w

08003a50 <pxCurrentTCBConst2>:
 8003a50:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003a54:	bf00      	nop
 8003a56:	bf00      	nop

08003a58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003a58:	4808      	ldr	r0, [pc, #32]	; (8003a7c <prvPortStartFirstTask+0x24>)
 8003a5a:	6800      	ldr	r0, [r0, #0]
 8003a5c:	6800      	ldr	r0, [r0, #0]
 8003a5e:	f380 8808 	msr	MSP, r0
 8003a62:	f04f 0000 	mov.w	r0, #0
 8003a66:	f380 8814 	msr	CONTROL, r0
 8003a6a:	b662      	cpsie	i
 8003a6c:	b661      	cpsie	f
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	df00      	svc	0
 8003a78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003a7a:	bf00      	nop
 8003a7c:	e000ed08 	.word	0xe000ed08

08003a80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003a86:	4b44      	ldr	r3, [pc, #272]	; (8003b98 <xPortStartScheduler+0x118>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a44      	ldr	r2, [pc, #272]	; (8003b9c <xPortStartScheduler+0x11c>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d109      	bne.n	8003aa4 <xPortStartScheduler+0x24>
 8003a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a94:	f383 8811 	msr	BASEPRI, r3
 8003a98:	f3bf 8f6f 	isb	sy
 8003a9c:	f3bf 8f4f 	dsb	sy
 8003aa0:	613b      	str	r3, [r7, #16]
 8003aa2:	e7fe      	b.n	8003aa2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003aa4:	4b3c      	ldr	r3, [pc, #240]	; (8003b98 <xPortStartScheduler+0x118>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a3d      	ldr	r2, [pc, #244]	; (8003ba0 <xPortStartScheduler+0x120>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d109      	bne.n	8003ac2 <xPortStartScheduler+0x42>
 8003aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab2:	f383 8811 	msr	BASEPRI, r3
 8003ab6:	f3bf 8f6f 	isb	sy
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	e7fe      	b.n	8003ac0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003ac2:	4b38      	ldr	r3, [pc, #224]	; (8003ba4 <xPortStartScheduler+0x124>)
 8003ac4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	22ff      	movs	r2, #255	; 0xff
 8003ad2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	4b30      	ldr	r3, [pc, #192]	; (8003ba8 <xPortStartScheduler+0x128>)
 8003ae8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003aea:	4b30      	ldr	r3, [pc, #192]	; (8003bac <xPortStartScheduler+0x12c>)
 8003aec:	2207      	movs	r2, #7
 8003aee:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003af0:	e009      	b.n	8003b06 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003af2:	4b2e      	ldr	r3, [pc, #184]	; (8003bac <xPortStartScheduler+0x12c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	4a2c      	ldr	r2, [pc, #176]	; (8003bac <xPortStartScheduler+0x12c>)
 8003afa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b06:	78fb      	ldrb	r3, [r7, #3]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b0e:	2b80      	cmp	r3, #128	; 0x80
 8003b10:	d0ef      	beq.n	8003af2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003b12:	4b26      	ldr	r3, [pc, #152]	; (8003bac <xPortStartScheduler+0x12c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f1c3 0307 	rsb	r3, r3, #7
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d009      	beq.n	8003b32 <xPortStartScheduler+0xb2>
 8003b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b22:	f383 8811 	msr	BASEPRI, r3
 8003b26:	f3bf 8f6f 	isb	sy
 8003b2a:	f3bf 8f4f 	dsb	sy
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	e7fe      	b.n	8003b30 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003b32:	4b1e      	ldr	r3, [pc, #120]	; (8003bac <xPortStartScheduler+0x12c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	4a1c      	ldr	r2, [pc, #112]	; (8003bac <xPortStartScheduler+0x12c>)
 8003b3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003b3c:	4b1b      	ldr	r3, [pc, #108]	; (8003bac <xPortStartScheduler+0x12c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003b44:	4a19      	ldr	r2, [pc, #100]	; (8003bac <xPortStartScheduler+0x12c>)
 8003b46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003b50:	4b17      	ldr	r3, [pc, #92]	; (8003bb0 <xPortStartScheduler+0x130>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a16      	ldr	r2, [pc, #88]	; (8003bb0 <xPortStartScheduler+0x130>)
 8003b56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003b5c:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <xPortStartScheduler+0x130>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a13      	ldr	r2, [pc, #76]	; (8003bb0 <xPortStartScheduler+0x130>)
 8003b62:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003b66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b68:	f000 f8d6 	bl	8003d18 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b6c:	4b11      	ldr	r3, [pc, #68]	; (8003bb4 <xPortStartScheduler+0x134>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003b72:	f000 f8f5 	bl	8003d60 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003b76:	4b10      	ldr	r3, [pc, #64]	; (8003bb8 <xPortStartScheduler+0x138>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a0f      	ldr	r2, [pc, #60]	; (8003bb8 <xPortStartScheduler+0x138>)
 8003b7c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003b80:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b82:	f7ff ff69 	bl	8003a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b86:	f7ff f871 	bl	8002c6c <vTaskSwitchContext>
	prvTaskExitError();
 8003b8a:	f7ff ff27 	bl	80039dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3718      	adds	r7, #24
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	e000ed00 	.word	0xe000ed00
 8003b9c:	410fc271 	.word	0x410fc271
 8003ba0:	410fc270 	.word	0x410fc270
 8003ba4:	e000e400 	.word	0xe000e400
 8003ba8:	20000d14 	.word	0x20000d14
 8003bac:	20000d18 	.word	0x20000d18
 8003bb0:	e000ed20 	.word	0xe000ed20
 8003bb4:	2000000c 	.word	0x2000000c
 8003bb8:	e000ef34 	.word	0xe000ef34

08003bbc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc6:	f383 8811 	msr	BASEPRI, r3
 8003bca:	f3bf 8f6f 	isb	sy
 8003bce:	f3bf 8f4f 	dsb	sy
 8003bd2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003bd4:	4b0e      	ldr	r3, [pc, #56]	; (8003c10 <vPortEnterCritical+0x54>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	4a0d      	ldr	r2, [pc, #52]	; (8003c10 <vPortEnterCritical+0x54>)
 8003bdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003bde:	4b0c      	ldr	r3, [pc, #48]	; (8003c10 <vPortEnterCritical+0x54>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d10e      	bne.n	8003c04 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003be6:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <vPortEnterCritical+0x58>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <vPortEnterCritical+0x48>
 8003bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf4:	f383 8811 	msr	BASEPRI, r3
 8003bf8:	f3bf 8f6f 	isb	sy
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	603b      	str	r3, [r7, #0]
 8003c02:	e7fe      	b.n	8003c02 <vPortEnterCritical+0x46>
	}
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	2000000c 	.word	0x2000000c
 8003c14:	e000ed04 	.word	0xe000ed04

08003c18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003c1e:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <vPortExitCritical+0x4c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d109      	bne.n	8003c3a <vPortExitCritical+0x22>
 8003c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c2a:	f383 8811 	msr	BASEPRI, r3
 8003c2e:	f3bf 8f6f 	isb	sy
 8003c32:	f3bf 8f4f 	dsb	sy
 8003c36:	607b      	str	r3, [r7, #4]
 8003c38:	e7fe      	b.n	8003c38 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003c3a:	4b0a      	ldr	r3, [pc, #40]	; (8003c64 <vPortExitCritical+0x4c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	4a08      	ldr	r2, [pc, #32]	; (8003c64 <vPortExitCritical+0x4c>)
 8003c42:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c44:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <vPortExitCritical+0x4c>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d104      	bne.n	8003c56 <vPortExitCritical+0x3e>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003c56:	bf00      	nop
 8003c58:	370c      	adds	r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	2000000c 	.word	0x2000000c
	...

08003c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003c70:	f3ef 8009 	mrs	r0, PSP
 8003c74:	f3bf 8f6f 	isb	sy
 8003c78:	4b15      	ldr	r3, [pc, #84]	; (8003cd0 <pxCurrentTCBConst>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	f01e 0f10 	tst.w	lr, #16
 8003c80:	bf08      	it	eq
 8003c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c8a:	6010      	str	r0, [r2, #0]
 8003c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003c94:	f380 8811 	msr	BASEPRI, r0
 8003c98:	f3bf 8f4f 	dsb	sy
 8003c9c:	f3bf 8f6f 	isb	sy
 8003ca0:	f7fe ffe4 	bl	8002c6c <vTaskSwitchContext>
 8003ca4:	f04f 0000 	mov.w	r0, #0
 8003ca8:	f380 8811 	msr	BASEPRI, r0
 8003cac:	bc09      	pop	{r0, r3}
 8003cae:	6819      	ldr	r1, [r3, #0]
 8003cb0:	6808      	ldr	r0, [r1, #0]
 8003cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cb6:	f01e 0f10 	tst.w	lr, #16
 8003cba:	bf08      	it	eq
 8003cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003cc0:	f380 8809 	msr	PSP, r0
 8003cc4:	f3bf 8f6f 	isb	sy
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	f3af 8000 	nop.w

08003cd0 <pxCurrentTCBConst>:
 8003cd0:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop

08003cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8003cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce2:	f383 8811 	msr	BASEPRI, r3
 8003ce6:	f3bf 8f6f 	isb	sy
 8003cea:	f3bf 8f4f 	dsb	sy
 8003cee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003cf0:	f7fe ff04 	bl	8002afc <xTaskIncrementTick>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003cfa:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <xPortSysTickHandler+0x3c>)
 8003cfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	2300      	movs	r3, #0
 8003d04:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003d0c:	bf00      	nop
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	e000ed04 	.word	0xe000ed04

08003d18 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003d1c:	4b0b      	ldr	r3, [pc, #44]	; (8003d4c <vPortSetupTimerInterrupt+0x34>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003d22:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <vPortSetupTimerInterrupt+0x38>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003d28:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <vPortSetupTimerInterrupt+0x3c>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a0a      	ldr	r2, [pc, #40]	; (8003d58 <vPortSetupTimerInterrupt+0x40>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	099b      	lsrs	r3, r3, #6
 8003d34:	4a09      	ldr	r2, [pc, #36]	; (8003d5c <vPortSetupTimerInterrupt+0x44>)
 8003d36:	3b01      	subs	r3, #1
 8003d38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003d3a:	4b04      	ldr	r3, [pc, #16]	; (8003d4c <vPortSetupTimerInterrupt+0x34>)
 8003d3c:	2207      	movs	r2, #7
 8003d3e:	601a      	str	r2, [r3, #0]
}
 8003d40:	bf00      	nop
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	e000e010 	.word	0xe000e010
 8003d50:	e000e018 	.word	0xe000e018
 8003d54:	20000000 	.word	0x20000000
 8003d58:	10624dd3 	.word	0x10624dd3
 8003d5c:	e000e014 	.word	0xe000e014

08003d60 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003d60:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003d70 <vPortEnableVFP+0x10>
 8003d64:	6801      	ldr	r1, [r0, #0]
 8003d66:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003d6a:	6001      	str	r1, [r0, #0]
 8003d6c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003d6e:	bf00      	nop
 8003d70:	e000ed88 	.word	0xe000ed88

08003d74 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003d7a:	f3ef 8305 	mrs	r3, IPSR
 8003d7e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2b0f      	cmp	r3, #15
 8003d84:	d913      	bls.n	8003dae <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003d86:	4a16      	ldr	r2, [pc, #88]	; (8003de0 <vPortValidateInterruptPriority+0x6c>)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003d90:	4b14      	ldr	r3, [pc, #80]	; (8003de4 <vPortValidateInterruptPriority+0x70>)
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	7afa      	ldrb	r2, [r7, #11]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d209      	bcs.n	8003dae <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8003d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d9e:	f383 8811 	msr	BASEPRI, r3
 8003da2:	f3bf 8f6f 	isb	sy
 8003da6:	f3bf 8f4f 	dsb	sy
 8003daa:	607b      	str	r3, [r7, #4]
 8003dac:	e7fe      	b.n	8003dac <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003dae:	4b0e      	ldr	r3, [pc, #56]	; (8003de8 <vPortValidateInterruptPriority+0x74>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003db6:	4b0d      	ldr	r3, [pc, #52]	; (8003dec <vPortValidateInterruptPriority+0x78>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d909      	bls.n	8003dd2 <vPortValidateInterruptPriority+0x5e>
 8003dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc2:	f383 8811 	msr	BASEPRI, r3
 8003dc6:	f3bf 8f6f 	isb	sy
 8003dca:	f3bf 8f4f 	dsb	sy
 8003dce:	603b      	str	r3, [r7, #0]
 8003dd0:	e7fe      	b.n	8003dd0 <vPortValidateInterruptPriority+0x5c>
	}
 8003dd2:	bf00      	nop
 8003dd4:	3714      	adds	r7, #20
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	e000e3f0 	.word	0xe000e3f0
 8003de4:	20000d14 	.word	0x20000d14
 8003de8:	e000ed0c 	.word	0xe000ed0c
 8003dec:	20000d18 	.word	0x20000d18

08003df0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b08a      	sub	sp, #40	; 0x28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003dfc:	f7fe fdc4 	bl	8002988 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003e00:	4b57      	ldr	r3, [pc, #348]	; (8003f60 <pvPortMalloc+0x170>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003e08:	f000 f90c 	bl	8004024 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003e0c:	4b55      	ldr	r3, [pc, #340]	; (8003f64 <pvPortMalloc+0x174>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4013      	ands	r3, r2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f040 808c 	bne.w	8003f32 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d01c      	beq.n	8003e5a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003e20:	2208      	movs	r2, #8
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4413      	add	r3, r2
 8003e26:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d013      	beq.n	8003e5a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f023 0307 	bic.w	r3, r3, #7
 8003e38:	3308      	adds	r3, #8
 8003e3a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d009      	beq.n	8003e5a <pvPortMalloc+0x6a>
 8003e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4a:	f383 8811 	msr	BASEPRI, r3
 8003e4e:	f3bf 8f6f 	isb	sy
 8003e52:	f3bf 8f4f 	dsb	sy
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	e7fe      	b.n	8003e58 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d068      	beq.n	8003f32 <pvPortMalloc+0x142>
 8003e60:	4b41      	ldr	r3, [pc, #260]	; (8003f68 <pvPortMalloc+0x178>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d863      	bhi.n	8003f32 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003e6a:	4b40      	ldr	r3, [pc, #256]	; (8003f6c <pvPortMalloc+0x17c>)
 8003e6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003e6e:	4b3f      	ldr	r3, [pc, #252]	; (8003f6c <pvPortMalloc+0x17c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e74:	e004      	b.n	8003e80 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d903      	bls.n	8003e92 <pvPortMalloc+0xa2>
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f1      	bne.n	8003e76 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003e92:	4b33      	ldr	r3, [pc, #204]	; (8003f60 <pvPortMalloc+0x170>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d04a      	beq.n	8003f32 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2208      	movs	r2, #8
 8003ea2:	4413      	add	r3, r2
 8003ea4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	1ad2      	subs	r2, r2, r3
 8003eb6:	2308      	movs	r3, #8
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d91e      	bls.n	8003efc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003ebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d009      	beq.n	8003ee4 <pvPortMalloc+0xf4>
 8003ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed4:	f383 8811 	msr	BASEPRI, r3
 8003ed8:	f3bf 8f6f 	isb	sy
 8003edc:	f3bf 8f4f 	dsb	sy
 8003ee0:	613b      	str	r3, [r7, #16]
 8003ee2:	e7fe      	b.n	8003ee2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	1ad2      	subs	r2, r2, r3
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003ef6:	69b8      	ldr	r0, [r7, #24]
 8003ef8:	f000 f8f6 	bl	80040e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003efc:	4b1a      	ldr	r3, [pc, #104]	; (8003f68 <pvPortMalloc+0x178>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	4a18      	ldr	r2, [pc, #96]	; (8003f68 <pvPortMalloc+0x178>)
 8003f08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003f0a:	4b17      	ldr	r3, [pc, #92]	; (8003f68 <pvPortMalloc+0x178>)
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	4b18      	ldr	r3, [pc, #96]	; (8003f70 <pvPortMalloc+0x180>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d203      	bcs.n	8003f1e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003f16:	4b14      	ldr	r3, [pc, #80]	; (8003f68 <pvPortMalloc+0x178>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a15      	ldr	r2, [pc, #84]	; (8003f70 <pvPortMalloc+0x180>)
 8003f1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	4b10      	ldr	r3, [pc, #64]	; (8003f64 <pvPortMalloc+0x174>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f32:	f7fe fd37 	bl	80029a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d009      	beq.n	8003f54 <pvPortMalloc+0x164>
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	e7fe      	b.n	8003f52 <pvPortMalloc+0x162>
	return pvReturn;
 8003f54:	69fb      	ldr	r3, [r7, #28]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3728      	adds	r7, #40	; 0x28
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	20004924 	.word	0x20004924
 8003f64:	20004930 	.word	0x20004930
 8003f68:	20004928 	.word	0x20004928
 8003f6c:	2000491c 	.word	0x2000491c
 8003f70:	2000492c 	.word	0x2000492c

08003f74 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d046      	beq.n	8004014 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003f86:	2308      	movs	r3, #8
 8003f88:	425b      	negs	r3, r3
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	4413      	add	r3, r2
 8003f8e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	4b20      	ldr	r3, [pc, #128]	; (800401c <vPortFree+0xa8>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <vPortFree+0x42>
 8003fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa6:	f383 8811 	msr	BASEPRI, r3
 8003faa:	f3bf 8f6f 	isb	sy
 8003fae:	f3bf 8f4f 	dsb	sy
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	e7fe      	b.n	8003fb4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <vPortFree+0x5e>
 8003fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	e7fe      	b.n	8003fd0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	4b11      	ldr	r3, [pc, #68]	; (800401c <vPortFree+0xa8>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d019      	beq.n	8004014 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d115      	bne.n	8004014 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	4b0b      	ldr	r3, [pc, #44]	; (800401c <vPortFree+0xa8>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	401a      	ands	r2, r3
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003ff8:	f7fe fcc6 	bl	8002988 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	4b07      	ldr	r3, [pc, #28]	; (8004020 <vPortFree+0xac>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4413      	add	r3, r2
 8004006:	4a06      	ldr	r2, [pc, #24]	; (8004020 <vPortFree+0xac>)
 8004008:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800400a:	6938      	ldr	r0, [r7, #16]
 800400c:	f000 f86c 	bl	80040e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004010:	f7fe fcc8 	bl	80029a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004014:	bf00      	nop
 8004016:	3718      	adds	r7, #24
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	20004930 	.word	0x20004930
 8004020:	20004928 	.word	0x20004928

08004024 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800402a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800402e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004030:	4b27      	ldr	r3, [pc, #156]	; (80040d0 <prvHeapInit+0xac>)
 8004032:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00c      	beq.n	8004058 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	3307      	adds	r3, #7
 8004042:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f023 0307 	bic.w	r3, r3, #7
 800404a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800404c:	68ba      	ldr	r2, [r7, #8]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	4a1f      	ldr	r2, [pc, #124]	; (80040d0 <prvHeapInit+0xac>)
 8004054:	4413      	add	r3, r2
 8004056:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800405c:	4a1d      	ldr	r2, [pc, #116]	; (80040d4 <prvHeapInit+0xb0>)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004062:	4b1c      	ldr	r3, [pc, #112]	; (80040d4 <prvHeapInit+0xb0>)
 8004064:	2200      	movs	r2, #0
 8004066:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	4413      	add	r3, r2
 800406e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004070:	2208      	movs	r2, #8
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	1a9b      	subs	r3, r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 0307 	bic.w	r3, r3, #7
 800407e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4a15      	ldr	r2, [pc, #84]	; (80040d8 <prvHeapInit+0xb4>)
 8004084:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004086:	4b14      	ldr	r3, [pc, #80]	; (80040d8 <prvHeapInit+0xb4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2200      	movs	r2, #0
 800408c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800408e:	4b12      	ldr	r3, [pc, #72]	; (80040d8 <prvHeapInit+0xb4>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	1ad2      	subs	r2, r2, r3
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80040a4:	4b0c      	ldr	r3, [pc, #48]	; (80040d8 <prvHeapInit+0xb4>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4a0a      	ldr	r2, [pc, #40]	; (80040dc <prvHeapInit+0xb8>)
 80040b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	4a09      	ldr	r2, [pc, #36]	; (80040e0 <prvHeapInit+0xbc>)
 80040ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80040bc:	4b09      	ldr	r3, [pc, #36]	; (80040e4 <prvHeapInit+0xc0>)
 80040be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80040c2:	601a      	str	r2, [r3, #0]
}
 80040c4:	bf00      	nop
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	20000d1c 	.word	0x20000d1c
 80040d4:	2000491c 	.word	0x2000491c
 80040d8:	20004924 	.word	0x20004924
 80040dc:	2000492c 	.word	0x2000492c
 80040e0:	20004928 	.word	0x20004928
 80040e4:	20004930 	.word	0x20004930

080040e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80040f0:	4b28      	ldr	r3, [pc, #160]	; (8004194 <prvInsertBlockIntoFreeList+0xac>)
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	e002      	b.n	80040fc <prvInsertBlockIntoFreeList+0x14>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	429a      	cmp	r2, r3
 8004104:	d8f7      	bhi.n	80040f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	4413      	add	r3, r2
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	429a      	cmp	r2, r3
 8004116:	d108      	bne.n	800412a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	441a      	add	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	441a      	add	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	429a      	cmp	r2, r3
 800413c:	d118      	bne.n	8004170 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	4b15      	ldr	r3, [pc, #84]	; (8004198 <prvInsertBlockIntoFreeList+0xb0>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d00d      	beq.n	8004166 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	441a      	add	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	601a      	str	r2, [r3, #0]
 8004164:	e008      	b.n	8004178 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004166:	4b0c      	ldr	r3, [pc, #48]	; (8004198 <prvInsertBlockIntoFreeList+0xb0>)
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e003      	b.n	8004178 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	429a      	cmp	r2, r3
 800417e:	d002      	beq.n	8004186 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004186:	bf00      	nop
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	2000491c 	.word	0x2000491c
 8004198:	20004924 	.word	0x20004924

0800419c <__libc_init_array>:
 800419c:	b570      	push	{r4, r5, r6, lr}
 800419e:	4e0d      	ldr	r6, [pc, #52]	; (80041d4 <__libc_init_array+0x38>)
 80041a0:	4c0d      	ldr	r4, [pc, #52]	; (80041d8 <__libc_init_array+0x3c>)
 80041a2:	1ba4      	subs	r4, r4, r6
 80041a4:	10a4      	asrs	r4, r4, #2
 80041a6:	2500      	movs	r5, #0
 80041a8:	42a5      	cmp	r5, r4
 80041aa:	d109      	bne.n	80041c0 <__libc_init_array+0x24>
 80041ac:	4e0b      	ldr	r6, [pc, #44]	; (80041dc <__libc_init_array+0x40>)
 80041ae:	4c0c      	ldr	r4, [pc, #48]	; (80041e0 <__libc_init_array+0x44>)
 80041b0:	f000 f82c 	bl	800420c <_init>
 80041b4:	1ba4      	subs	r4, r4, r6
 80041b6:	10a4      	asrs	r4, r4, #2
 80041b8:	2500      	movs	r5, #0
 80041ba:	42a5      	cmp	r5, r4
 80041bc:	d105      	bne.n	80041ca <__libc_init_array+0x2e>
 80041be:	bd70      	pop	{r4, r5, r6, pc}
 80041c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041c4:	4798      	blx	r3
 80041c6:	3501      	adds	r5, #1
 80041c8:	e7ee      	b.n	80041a8 <__libc_init_array+0xc>
 80041ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041ce:	4798      	blx	r3
 80041d0:	3501      	adds	r5, #1
 80041d2:	e7f2      	b.n	80041ba <__libc_init_array+0x1e>
 80041d4:	080042b4 	.word	0x080042b4
 80041d8:	080042b4 	.word	0x080042b4
 80041dc:	080042b4 	.word	0x080042b4
 80041e0:	080042b8 	.word	0x080042b8

080041e4 <memcpy>:
 80041e4:	b510      	push	{r4, lr}
 80041e6:	1e43      	subs	r3, r0, #1
 80041e8:	440a      	add	r2, r1
 80041ea:	4291      	cmp	r1, r2
 80041ec:	d100      	bne.n	80041f0 <memcpy+0xc>
 80041ee:	bd10      	pop	{r4, pc}
 80041f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041f8:	e7f7      	b.n	80041ea <memcpy+0x6>

080041fa <memset>:
 80041fa:	4402      	add	r2, r0
 80041fc:	4603      	mov	r3, r0
 80041fe:	4293      	cmp	r3, r2
 8004200:	d100      	bne.n	8004204 <memset+0xa>
 8004202:	4770      	bx	lr
 8004204:	f803 1b01 	strb.w	r1, [r3], #1
 8004208:	e7f9      	b.n	80041fe <memset+0x4>
	...

0800420c <_init>:
 800420c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420e:	bf00      	nop
 8004210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004212:	bc08      	pop	{r3}
 8004214:	469e      	mov	lr, r3
 8004216:	4770      	bx	lr

08004218 <_fini>:
 8004218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800421a:	bf00      	nop
 800421c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800421e:	bc08      	pop	{r3}
 8004220:	469e      	mov	lr, r3
 8004222:	4770      	bx	lr
