<?xml version="1.0" encoding="ISO-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" /><title>
              External register index by offset
            </title><link rel="stylesheet" type="text/css" href="insn.css" /></head><body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="sysregindex">External register index by offset</h1><p>Below are indexes for external registers in the following blocks:</p><ul><li><a href="#AMU">AMU</a></li><li><a href="#CTI">CTI</a></li><li><a href="#Debug">Debug</a></li><li><a href="#GIC CPU interface">GIC CPU interface</a></li><li><a href="#GIC Distributor">GIC Distributor</a></li><li><a href="#GIC ITS control">GIC ITS control</a></li><li><a href="#GIC ITS translation">GIC ITS translation</a></li><li><a href="#GIC Redistributor">GIC Redistributor</a></li><li><a href="#GIC Virtual CPU interface">GIC Virtual CPU interface</a></li><li><a href="#GIC Virtual interface control">GIC Virtual interface control</a></li><li><a href="#MPAM">MPAM</a></li><li><a href="#PMU">PMU</a></li><li><a href="#RAS">RAS</a></li><li><a href="#Timer">Timer</a></li></ul>
    <h2 class="sysregindex"><a name="AMU" id="AMU">
		        In the AMU block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x000 + 8n</td>
          <td>
            <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;[31:0]</a>
          </td>
          <td>Activity Monitors Event Counter Registers 0</td>
        </tr>
        <tr>
          <td class="bitfields">0x004 + 8n</td>
          <td>
            <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;[63:32]</a>
          </td>
          <td>Activity Monitors Event Counter Registers 0</td>
        </tr>
        <tr>
          <td class="bitfields">0x100 + 8n</td>
          <td>
            <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;[31:0]</a>
          </td>
          <td>Activity Monitors Event Counter Registers 1</td>
        </tr>
        <tr>
          <td class="bitfields">0x104 + 8n</td>
          <td>
            <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;[63:32]</a>
          </td>
          <td>Activity Monitors Event Counter Registers 1</td>
        </tr>
        <tr>
          <td class="bitfields">0x400 + 4n</td>
          <td>
            <a href="ext-amevtyper0n.html">AMEVTYPER0&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Type Registers 0</td>
        </tr>
        <tr>
          <td class="bitfields">0x480 + 4n</td>
          <td>
            <a href="ext-amevtyper1n.html">AMEVTYPER1&lt;n&gt;</a>
          </td>
          <td>Activity Monitors Event Type Registers 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xC00</td>
          <td>
            <a href="ext-amcntenset0.html">AMCNTENSET0</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xC04</td>
          <td>
            <a href="ext-amcntenset1.html">AMCNTENSET1</a>
          </td>
          <td>Activity Monitors Count Enable Set Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xC20</td>
          <td>
            <a href="ext-amcntenclr0.html">AMCNTENCLR0</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xC24</td>
          <td>
            <a href="ext-amcntenclr1.html">AMCNTENCLR1</a>
          </td>
          <td>Activity Monitors Count Enable Clear Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xCE0</td>
          <td>
            <a href="ext-amcgcr.html">AMCGCR</a>
          </td>
          <td>Activity Monitors Counter Group Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE00</td>
          <td>
            <a href="ext-amcfgr.html">AMCFGR</a>
          </td>
          <td>Activity Monitors Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE04</td>
          <td>
            <a href="ext-amcr.html">AMCR</a>
          </td>
          <td>Activity Monitors Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE08</td>
          <td>
            <a href="ext-amiidr.html">AMIIDR</a>
          </td>
          <td>Activity Monitors Implementation Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA8</td>
          <td>
            <a href="ext-amdevaff0.html">AMDEVAFF0</a>
          </td>
          <td>Activity Monitors Device Affinity Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFAC</td>
          <td>
            <a href="ext-amdevaff1.html">AMDEVAFF1</a>
          </td>
          <td>Activity Monitors Device Affinity Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFBC</td>
          <td>
            <a href="ext-amdevarch.html">AMDEVARCH</a>
          </td>
          <td>Activity Monitors Device Architecture Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFCC</td>
          <td>
            <a href="ext-amdevtype.html">AMDEVTYPE</a>
          </td>
          <td>Activity Monitors Device Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFD0</td>
          <td>
            <a href="ext-ampidr4.html">AMPIDR4</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE0</td>
          <td>
            <a href="ext-ampidr0.html">AMPIDR0</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE4</td>
          <td>
            <a href="ext-ampidr1.html">AMPIDR1</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE8</td>
          <td>
            <a href="ext-ampidr2.html">AMPIDR2</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFEC</td>
          <td>
            <a href="ext-ampidr3.html">AMPIDR3</a>
          </td>
          <td>Activity Monitors Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF0</td>
          <td>
            <a href="ext-amcidr0.html">AMCIDR0</a>
          </td>
          <td>Activity Monitors Component Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF4</td>
          <td>
            <a href="ext-amcidr1.html">AMCIDR1</a>
          </td>
          <td>Activity Monitors Component Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF8</td>
          <td>
            <a href="ext-amcidr2.html">AMCIDR2</a>
          </td>
          <td>Activity Monitors Component Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFFC</td>
          <td>
            <a href="ext-amcidr3.html">AMCIDR3</a>
          </td>
          <td>Activity Monitors Component Identification Register 3</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="CTI" id="CTI">
		        In the CTI block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x000</td>
          <td>
            <a href="ext-cticontrol.html">CTICONTROL</a>
          </td>
          <td>CTI Control register</td>
        </tr>
        <tr>
          <td class="bitfields">0x010</td>
          <td>
            <a href="ext-ctiintack.html">CTIINTACK</a>
          </td>
          <td>CTI Output Trigger Acknowledge register</td>
        </tr>
        <tr>
          <td class="bitfields">0x014</td>
          <td>
            <a href="ext-ctiappset.html">CTIAPPSET</a>
          </td>
          <td>CTI Application Trigger Set register</td>
        </tr>
        <tr>
          <td class="bitfields">0x018</td>
          <td>
            <a href="ext-ctiappclear.html">CTIAPPCLEAR</a>
          </td>
          <td>CTI Application Trigger Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">0x01C</td>
          <td>
            <a href="ext-ctiapppulse.html">CTIAPPPULSE</a>
          </td>
          <td>CTI Application Pulse register</td>
        </tr>
        <tr>
          <td class="bitfields">0x020 + 4n</td>
          <td>
            <a href="ext-ctiinenn.html">CTIINEN&lt;n&gt;</a>
          </td>
          <td>CTI Input Trigger to Output Channel Enable registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0A0 + 4n</td>
          <td>
            <a href="ext-ctioutenn.html">CTIOUTEN&lt;n&gt;</a>
          </td>
          <td>CTI Input Channel to Output Trigger Enable registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x130</td>
          <td>
            <a href="ext-ctitriginstatus.html">CTITRIGINSTATUS</a>
          </td>
          <td>CTI Trigger In Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0x134</td>
          <td>
            <a href="ext-ctitrigoutstatus.html">CTITRIGOUTSTATUS</a>
          </td>
          <td>CTI Trigger Out Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0x138</td>
          <td>
            <a href="ext-ctichinstatus.html">CTICHINSTATUS</a>
          </td>
          <td>CTI Channel In Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0x13C</td>
          <td>
            <a href="ext-ctichoutstatus.html">CTICHOUTSTATUS</a>
          </td>
          <td>CTI Channel Out Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0x140</td>
          <td>
            <a href="ext-ctigate.html">CTIGATE</a>
          </td>
          <td>CTI Channel Gate Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">0x144</td>
          <td>
            <a href="ext-asicctl.html">ASICCTL</a>
          </td>
          <td>CTI External Multiplexer Control register</td>
        </tr>
        <tr>
          <td class="bitfields">0x150</td>
          <td>
            <a href="ext-ctidevctl.html">CTIDEVCTL</a>
          </td>
          <td>CTI Device Control register</td>
        </tr>
        <tr>
          <td class="bitfields">0xF00</td>
          <td>
            <a href="ext-ctiitctrl.html">CTIITCTRL</a>
          </td>
          <td>CTI Integration mode Control register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA0</td>
          <td>
            <a href="ext-cticlaimset.html">CTICLAIMSET</a>
          </td>
          <td>CTI CLAIM Tag Set register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA4</td>
          <td>
            <a href="ext-cticlaimclr.html">CTICLAIMCLR</a>
          </td>
          <td>CTI CLAIM Tag Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA8</td>
          <td>
            <a href="ext-ctidevaff0.html">CTIDEVAFF0</a>
          </td>
          <td>CTI Device Affinity register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFAC</td>
          <td>
            <a href="ext-ctidevaff1.html">CTIDEVAFF1</a>
          </td>
          <td>CTI Device Affinity register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB0</td>
          <td>
            <a href="ext-ctilar.html">CTILAR</a>
          </td>
          <td>CTI Lock Access Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB4</td>
          <td>
            <a href="ext-ctilsr.html">CTILSR</a>
          </td>
          <td>CTI Lock Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB8</td>
          <td>
            <a href="ext-ctiauthstatus.html">CTIAUTHSTATUS</a>
          </td>
          <td>CTI Authentication Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFBC</td>
          <td>
            <a href="ext-ctidevarch.html">CTIDEVARCH</a>
          </td>
          <td>CTI Device Architecture register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC0</td>
          <td>
            <a href="ext-ctidevid2.html">CTIDEVID2</a>
          </td>
          <td>CTI Device ID register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC4</td>
          <td>
            <a href="ext-ctidevid1.html">CTIDEVID1</a>
          </td>
          <td>CTI Device ID register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC8</td>
          <td>
            <a href="ext-ctidevid.html">CTIDEVID</a>
          </td>
          <td>CTI Device ID register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFCC</td>
          <td>
            <a href="ext-ctidevtype.html">CTIDEVTYPE</a>
          </td>
          <td>CTI Device Type register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFD0</td>
          <td>
            <a href="ext-ctipidr4.html">CTIPIDR4</a>
          </td>
          <td>CTI Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE0</td>
          <td>
            <a href="ext-ctipidr0.html">CTIPIDR0</a>
          </td>
          <td>CTI Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE4</td>
          <td>
            <a href="ext-ctipidr1.html">CTIPIDR1</a>
          </td>
          <td>CTI Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE8</td>
          <td>
            <a href="ext-ctipidr2.html">CTIPIDR2</a>
          </td>
          <td>CTI Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFEC</td>
          <td>
            <a href="ext-ctipidr3.html">CTIPIDR3</a>
          </td>
          <td>CTI Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF0</td>
          <td>
            <a href="ext-cticidr0.html">CTICIDR0</a>
          </td>
          <td>CTI Component Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF4</td>
          <td>
            <a href="ext-cticidr1.html">CTICIDR1</a>
          </td>
          <td>CTI Component Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF8</td>
          <td>
            <a href="ext-cticidr2.html">CTICIDR2</a>
          </td>
          <td>CTI Component Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFFC</td>
          <td>
            <a href="ext-cticidr3.html">CTICIDR3</a>
          </td>
          <td>CTI Component Identification Register 3</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="Debug" id="Debug">
		        In the Debug block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x020</td>
          <td>
            <a href="ext-edesr.html">EDESR</a>
          </td>
          <td>External Debug Event Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x024</td>
          <td>
            <a href="ext-edecr.html">EDECR</a>
          </td>
          <td>External Debug Execution Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x030</td>
          <td>
            <a href="ext-edwar.html">EDWAR[31:0]</a>
          </td>
          <td>External Debug Watchpoint Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x034</td>
          <td>
            <a href="ext-edwar.html">EDWAR[63:32]</a>
          </td>
          <td>External Debug Watchpoint Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x080</td>
          <td>
            <a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>
          </td>
          <td>Debug Data Transfer Register, Receive</td>
        </tr>
        <tr>
          <td class="bitfields">0x084</td>
          <td>
            <a href="ext-editr.html">EDITR</a>
          </td>
          <td>External Debug Instruction Transfer Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x088</td>
          <td>
            <a href="ext-edscr.html">EDSCR</a>
          </td>
          <td>External Debug Status and Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x08C</td>
          <td>
            <a href="ext-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>
          </td>
          <td>Debug Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td class="bitfields">0x090</td>
          <td>
            <a href="ext-edrcr.html">EDRCR</a>
          </td>
          <td>External Debug Reserve Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x094</td>
          <td>
            <a href="ext-edacr.html">EDACR</a>
          </td>
          <td>External Debug Auxiliary Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x098</td>
          <td>
            <a href="ext-edeccr.html">EDECCR</a>
          </td>
          <td>External Debug Exception Catch Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0A0</td>
          <td>
            <a href="ext-edpcsr.html">EDPCSR[31:0]</a>
          </td>
          <td>External Debug Program Counter Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0A4</td>
          <td>
            <a href="ext-edcidsr.html">EDCIDSR</a>
          </td>
          <td>External Debug Context ID Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0A8</td>
          <td>
            <a href="ext-edvidsr.html">EDVIDSR</a>
          </td>
          <td>External Debug Virtual Context Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0AC</td>
          <td>
            <a href="ext-edpcsr.html">EDPCSR[63:32]</a>
          </td>
          <td>External Debug Program Counter Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x300</td>
          <td>
            <a href="ext-oslar_el1.html">OSLAR_EL1</a>
          </td>
          <td>OS Lock Access Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x310</td>
          <td>
            <a href="ext-edprcr.html">EDPRCR</a>
          </td>
          <td>External Debug Power/Reset Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x314</td>
          <td>
            <a href="ext-edprsr.html">EDPRSR</a>
          </td>
          <td>External Debug Processor Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x400 + 16n</td>
          <td>
            <a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1[63:0]</a>
          </td>
          <td>Debug Breakpoint Value Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x408 + 16n</td>
          <td>
            <a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Breakpoint Control Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x800 + 16n</td>
          <td>
            <a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1[63:0]</a>
          </td>
          <td>Debug Watchpoint Value Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x808 + 16n</td>
          <td>
            <a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>
          </td>
          <td>Debug Watchpoint Control Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0xD00</td>
          <td>
            <a href="ext-midr_el1.html">MIDR_EL1</a>
          </td>
          <td>Main ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xD20</td>
          <td>
            <a href="ext-edpfr.html">EDPFR[31:0]</a>
          </td>
          <td>External Debug Processor Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xD24</td>
          <td>
            <a href="ext-edpfr.html">EDPFR[63:32]</a>
          </td>
          <td>External Debug Processor Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xD28</td>
          <td>
            <a href="ext-eddfr.html">EDDFR[31:0]</a>
          </td>
          <td>External Debug Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xD2C</td>
          <td>
            <a href="ext-eddfr.html">EDDFR[63:32]</a>
          </td>
          <td>External Debug Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xD60</td>
          <td>
            <a href="ext-edaa32pfr.html">EDAA32PFR</a>
          </td>
          <td>External Debug AArch32 Processor Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xF00</td>
          <td>
            <a href="ext-editctrl.html">EDITCTRL</a>
          </td>
          <td>External Debug Integration mode Control register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA0</td>
          <td>
            <a href="ext-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a>
          </td>
          <td>Debug CLAIM Tag Set register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA4</td>
          <td>
            <a href="ext-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a>
          </td>
          <td>Debug CLAIM Tag Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA8</td>
          <td>
            <a href="ext-eddevaff0.html">EDDEVAFF0</a>
          </td>
          <td>External Debug Device Affinity register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFAC</td>
          <td>
            <a href="ext-eddevaff1.html">EDDEVAFF1</a>
          </td>
          <td>External Debug Device Affinity register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB0</td>
          <td>
            <a href="ext-edlar.html">EDLAR</a>
          </td>
          <td>External Debug Lock Access Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB4</td>
          <td>
            <a href="ext-edlsr.html">EDLSR</a>
          </td>
          <td>External Debug Lock Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB8</td>
          <td>
            <a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a>
          </td>
          <td>Debug Authentication Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFBC</td>
          <td>
            <a href="ext-eddevarch.html">EDDEVARCH</a>
          </td>
          <td>External Debug Device Architecture register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC0</td>
          <td>
            <a href="ext-eddevid2.html">EDDEVID2</a>
          </td>
          <td>External Debug Device ID register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC4</td>
          <td>
            <a href="ext-eddevid1.html">EDDEVID1</a>
          </td>
          <td>External Debug Device ID register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC8</td>
          <td>
            <a href="ext-eddevid.html">EDDEVID</a>
          </td>
          <td>External Debug Device ID register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFCC</td>
          <td>
            <a href="ext-eddevtype.html">EDDEVTYPE</a>
          </td>
          <td>External Debug Device Type register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFD0</td>
          <td>
            <a href="ext-edpidr4.html">EDPIDR4</a>
          </td>
          <td>External Debug Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE0</td>
          <td>
            <a href="ext-edpidr0.html">EDPIDR0</a>
          </td>
          <td>External Debug Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE4</td>
          <td>
            <a href="ext-edpidr1.html">EDPIDR1</a>
          </td>
          <td>External Debug Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE8</td>
          <td>
            <a href="ext-edpidr2.html">EDPIDR2</a>
          </td>
          <td>External Debug Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFEC</td>
          <td>
            <a href="ext-edpidr3.html">EDPIDR3</a>
          </td>
          <td>External Debug Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF0</td>
          <td>
            <a href="ext-edcidr0.html">EDCIDR0</a>
          </td>
          <td>External Debug Component Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF4</td>
          <td>
            <a href="ext-edcidr1.html">EDCIDR1</a>
          </td>
          <td>External Debug Component Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF8</td>
          <td>
            <a href="ext-edcidr2.html">EDCIDR2</a>
          </td>
          <td>External Debug Component Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFFC</td>
          <td>
            <a href="ext-edcidr3.html">EDCIDR3</a>
          </td>
          <td>External Debug Component Identification Register 3</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC CPU interface" id="GIC CPU interface">
		        In the GIC CPU interface block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-gicc_ctlr.html">GICC_CTLR</a>
          </td>
          <td>CPU Interface Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0004</td>
          <td>
            <a href="ext-gicc_pmr.html">GICC_PMR</a>
          </td>
          <td>CPU Interface Priority Mask Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-gicc_bpr.html">GICC_BPR</a>
          </td>
          <td>CPU Interface Binary Point Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x000C</td>
          <td>
            <a href="ext-gicc_iar.html">GICC_IAR</a>
          </td>
          <td>CPU Interface Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gicc_eoir.html">GICC_EOIR</a>
          </td>
          <td>CPU Interface End Of Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0014</td>
          <td>
            <a href="ext-gicc_rpr.html">GICC_RPR</a>
          </td>
          <td>CPU Interface Running Priority Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0018</td>
          <td>
            <a href="ext-gicc_hppir.html">GICC_HPPIR</a>
          </td>
          <td>CPU Interface Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x001C</td>
          <td>
            <a href="ext-gicc_abpr.html">GICC_ABPR</a>
          </td>
          <td>CPU Interface Aliased Binary Point Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0020</td>
          <td>
            <a href="ext-gicc_aiar.html">GICC_AIAR</a>
          </td>
          <td>CPU Interface Aliased Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0024</td>
          <td>
            <a href="ext-gicc_aeoir.html">GICC_AEOIR</a>
          </td>
          <td>CPU Interface Aliased End Of Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0028</td>
          <td>
            <a href="ext-gicc_ahppir.html">GICC_AHPPIR</a>
          </td>
          <td>CPU Interface Aliased Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x002C</td>
          <td>
            <a href="ext-gicc_statusr.html">GICC_STATUSR</a>
          </td>
          <td>CPU Interface Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x002C</td>
          <td>
            <a href="ext-gicc_statusr.html">GICC_STATUSR</a>
          </td>
          <td>CPU Interface Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x00D0 + 4n</td>
          <td>
            <a href="ext-gicc_aprn.html">GICC_APR&lt;n&gt;</a>
          </td>
          <td>CPU Interface Active Priorities Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x00E0 + 4n</td>
          <td>
            <a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n&gt;</a>
          </td>
          <td>CPU Interface Non-secure Active Priorities Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x00FC</td>
          <td>
            <a href="ext-gicc_iidr.html">GICC_IIDR</a>
          </td>
          <td>CPU Interface Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x1000</td>
          <td>
            <a href="ext-gicc_dir.html">GICC_DIR</a>
          </td>
          <td>CPU Interface Deactivate Interrupt Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC Distributor" id="GIC Distributor">
		        In the GIC Distributor block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-gicd_ctlr.html">GICD_CTLR</a>
          </td>
          <td>Distributor Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0004</td>
          <td>
            <a href="ext-gicd_typer.html">GICD_TYPER</a>
          </td>
          <td>Interrupt Controller Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-gicd_iidr.html">GICD_IIDR</a>
          </td>
          <td>Distributor Implementer Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gicd_statusr.html">GICD_STATUSR</a>
          </td>
          <td>Error Reporting Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gicd_statusr.html">GICD_STATUSR</a>
          </td>
          <td>Error Reporting Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0040</td>
          <td>
            <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a>
          </td>
          <td>Set Non-secure SPI Pending Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0048</td>
          <td>
            <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a>
          </td>
          <td>Clear Non-secure SPI Pending Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0050</td>
          <td>
            <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a>
          </td>
          <td>Set Secure SPI Pending Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0058</td>
          <td>
            <a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a>
          </td>
          <td>Clear Secure SPI Pending Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0080 + 4n</td>
          <td>
            <a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n&gt;</a>
          </td>
          <td>Interrupt Group Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0100 + 4n</td>
          <td>
            <a href="ext-gicd_isenablern.html">GICD_ISENABLER&lt;n&gt;</a>
          </td>
          <td>Interrupt Set-Enable Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0180 + 4n</td>
          <td>
            <a href="ext-gicd_icenablern.html">GICD_ICENABLER&lt;n&gt;</a>
          </td>
          <td>Interrupt Clear-Enable Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0200 + 4n</td>
          <td>
            <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a>
          </td>
          <td>Interrupt Set-Pending Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0280 + 4n</td>
          <td>
            <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a>
          </td>
          <td>Interrupt Clear-Pending Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0300 + 4n</td>
          <td>
            <a href="ext-gicd_isactivern.html">GICD_ISACTIVER&lt;n&gt;</a>
          </td>
          <td>Interrupt Set-Active Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0380 + 4n</td>
          <td>
            <a href="ext-gicd_icactivern.html">GICD_ICACTIVER&lt;n&gt;</a>
          </td>
          <td>Interrupt Clear-Active Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0400 + 4n</td>
          <td>
            <a href="ext-gicd_ipriorityrn.html">GICD_IPRIORITYR&lt;n&gt;</a>
          </td>
          <td>Interrupt Priority Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0800 + 4n</td>
          <td>
            <a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n&gt;</a>
          </td>
          <td>Interrupt Processor Targets Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0C00 + 4n</td>
          <td>
            <a href="ext-gicd_icfgrn.html">GICD_ICFGR&lt;n&gt;</a>
          </td>
          <td>Interrupt Configuration Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0D00 + 4n</td>
          <td>
            <a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n&gt;</a>
          </td>
          <td>Interrupt Group Modifier Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0E00 + 4n</td>
          <td>
            <a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n&gt;</a>
          </td>
          <td>Non-secure Access Control Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0F00</td>
          <td>
            <a href="ext-gicd_sgir.html">GICD_SGIR</a>
          </td>
          <td>Software Generated Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0F10 + 4n</td>
          <td>
            <a href="ext-gicd_cpendsgirn.html">GICD_CPENDSGIR&lt;n&gt;</a>
          </td>
          <td>SGI Clear-Pending Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0F20 + 4n</td>
          <td>
            <a href="ext-gicd_spendsgirn.html">GICD_SPENDSGIR&lt;n&gt;</a>
          </td>
          <td>SGI Set-Pending Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x1000 + 4n</td>
          <td>
            <a href="ext-gicd_igrouprne.html">GICD_IGROUPR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x1200 + 4n</td>
          <td>
            <a href="ext-gicd_isenablerne.html">GICD_ISENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Enable Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x1400 + 4n</td>
          <td>
            <a href="ext-gicd_icenablerne.html">GICD_ICENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Enable Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x1600 + 4n</td>
          <td>
            <a href="ext-gicd_ispendrne.html">GICD_ISPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Pending Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x1800 + 4n</td>
          <td>
            <a href="ext-gicd_icpendrne.html">GICD_ICPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Pending Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x1A00 + 4n</td>
          <td>
            <a href="ext-gicd_isactiverne.html">GICD_ISACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Active Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x1C00 + 4n</td>
          <td>
            <a href="ext-gicd_icactiverne.html">GICD_ICACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Active Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x2000 + 4n</td>
          <td>
            <a href="ext-gicd_ipriorityrne.html">GICD_IPRIORITYR&lt;n&gt;E</a>
          </td>
          <td>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</td>
        </tr>
        <tr>
          <td class="bitfields">0x3000 + 4n</td>
          <td>
            <a href="ext-gicd_icfgrne.html">GICD_ICFGR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Configuration Registers (Extended SPI Range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x3400 + 4n</td>
          <td>
            <a href="ext-gicd_igrpmodrne.html">GICD_IGRPMODR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Modifier Registers (extended SPI range)</td>
        </tr>
        <tr>
          <td class="bitfields">0x3600 + 4n</td>
          <td>
            <a href="ext-gicd_nsacrne.html">GICD_NSACR&lt;n&gt;E</a>
          </td>
          <td>Non-secure Access Control Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x6000 + 8n</td>
          <td>
            <a href="ext-gicd_iroutern.html">GICD_IROUTER&lt;n&gt;</a>
          </td>
          <td>Interrupt Routing Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x8000 + 8n</td>
          <td>
            <a href="ext-gicd_irouterne.html">GICD_IROUTER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Routing Registers (Extended SPI Range)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC ITS control" id="GIC ITS control">
		        In the GIC ITS control block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-gits_ctlr.html">GITS_CTLR</a>
          </td>
          <td>ITS Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0004</td>
          <td>
            <a href="ext-gits_iidr.html">GITS_IIDR</a>
          </td>
          <td>ITS Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-gits_typer.html">GITS_TYPER</a>
          </td>
          <td>ITS Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gits_mpamidr.html">GITS_MPAMIDR</a>
          </td>
          <td>Report maximum PARTID and PMG Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0014</td>
          <td>
            <a href="ext-gits_partidr.html">GITS_PARTIDR</a>
          </td>
          <td>Set PARTID and PMG Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0080</td>
          <td>
            <a href="ext-gits_cbaser.html">GITS_CBASER</a>
          </td>
          <td>ITS Command Queue Descriptor</td>
        </tr>
        <tr>
          <td class="bitfields">0x0088</td>
          <td>
            <a href="ext-gits_cwriter.html">GITS_CWRITER</a>
          </td>
          <td>ITS Write Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0090</td>
          <td>
            <a href="ext-gits_creadr.html">GITS_CREADR</a>
          </td>
          <td>ITS Read Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0100 + 8n</td>
          <td>
            <a href="ext-gits_basern.html">GITS_BASER&lt;n&gt;</a>
          </td>
          <td>ITS Translation Table Descriptors</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC ITS translation" id="GIC ITS translation">
		        In the GIC ITS translation block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x0040</td>
          <td>
            <a href="ext-gits_translater.html">GITS_TRANSLATER</a>
          </td>
          <td>ITS Translation Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC Redistributor" id="GIC Redistributor">
		        In the GIC Redistributor block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Frame</th>
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-gicr_ctlr.html">GICR_CTLR</a>
          </td>
          <td>Redistributor Control Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0004</td>
          <td>
            <a href="ext-gicr_iidr.html">GICR_IIDR</a>
          </td>
          <td>Redistributor Implementer Identification Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-gicr_typer.html">GICR_TYPER</a>
          </td>
          <td>Redistributor Type Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gicr_statusr.html">GICR_STATUSR</a>
          </td>
          <td>Error Reporting Status Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gicr_statusr.html">GICR_STATUSR</a>
          </td>
          <td>Error Reporting Status Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0014</td>
          <td>
            <a href="ext-gicr_waker.html">GICR_WAKER</a>
          </td>
          <td>Redistributor Wake Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0018</td>
          <td>
            <a href="ext-gicr_mpamidr.html">GICR_MPAMIDR</a>
          </td>
          <td>Report maximum PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x001C</td>
          <td>
            <a href="ext-gicr_partidr.html">GICR_PARTIDR</a>
          </td>
          <td>Set PARTID and PMG Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0040</td>
          <td>
            <a href="ext-gicr_setlpir.html">GICR_SETLPIR</a>
          </td>
          <td>Set LPI Pending Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0048</td>
          <td>
            <a href="ext-gicr_clrlpir.html">GICR_CLRLPIR</a>
          </td>
          <td>Clear LPI Pending Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0070</td>
          <td>
            <a href="ext-gicr_propbaser.html">GICR_PROPBASER</a>
          </td>
          <td>Redistributor Properties Base Address Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x0078</td>
          <td>
            <a href="ext-gicr_pendbaser.html">GICR_PENDBASER</a>
          </td>
          <td>Redistributor LPI Pending Table Base Address Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x00A0</td>
          <td>
            <a href="ext-gicr_invlpir.html">GICR_INVLPIR</a>
          </td>
          <td>Redistributor Invalidate LPI Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x00B0</td>
          <td>
            <a href="ext-gicr_invallr.html">GICR_INVALLR</a>
          </td>
          <td>Redistributor Invalidate All Register</td>
        </tr>
        <tr>
          <td>RD_base</td>
          <td class="bitfields">0x00C0</td>
          <td>
            <a href="ext-gicr_syncr.html">GICR_SYNCR</a>
          </td>
          <td>Redistributor Synchronize Register</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0080</td>
          <td>
            <a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a>
          </td>
          <td>Interrupt Group Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0080 + 4n</td>
          <td>
            <a href="ext-gicr_igrouprne.html">GICR_IGROUPR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0100</td>
          <td>
            <a href="ext-gicr_isenabler0.html">GICR_ISENABLER0</a>
          </td>
          <td>Interrupt Set-Enable Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0100 + 4n</td>
          <td>
            <a href="ext-gicr_isenablerne.html">GICR_ISENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Enable Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0180</td>
          <td>
            <a href="ext-gicr_icenabler0.html">GICR_ICENABLER0</a>
          </td>
          <td>Interrupt Clear-Enable Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0180 + 4n</td>
          <td>
            <a href="ext-gicr_icenablerne.html">GICR_ICENABLER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Enable Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0200</td>
          <td>
            <a href="ext-gicr_ispendr0.html">GICR_ISPENDR0</a>
          </td>
          <td>Interrupt Set-Pending Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0200 + 4n</td>
          <td>
            <a href="ext-gicr_ispendrne.html">GICR_ISPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Pending Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0280</td>
          <td>
            <a href="ext-gicr_icpendr0.html">GICR_ICPENDR0</a>
          </td>
          <td>Interrupt Clear-Pending Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0280 + 4n</td>
          <td>
            <a href="ext-gicr_icpendrne.html">GICR_ICPENDR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Pending Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0300</td>
          <td>
            <a href="ext-gicr_isactiver0.html">GICR_ISACTIVER0</a>
          </td>
          <td>Interrupt Set-Active Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0300 + 4n</td>
          <td>
            <a href="ext-gicr_isactiverne.html">GICR_ISACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Set-Active Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0380</td>
          <td>
            <a href="ext-gicr_icactiver0.html">GICR_ICACTIVER0</a>
          </td>
          <td>Interrupt Clear-Active Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0380 + 4n</td>
          <td>
            <a href="ext-gicr_icactiverne.html">GICR_ICACTIVER&lt;n&gt;E</a>
          </td>
          <td>Interrupt Clear-Active Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0400 + 4n</td>
          <td>
            <a href="ext-gicr_ipriorityrn.html">GICR_IPRIORITYR&lt;n&gt;</a>
          </td>
          <td>Interrupt Priority Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0400 + 4n</td>
          <td>
            <a href="ext-gicr_ipriorityrne.html">GICR_IPRIORITYR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Priority Registers (extended PPI range)</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0C00</td>
          <td>
            <a href="ext-gicr_icfgr0.html">GICR_ICFGR0</a>
          </td>
          <td>Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0C00 + 4n</td>
          <td>
            <a href="ext-gicr_icfgrne.html">GICR_ICFGR&lt;n&gt;E</a>
          </td>
          <td>Interrupt configuration registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0C04</td>
          <td>
            <a href="ext-gicr_icfgr1.html">GICR_ICFGR1</a>
          </td>
          <td>Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0D00</td>
          <td>
            <a href="ext-gicr_igrpmodr0.html">GICR_IGRPMODR0</a>
          </td>
          <td>Interrupt Group Modifier Register 0</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0D00 + 4n</td>
          <td>
            <a href="ext-gicr_igrpmodrne.html">GICR_IGRPMODR&lt;n&gt;E</a>
          </td>
          <td>Interrupt Group Modifier Registers</td>
        </tr>
        <tr>
          <td>SGI_base</td>
          <td class="bitfields">0x0E00</td>
          <td>
            <a href="ext-gicr_nsacr.html">GICR_NSACR</a>
          </td>
          <td>Non-secure Access Control Register</td>
        </tr>
        <tr>
          <td>VLPI_base</td>
          <td class="bitfields">0x0070</td>
          <td>
            <a href="ext-gicr_vpropbaser.html">GICR_VPROPBASER</a>
          </td>
          <td>Virtual Redistributor Properties Base Address Register</td>
        </tr>
        <tr>
          <td>VLPI_base</td>
          <td class="bitfields">0x0078</td>
          <td>
            <a href="ext-gicr_vpendbaser.html">GICR_VPENDBASER</a>
          </td>
          <td>Virtual Redistributor LPI Pending Table Base Address Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC Virtual CPU interface" id="GIC Virtual CPU interface">
		        In the GIC Virtual CPU interface block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-gicv_ctlr.html">GICV_CTLR</a>
          </td>
          <td>Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0004</td>
          <td>
            <a href="ext-gicv_pmr.html">GICV_PMR</a>
          </td>
          <td>Virtual Machine Priority Mask Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-gicv_bpr.html">GICV_BPR</a>
          </td>
          <td>Virtual Machine Binary Point Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x000C</td>
          <td>
            <a href="ext-gicv_iar.html">GICV_IAR</a>
          </td>
          <td>Virtual Machine Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gicv_eoir.html">GICV_EOIR</a>
          </td>
          <td>Virtual Machine End Of Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0014</td>
          <td>
            <a href="ext-gicv_rpr.html">GICV_RPR</a>
          </td>
          <td>Virtual Machine Running Priority Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0018</td>
          <td>
            <a href="ext-gicv_hppir.html">GICV_HPPIR</a>
          </td>
          <td>Virtual Machine Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x001C</td>
          <td>
            <a href="ext-gicv_abpr.html">GICV_ABPR</a>
          </td>
          <td>Virtual Machine Aliased Binary Point Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0020</td>
          <td>
            <a href="ext-gicv_aiar.html">GICV_AIAR</a>
          </td>
          <td>Virtual Machine Aliased Interrupt Acknowledge Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0024</td>
          <td>
            <a href="ext-gicv_aeoir.html">GICV_AEOIR</a>
          </td>
          <td>Virtual Machine Aliased End Of Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0028</td>
          <td>
            <a href="ext-gicv_ahppir.html">GICV_AHPPIR</a>
          </td>
          <td>Virtual Machine Aliased Highest Priority Pending Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x002C</td>
          <td>
            <a href="ext-gicv_statusr.html">GICV_STATUSR</a>
          </td>
          <td>Virtual Machine Error Reporting Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x00D0 + 4n</td>
          <td>
            <a href="ext-gicv_aprn.html">GICV_APR&lt;n&gt;</a>
          </td>
          <td>Virtual Machine Active Priorities Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x00FC</td>
          <td>
            <a href="ext-gicv_iidr.html">GICV_IIDR</a>
          </td>
          <td>Virtual Machine CPU Interface Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x1000</td>
          <td>
            <a href="ext-gicv_dir.html">GICV_DIR</a>
          </td>
          <td>Virtual Machine Deactivate Interrupt Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="GIC Virtual interface control" id="GIC Virtual interface control">
		        In the GIC Virtual interface control block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-gich_hcr.html">GICH_HCR</a>
          </td>
          <td>Hypervisor Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0004</td>
          <td>
            <a href="ext-gich_vtr.html">GICH_VTR</a>
          </td>
          <td>Virtual Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-gich_vmcr.html">GICH_VMCR</a>
          </td>
          <td>Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0010</td>
          <td>
            <a href="ext-gich_misr.html">GICH_MISR</a>
          </td>
          <td>Maintenance Interrupt Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0020</td>
          <td>
            <a href="ext-gich_eisr.html">GICH_EISR</a>
          </td>
          <td>End Interrupt Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x0030</td>
          <td>
            <a href="ext-gich_elrsr.html">GICH_ELRSR</a>
          </td>
          <td>Empty List Register Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x00F0 + 4n</td>
          <td>
            <a href="ext-gich_aprn.html">GICH_APR&lt;n&gt;</a>
          </td>
          <td>Active Priorities Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0100 + 4n</td>
          <td>
            <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a>
          </td>
          <td>List Registers</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="MPAM" id="MPAM">
		        In the MPAM block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Frame</th>
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-mpamf_idr.html">MPAMF_IDR</a>
          </td>
          <td>MPAM Features Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0018</td>
          <td>
            <a href="ext-mpamf_iidr.html">MPAMF_IIDR</a>
          </td>
          <td>MPAM Implementation Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0020</td>
          <td>
            <a href="ext-mpamf_aidr.html">MPAMF_AIDR</a>
          </td>
          <td>MPAM Architecture Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0028</td>
          <td>
            <a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a>
          </td>
          <td>MPAM Implementation-Specific Partitioning Feature Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0030</td>
          <td>
            <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>
          </td>
          <td>MPAM Features Cache Portion Partitioning ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0038</td>
          <td>
            <a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a>
          </td>
          <td>MPAM Features Cache Capacity Partitioning ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0040</td>
          <td>
            <a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a>
          </td>
          <td>MPAM Memory Bandwidth Partitioning Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0048</td>
          <td>
            <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>
          </td>
          <td>MPAM Priority Partitioning Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0050</td>
          <td>
            <a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a>
          </td>
          <td>MPAM PARTID Narrowing ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0080</td>
          <td>
            <a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a>
          </td>
          <td>MPAM Resource Monitoring Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0088</td>
          <td>
            <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>
          </td>
          <td>MPAM Features Cache Storage Usage Monitoring ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0090</td>
          <td>
            <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>
          </td>
          <td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x00F0</td>
          <td>
            <a href="ext-mpamf_ecr.html">MPAMF_ECR</a>
          </td>
          <td>MPAM Error Control Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x00F8</td>
          <td>
            <a href="ext-mpamf_esr.html">MPAMF_ESR</a>
          </td>
          <td>MPAM Error Status Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0100</td>
          <td>
            <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>
          </td>
          <td>MPAM Partition Configuration Selection Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0108</td>
          <td>
            <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>
          </td>
          <td>MPAM Cache Maximum Capacity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0200</td>
          <td>
            <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a>
          </td>
          <td>MPAM Cache Maximum Capacity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0208</td>
          <td>
            <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a>
          </td>
          <td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0220</td>
          <td>
            <a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a>
          </td>
          <td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0400</td>
          <td>
            <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>
          </td>
          <td>MPAM Priority Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0500</td>
          <td>
            <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a>
          </td>
          <td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0600</td>
          <td>
            <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a>
          </td>
          <td>MPAM Internal PARTID Narrowing Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0800</td>
          <td>
            <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>
          </td>
          <td>MPAM Monitor Instance Selection Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0808</td>
          <td>
            <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a>
          </td>
          <td>MPAM Capture Event Generation Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0810</td>
          <td>
            <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>
          </td>
          <td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0818</td>
          <td>
            <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>
          </td>
          <td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0820</td>
          <td>
            <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a>
          </td>
          <td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0828</td>
          <td>
            <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a>
          </td>
          <td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0840</td>
          <td>
            <a href="ext-msmon_csu.html">MSMON_CSU</a>
          </td>
          <td>MPAM Cache Storage Usage Monitor Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0848</td>
          <td>
            <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a>
          </td>
          <td>MPAM Cache Storage Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0860</td>
          <td>
            <a href="ext-msmon_mbwu.html">MSMON_MBWU</a>
          </td>
          <td>MPAM Memory Bandwidth Usage Monitor Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0868</td>
          <td>
            <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a>
          </td>
          <td>MPAM Memory Bandwidth Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0880</td>
          <td>
            <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a>
          </td>
          <td>MPAM Long Memory Bandwidth Usage Monitor Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x0890</td>
          <td>
            <a href="ext-msmon_mbwu__l_capture.html">MSMON_MBWU__L_CAPTURE</a>
          </td>
          <td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x1000</td>
          <td>
            <a href="ext-mpamcfg_cpbm.html">MPAMCFG_CPBM</a>
          </td>
          <td>MPAM Cache Portion Bitmap Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_ns</td>
          <td class="bitfields">0x2000</td>
          <td>
            <a href="ext-mpamcfg_mbw_pbm.html">MPAMCFG_MBW_PBM</a>
          </td>
          <td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0000</td>
          <td>
            <a href="ext-mpamf_idr.html">MPAMF_IDR</a>
          </td>
          <td>MPAM Features Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0008</td>
          <td>
            <a href="ext-mpamf_sidr.html">MPAMF_SIDR</a>
          </td>
          <td>MPAM Features Secure Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0018</td>
          <td>
            <a href="ext-mpamf_iidr.html">MPAMF_IIDR</a>
          </td>
          <td>MPAM Implementation Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0020</td>
          <td>
            <a href="ext-mpamf_aidr.html">MPAMF_AIDR</a>
          </td>
          <td>MPAM Architecture Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0028</td>
          <td>
            <a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a>
          </td>
          <td>MPAM Implementation-Specific Partitioning Feature Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0030</td>
          <td>
            <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>
          </td>
          <td>MPAM Features Cache Portion Partitioning ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0038</td>
          <td>
            <a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a>
          </td>
          <td>MPAM Features Cache Capacity Partitioning ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0040</td>
          <td>
            <a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a>
          </td>
          <td>MPAM Memory Bandwidth Partitioning Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0048</td>
          <td>
            <a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a>
          </td>
          <td>MPAM Priority Partitioning Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0050</td>
          <td>
            <a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a>
          </td>
          <td>MPAM PARTID Narrowing ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0080</td>
          <td>
            <a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a>
          </td>
          <td>MPAM Resource Monitoring Identification Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0088</td>
          <td>
            <a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a>
          </td>
          <td>MPAM Features Cache Storage Usage Monitoring ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0090</td>
          <td>
            <a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a>
          </td>
          <td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x00F0</td>
          <td>
            <a href="ext-mpamf_ecr.html">MPAMF_ECR</a>
          </td>
          <td>MPAM Error Control Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x00F8</td>
          <td>
            <a href="ext-mpamf_esr.html">MPAMF_ESR</a>
          </td>
          <td>MPAM Error Status Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0100</td>
          <td>
            <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>
          </td>
          <td>MPAM Partition Configuration Selection Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0108</td>
          <td>
            <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>
          </td>
          <td>MPAM Cache Maximum Capacity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0200</td>
          <td>
            <a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a>
          </td>
          <td>MPAM Cache Maximum Capacity Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0208</td>
          <td>
            <a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a>
          </td>
          <td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0220</td>
          <td>
            <a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a>
          </td>
          <td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0400</td>
          <td>
            <a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a>
          </td>
          <td>MPAM Priority Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0500</td>
          <td>
            <a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a>
          </td>
          <td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0600</td>
          <td>
            <a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a>
          </td>
          <td>MPAM Internal PARTID Narrowing Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0800</td>
          <td>
            <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>
          </td>
          <td>MPAM Monitor Instance Selection Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0808</td>
          <td>
            <a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a>
          </td>
          <td>MPAM Capture Event Generation Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0810</td>
          <td>
            <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>
          </td>
          <td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0818</td>
          <td>
            <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>
          </td>
          <td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0820</td>
          <td>
            <a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a>
          </td>
          <td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0828</td>
          <td>
            <a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a>
          </td>
          <td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0840</td>
          <td>
            <a href="ext-msmon_csu.html">MSMON_CSU</a>
          </td>
          <td>MPAM Cache Storage Usage Monitor Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0848</td>
          <td>
            <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a>
          </td>
          <td>MPAM Cache Storage Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0860</td>
          <td>
            <a href="ext-msmon_mbwu.html">MSMON_MBWU</a>
          </td>
          <td>MPAM Memory Bandwidth Usage Monitor Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0868</td>
          <td>
            <a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a>
          </td>
          <td>MPAM Memory Bandwidth Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0880</td>
          <td>
            <a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a>
          </td>
          <td>MPAM Long Memory Bandwidth Usage Monitor Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x0890</td>
          <td>
            <a href="ext-msmon_mbwu__l_capture.html">MSMON_MBWU__L_CAPTURE</a>
          </td>
          <td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x1000</td>
          <td>
            <a href="ext-mpamcfg_cpbm.html">MPAMCFG_CPBM</a>
          </td>
          <td>MPAM Cache Portion Bitmap Partition Configuration Register</td>
        </tr>
        <tr>
          <td>MPAMF_BASE_s</td>
          <td class="bitfields">0x2000</td>
          <td>
            <a href="ext-mpamcfg_mbw_pbm.html">MPAMCFG_MBW_PBM</a>
          </td>
          <td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="PMU" id="PMU">
		        In the PMU block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x000 + 8n</td>
          <td>
            <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>
          </td>
          <td>Performance Monitors Event Count Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x0F8</td>
          <td>
            <a href="ext-pmccntr_el0.html">PMCCNTR_EL0[31:0]</a>
          </td>
          <td>Performance Monitors Cycle Counter</td>
        </tr>
        <tr>
          <td class="bitfields">0x0FC</td>
          <td>
            <a href="ext-pmccntr_el0.html">PMCCNTR_EL0[63:32]</a>
          </td>
          <td>Performance Monitors Cycle Counter</td>
        </tr>
        <tr>
          <td class="bitfields">0x200</td>
          <td>
            <a href="ext-pmpcsr.html">PMPCSR[31:0]</a>
          </td>
          <td>Program Counter Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x204</td>
          <td>
            <a href="ext-pmpcsr.html">PMPCSR[63:32]</a>
          </td>
          <td>Program Counter Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x208</td>
          <td>
            <a href="ext-pmcid1sr.html">PMCID1SR</a>
          </td>
          <td>CONTEXTIDR_EL1 Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x20C</td>
          <td>
            <a href="ext-pmvidsr.html">PMVIDSR</a>
          </td>
          <td>VMID Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x220</td>
          <td>
            <a href="ext-pmpcsr.html">PMPCSR[31:0]</a>
          </td>
          <td>Program Counter Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x224</td>
          <td>
            <a href="ext-pmpcsr.html">PMPCSR[63:32]</a>
          </td>
          <td>Program Counter Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x228</td>
          <td>
            <a href="ext-pmcid1sr.html">PMCID1SR</a>
          </td>
          <td>CONTEXTIDR_EL1 Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x22C</td>
          <td>
            <a href="ext-pmcid2sr.html">PMCID2SR</a>
          </td>
          <td>CONTEXTIDR_EL2 Sample Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x400 + 4n</td>
          <td>
            <a href="ext-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>
          </td>
          <td>Performance Monitors Event Type Registers</td>
        </tr>
        <tr>
          <td class="bitfields">0x47C</td>
          <td>
            <a href="ext-pmccfiltr_el0.html">PMCCFILTR_EL0</a>
          </td>
          <td>Performance Monitors Cycle Counter Filter Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xC00</td>
          <td>
            <a href="ext-pmcntenset_el0.html">PMCNTENSET_EL0</a>
          </td>
          <td>Performance Monitors Count Enable Set register</td>
        </tr>
        <tr>
          <td class="bitfields">0xC20</td>
          <td>
            <a href="ext-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>
          </td>
          <td>Performance Monitors Count Enable Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">0xC40</td>
          <td>
            <a href="ext-pmintenset_el1.html">PMINTENSET_EL1</a>
          </td>
          <td>Performance Monitors Interrupt Enable Set register</td>
        </tr>
        <tr>
          <td class="bitfields">0xC60</td>
          <td>
            <a href="ext-pmintenclr_el1.html">PMINTENCLR_EL1</a>
          </td>
          <td>Performance Monitors Interrupt Enable Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">0xC80</td>
          <td>
            <a href="ext-pmovsclr_el0.html">PMOVSCLR_EL0</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">0xCA0</td>
          <td>
            <a href="ext-pmswinc_el0.html">PMSWINC_EL0</a>
          </td>
          <td>Performance Monitors Software Increment register</td>
        </tr>
        <tr>
          <td class="bitfields">0xCC0</td>
          <td>
            <a href="ext-pmovsset_el0.html">PMOVSSET_EL0</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Set register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE00</td>
          <td>
            <a href="ext-pmcfgr.html">PMCFGR</a>
          </td>
          <td>Performance Monitors Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE04</td>
          <td>
            <a href="ext-pmcr_el0.html">PMCR_EL0</a>
          </td>
          <td>Performance Monitors Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE20</td>
          <td>
            <a href="ext-pmceid0.html">PMCEID0</a>
          </td>
          <td>Performance Monitors Common Event Identification register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xE24</td>
          <td>
            <a href="ext-pmceid1.html">PMCEID1</a>
          </td>
          <td>Performance Monitors Common Event Identification register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xE28</td>
          <td>
            <a href="ext-pmceid2.html">PMCEID2</a>
          </td>
          <td>Performance Monitors Common Event Identification register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xE2C</td>
          <td>
            <a href="ext-pmceid3.html">PMCEID3</a>
          </td>
          <td>Performance Monitors Common Event Identification register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0xE40</td>
          <td>
            <a href="ext-pmmir.html">PMMIR</a>
          </td>
          <td>Performance Monitors Machine Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xF00</td>
          <td>
            <a href="ext-pmitctrl.html">PMITCTRL</a>
          </td>
          <td>Performance Monitors Integration mode Control register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA8</td>
          <td>
            <a href="ext-pmdevaff0.html">PMDEVAFF0</a>
          </td>
          <td>Performance Monitors Device Affinity register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFAC</td>
          <td>
            <a href="ext-pmdevaff1.html">PMDEVAFF1</a>
          </td>
          <td>Performance Monitors Device Affinity register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB0</td>
          <td>
            <a href="ext-pmlar.html">PMLAR</a>
          </td>
          <td>Performance Monitors Lock Access Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB4</td>
          <td>
            <a href="ext-pmlsr.html">PMLSR</a>
          </td>
          <td>Performance Monitors Lock Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFB8</td>
          <td>
            <a href="ext-pmauthstatus.html">PMAUTHSTATUS</a>
          </td>
          <td>Performance Monitors Authentication Status register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFBC</td>
          <td>
            <a href="ext-pmdevarch.html">PMDEVARCH</a>
          </td>
          <td>Performance Monitors Device Architecture register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC8</td>
          <td>
            <a href="ext-pmdevid.html">PMDEVID</a>
          </td>
          <td>Performance Monitors Device ID register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFCC</td>
          <td>
            <a href="ext-pmdevtype.html">PMDEVTYPE</a>
          </td>
          <td>Performance Monitors Device Type register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFD0</td>
          <td>
            <a href="ext-pmpidr4.html">PMPIDR4</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE0</td>
          <td>
            <a href="ext-pmpidr0.html">PMPIDR0</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE4</td>
          <td>
            <a href="ext-pmpidr1.html">PMPIDR1</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE8</td>
          <td>
            <a href="ext-pmpidr2.html">PMPIDR2</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFEC</td>
          <td>
            <a href="ext-pmpidr3.html">PMPIDR3</a>
          </td>
          <td>Performance Monitors Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF0</td>
          <td>
            <a href="ext-pmcidr0.html">PMCIDR0</a>
          </td>
          <td>Performance Monitors Component Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF4</td>
          <td>
            <a href="ext-pmcidr1.html">PMCIDR1</a>
          </td>
          <td>Performance Monitors Component Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF8</td>
          <td>
            <a href="ext-pmcidr2.html">PMCIDR2</a>
          </td>
          <td>Performance Monitors Component Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFFC</td>
          <td>
            <a href="ext-pmcidr3.html">PMCIDR3</a>
          </td>
          <td>Performance Monitors Component Identification Register 3</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="RAS" id="RAS">
		        In the RAS block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0x000 + 64n</td>
          <td>
            <a href="ext-errnfr.html">ERR&lt;n&gt;FR</a>
          </td>
          <td>Error Record Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x008 + 64n</td>
          <td>
            <a href="ext-errnctlr.html">ERR&lt;n&gt;CTLR</a>
          </td>
          <td>Error Record Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x010 + 64n</td>
          <td>
            <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>
          </td>
          <td>Error Record Primary Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x018 + 64n</td>
          <td>
            <a href="ext-errnaddr.html">ERR&lt;n&gt;ADDR</a>
          </td>
          <td>Error Record Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x020 + 64n</td>
          <td>
            <a href="ext-errnmisc0.html">ERR&lt;n&gt;MISC0</a>
          </td>
          <td>Error Record Miscellaneous Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0x028 + 64n</td>
          <td>
            <a href="ext-errnmisc1.html">ERR&lt;n&gt;MISC1</a>
          </td>
          <td>Error Record Miscellaneous Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0x030 + 64n</td>
          <td>
            <a href="ext-errnmisc2.html">ERR&lt;n&gt;MISC2</a>
          </td>
          <td>Error Record Miscellaneous Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0x038 + 64n</td>
          <td>
            <a href="ext-errnmisc3.html">ERR&lt;n&gt;MISC3</a>
          </td>
          <td>Error Record Miscellaneous Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0x800 + 64n</td>
          <td>
            <a href="ext-errnpfgf.html">ERR&lt;n&gt;PFGF</a>
          </td>
          <td>Pseudo-fault Generation Feature Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x808 + 64n</td>
          <td>
            <a href="ext-errnpfgctl.html">ERR&lt;n&gt;PFGCTL</a>
          </td>
          <td>Pseudo-fault Generation Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0x810 + 64n</td>
          <td>
            <a href="ext-errnpfgcdn.html">ERR&lt;n&gt;PFGCDN</a>
          </td>
          <td>Pseudo-fault Generation Countdown Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE00</td>
          <td>
            <a href="ext-errgsr.html">ERRGSR</a>
          </td>
          <td>Error Group Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE10</td>
          <td>
            <a href="ext-erriidr.html">ERRIIDR</a>
          </td>
          <td>Implementation Identification Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE80</td>
          <td>
            <a href="ext-errfhicr0.html">ERRFHICR0</a>
          </td>
          <td>Fault-Handling Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xE80 + 8n</td>
          <td>
            <a href="ext-errirqcrn.html">ERRIRQCR&lt;n&gt;</a>
          </td>
          <td>Generic Error Interrupt Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xE88</td>
          <td>
            <a href="ext-errfhicr1.html">ERRFHICR1</a>
          </td>
          <td>Fault-Handling Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xE8C</td>
          <td>
            <a href="ext-errfhicr2.html">ERRFHICR2</a>
          </td>
          <td>Fault-Handling Interrupt Configuration Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xE90</td>
          <td>
            <a href="ext-errericr0.html">ERRERICR0</a>
          </td>
          <td>Error Recovery Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xE98</td>
          <td>
            <a href="ext-errericr1.html">ERRERICR1</a>
          </td>
          <td>Error Recovery Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xE9C</td>
          <td>
            <a href="ext-errericr2.html">ERRERICR2</a>
          </td>
          <td>Error Recovery Interrupt Configuration Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xEA0</td>
          <td>
            <a href="ext-errcricr0.html">ERRCRICR0</a>
          </td>
          <td>Critical Error Interrupt Configuration Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xEA8</td>
          <td>
            <a href="ext-errcricr1.html">ERRCRICR1</a>
          </td>
          <td>Critical Error Interrupt Configuration Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xEAC</td>
          <td>
            <a href="ext-errcricr2.html">ERRCRICR2</a>
          </td>
          <td>Critical Error Interrupt Configuration Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xEF8</td>
          <td>
            <a href="ext-errirqsr.html">ERRIRQSR</a>
          </td>
          <td>Error Interrupt Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFA8</td>
          <td>
            <a href="ext-errdevaff.html">ERRDEVAFF</a>
          </td>
          <td>Device Affinity Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFBC</td>
          <td>
            <a href="ext-errdevarch.html">ERRDEVARCH</a>
          </td>
          <td>Device Architecture Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFC8</td>
          <td>
            <a href="ext-errdevid.html">ERRDEVID</a>
          </td>
          <td>Device Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">0xFD0</td>
          <td>
            <a href="ext-errpidr4.html">ERRPIDR4</a>
          </td>
          <td>Peripheral Identification Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE0</td>
          <td>
            <a href="ext-errpidr0.html">ERRPIDR0</a>
          </td>
          <td>Peripheral Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE4</td>
          <td>
            <a href="ext-errpidr1.html">ERRPIDR1</a>
          </td>
          <td>Peripheral Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFE8</td>
          <td>
            <a href="ext-errpidr2.html">ERRPIDR2</a>
          </td>
          <td>Peripheral Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFEC</td>
          <td>
            <a href="ext-errpidr3.html">ERRPIDR3</a>
          </td>
          <td>Peripheral Identification Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF0</td>
          <td>
            <a href="ext-errcidr0.html">ERRCIDR0</a>
          </td>
          <td>Component Identification Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF4</td>
          <td>
            <a href="ext-errcidr1.html">ERRCIDR1</a>
          </td>
          <td>Component Identification Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0xFF8</td>
          <td>
            <a href="ext-errcidr2.html">ERRCIDR2</a>
          </td>
          <td>Component Identification Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0xFFC</td>
          <td>
            <a href="ext-errcidr3.html">ERRCIDR3</a>
          </td>
          <td>Component Identification Register 3</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="Timer" id="Timer">
		        In the Timer block:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th>Frame</th>
          <th>Offset</th>
          <th>Name</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x000</td>
          <td>
            <a href="ext-cntpct.html">CNTPCT[31:0]</a>
          </td>
          <td>Counter-timer Physical Count</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x004</td>
          <td>
            <a href="ext-cntpct.html">CNTPCT[63:32]</a>
          </td>
          <td>Counter-timer Physical Count</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x008</td>
          <td>
            <a href="ext-cntvct.html">CNTVCT[31:0]</a>
          </td>
          <td>Counter-timer Virtual Count</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x00C</td>
          <td>
            <a href="ext-cntvct.html">CNTVCT[63:32]</a>
          </td>
          <td>Counter-timer Virtual Count</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x010</td>
          <td>
            <a href="ext-cntfrq.html">CNTFRQ</a>
          </td>
          <td>Counter-timer Frequency</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x014</td>
          <td>
            <a href="ext-cntel0acr.html">CNTEL0ACR</a>
          </td>
          <td>Counter-timer EL0 Access Control Register</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x018</td>
          <td>
            <a href="ext-cntvoff.html">CNTVOFF[31:0]</a>
          </td>
          <td>Counter-timer Virtual Offset</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x01C</td>
          <td>
            <a href="ext-cntvoff.html">CNTVOFF[63:32]</a>
          </td>
          <td>Counter-timer Virtual Offset</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x020</td>
          <td>
            <a href="ext-cntp_cval.html">CNTP_CVAL[31:0]</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x024</td>
          <td>
            <a href="ext-cntp_cval.html">CNTP_CVAL[63:32]</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x028</td>
          <td>
            <a href="ext-cntp_tval.html">CNTP_TVAL</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x02C</td>
          <td>
            <a href="ext-cntp_ctl.html">CNTP_CTL</a>
          </td>
          <td>Counter-timer Physical Timer Control</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x030</td>
          <td>
            <a href="ext-cntv_cval.html">CNTV_CVAL[31:0]</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x034</td>
          <td>
            <a href="ext-cntv_cval.html">CNTV_CVAL[63:32]</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x038</td>
          <td>
            <a href="ext-cntv_tval.html">CNTV_TVAL</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0x03C</td>
          <td>
            <a href="ext-cntv_ctl.html">CNTV_CTL</a>
          </td>
          <td>Counter-timer Virtual Timer Control</td>
        </tr>
        <tr>
          <td>CNTBaseN</td>
          <td class="bitfields">0xFD0 + 4n</td>
          <td>
            <a href="ext-counteridn.html">CounterID&lt;n&gt;</a>
          </td>
          <td>Counter ID registers</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0x000</td>
          <td>
            <a href="ext-cntfrq.html">CNTFRQ</a>
          </td>
          <td>Counter-timer Frequency</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0x004</td>
          <td>
            <a href="ext-cntnsar.html">CNTNSAR</a>
          </td>
          <td>Counter-timer Non-secure Access Register</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0x008</td>
          <td>
            <a href="ext-cnttidr.html">CNTTIDR</a>
          </td>
          <td>Counter-timer Timer ID Register</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0x040 + 4n</td>
          <td>
            <a href="ext-cntacrn.html">CNTACR&lt;n&gt;</a>
          </td>
          <td>Counter-timer Access Control Registers</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0x080 + 8n</td>
          <td>
            <a href="ext-cntvoffn.html">CNTVOFF&lt;n&gt;[31:0]</a>
          </td>
          <td>Counter-timer Virtual Offsets</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0x084 + 8n</td>
          <td>
            <a href="ext-cntvoffn.html">CNTVOFF&lt;n&gt;[63:32]</a>
          </td>
          <td>Counter-timer Virtual Offsets</td>
        </tr>
        <tr>
          <td>CNTCTLBase</td>
          <td class="bitfields">0xFD0 + 4n</td>
          <td>
            <a href="ext-counteridn.html">CounterID&lt;n&gt;</a>
          </td>
          <td>Counter ID registers</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x000</td>
          <td>
            <a href="ext-cntcr.html">CNTCR</a>
          </td>
          <td>Counter Control Register</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x004</td>
          <td>
            <a href="ext-cntsr.html">CNTSR</a>
          </td>
          <td>Counter Status Register</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x008</td>
          <td>
            <a href="ext-cntcv.html">CNTCV[63:0]</a>
          </td>
          <td>Counter Count Value register</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x020</td>
          <td>
            <a href="ext-cntfid0.html">CNTFID0</a>
          </td>
          <td>Counter Frequency ID</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x020 + 4n</td>
          <td>
            <a href="ext-cntfidn.html">CNTFID&lt;n&gt;</a>
          </td>
          <td>Counter Frequency IDs, n &gt; 0</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x10</td>
          <td>
            <a href="ext-cntscr.html">CNTSCR</a>
          </td>
          <td>Counter Scale Register</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0x1C</td>
          <td>
            <a href="ext-cntid.html">CNTID</a>
          </td>
          <td>Counter Identification Register</td>
        </tr>
        <tr>
          <td>CNTControlBase</td>
          <td class="bitfields">0xFD0 + 4n</td>
          <td>
            <a href="ext-counteridn.html">CounterID&lt;n&gt;</a>
          </td>
          <td>Counter ID registers</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x000</td>
          <td>
            <a href="ext-cntpct.html">CNTPCT[31:0]</a>
          </td>
          <td>Counter-timer Physical Count</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x004</td>
          <td>
            <a href="ext-cntpct.html">CNTPCT[63:32]</a>
          </td>
          <td>Counter-timer Physical Count</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x008</td>
          <td>
            <a href="ext-cntvct.html">CNTVCT[31:0]</a>
          </td>
          <td>Counter-timer Virtual Count</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x00C</td>
          <td>
            <a href="ext-cntvct.html">CNTVCT[63:32]</a>
          </td>
          <td>Counter-timer Virtual Count</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x010</td>
          <td>
            <a href="ext-cntfrq.html">CNTFRQ</a>
          </td>
          <td>Counter-timer Frequency</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x020</td>
          <td>
            <a href="ext-cntp_cval.html">CNTP_CVAL[31:0]</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x024</td>
          <td>
            <a href="ext-cntp_cval.html">CNTP_CVAL[63:32]</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x028</td>
          <td>
            <a href="ext-cntp_tval.html">CNTP_TVAL</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x02C</td>
          <td>
            <a href="ext-cntp_ctl.html">CNTP_CTL</a>
          </td>
          <td>Counter-timer Physical Timer Control</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x030</td>
          <td>
            <a href="ext-cntv_cval.html">CNTV_CVAL[31:0]</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x034</td>
          <td>
            <a href="ext-cntv_cval.html">CNTV_CVAL[63:32]</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x038</td>
          <td>
            <a href="ext-cntv_tval.html">CNTV_TVAL</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0x03C</td>
          <td>
            <a href="ext-cntv_ctl.html">CNTV_CTL</a>
          </td>
          <td>Counter-timer Virtual Timer Control</td>
        </tr>
        <tr>
          <td>CNTEL0BaseN</td>
          <td class="bitfields">0xFD0 + 4n</td>
          <td>
            <a href="ext-counteridn.html">CounterID&lt;n&gt;</a>
          </td>
          <td>Counter ID registers</td>
        </tr>
        <tr>
          <td>CNTReadBase</td>
          <td class="bitfields">0x000</td>
          <td>
            <a href="ext-cntcv.html">CNTCV[63:0]</a>
          </td>
          <td>Counter Count Value register</td>
        </tr>
        <tr>
          <td>CNTReadBase</td>
          <td class="bitfields">0xFD0 + 4n</td>
          <td>
            <a href="ext-counteridn.html">CounterID&lt;n&gt;</a>
          </td>
          <td>Counter ID registers</td>
        </tr>
      </tbody>
    </table>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:49</p><p class="copyconf">Copyright  2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body></html>
