Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:05:04 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              36.00
  Critical Path Length:   47205048.00
  Critical Path Slack:   152794944.00
  Critical Path Clk Period:
                         200000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                170
  Buf/Inv Cell Count:              61
  Buf Cell Count:                   0
  Inv Cell Count:                  61
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       170
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area: 60641595.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:       13933620.000000
  Total Buffer Area:             0.00
  Total Inverter Area:    13933620.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:          60641595.000000
  Design Area:        60641595.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:           187
  Nets With Violations:           170
  Max Trans Violations:           170
  Max Cap Violations:               0
  -----------------------------------


  Hostname: leoforos

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.42
  Logic Optimization:                  0.04
  Mapping Optimization:                0.55
  -----------------------------------------
  Overall Compile Time:                2.14
  Overall Compile Wall Clock Time:     2.50

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
