<!-- # Paper Lists for Trustworhy-Efficient Architecture -->

# Paper Lists for Efficient Architecture

## Table of Contents
[![](https://img.shields.io/badge/2014-EB6969)](#2014-micro) [MICRO](#2014-micro), [ASPLOS](#2014-asplos)

[![](https://img.shields.io/badge/2015-EB6969)](#2015-micro) [MICRO](#2015-micro), [ISCA](#2015-isca)

[![](https://img.shields.io/badge/2016-EB6969)](#2016-micro) [MICRO](#2016-micro), [ISCA](#2016-isca)

[![](https://img.shields.io/badge/2017-EB6969)](#2017-micro) [MICRO](#2017-micro), [HPCA](#2017-hpca), [ASPLOS](#2017-asplos), [ISCA](#2017-isca)

[![](https://img.shields.io/badge/2018-EB6969)](#2018-micro) [MICRO](#2018-micro), [HPCA](#2018-hpca), [ASPLOS](#2018-asplos), [ISCA](#2018-isca)

[![](https://img.shields.io/badge/2019-EB6969)](#2019-micro) [MICRO](#2019-micro), [HPCA](#2019-hpca), [ASPLOS](#2019-asplos), [ISCA](#2019-isca)

[![](https://img.shields.io/badge/2020-EB6969)](#2020-micro) [MICRO](#2020-micro), [HPCA](#2020-hpca), [ASPLOS](#2020-asplos), [ISCA](#2020-isca)

[![](https://img.shields.io/badge/2021-EB6969)](#2021-micro) [MICRO](#2021-micro), [HPCA](#2021-hpca), [ASPLOS](#2021-asplos), [ISCA](#2021-isca)

[![](https://img.shields.io/badge/2022-EB6969)](#2022-micro) [MICRO](#2022-micro), [HPCA](#2022-hpca), [ASPLOS](#2022-asplos), [ISCA](#2022-isca)

[![](https://img.shields.io/badge/2023-EB6969)](#2023-micro) [MICRO](#2023-micro), [HPCA](#2023-hpca), [ASPLOS](#2023-asplos), [ISCA](#2023-isca), [ATC](#2023-atc) 

[![](https://img.shields.io/badge/2024-EB6969)](#2024-micro) [MICRO](#2024-micro), [HPCA](#2024-hpca), [ASPLOS](#2024-asplos), [ISCA](#2024-isca), [Security](#2024-security)

[![](https://img.shields.io/badge/2025-EB6969)](#2025-micro) [MICRO](#2025-micro), [HPCA](#2025-hpca), [ASPLOS](#2025-asplos), [ISCA](#2025-isca), [S&P](#2025-sp), [Security](#2025-security)

<!-- - [ ] **xxxx.** [![](https://img.shields.io/badge/paper-7EA6E0)]() [![](https://img.shields.io/badge/slides-E29135)]() -->

--------

### 2014 MICRO

- [ ] **DaDianNao: A Machine-learning Supercomputer.**
- [ ] **NoC Architectures for Silicon Interposer Systems.**


### 2014 ASPLOS
- [ ] **DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning.**

---

### 2015 MICRO
- [ ] **Enabling Interposer-based Disintegration of Multi-core Processors.**

### 2015 ISCA
- [ ] **ShiDianNao: Shifting Vision Processing Closer to the Sensor.**

---

### 2016 MICRO

- [ ] **Fused-Layer CNN Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://compas.cs.stonybrook.edu/~mferdman/downloads.php/MICRO16_Fused_Layer_CNN_Accelerators.pdf)
- [ ] **vDNN: Virtualized Deep Neural Networks for Scalable, Memory- Efficient Neural Network Design.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.cs.utexas.edu/~skeckler/pubs/MICRO_2016_vDNN.pdf)
- [ ] **Cambricon-X: An accelerator for sparse neural networks.**
- [ ] **Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.** [![](https://img.shields.io/badge/slides-E29135)](https://pdfs.semanticscholar.org/cc6e/6fb164076fba649f2d23fb480ec207666d22.pdf)

### 2016 ISCA

- [ ] **EIE: Efficient Inference Engine on Compressed Deep Neural Network.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/pdf/1602.01528) [![](https://img.shields.io/badge/slides-E29135)](https://old.hotchips.org/wp-content/uploads/hc_archives/hc28/HC28.24-Posters-Epub/HC28.24.020-20_stanford_hotchips.pdf)
- [ ] **Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://rdadolf.com/papers/reagen2016minerva.pdf)
- [ ] **Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://eems.mit.edu/wp-content/uploads/2016/04/eyeriss_isca_2016.pdf)
- [ ] **Cambricon: An Instruction Set Architecture for Neural Networks.**  [![](https://img.shields.io/badge/paper-7EA6E0)](https://reconfigdeeplearning.wordpress.com/wp-content/uploads/2017/02/2016-isca_cambricon-an-instruction-set-architecture-for-neural-networks_cyj.pdf)
- [ ] **ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://users.cs.utah.edu/~rajeev/pubs/isca16.pdf)
- [ ] **DRAF: A Low-Power DRAM-based Reconfigurable Acceleration Fabric.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://drive.google.com/file/d/1SZuO0eXOr-2GyBftiw10esNLSVOBVcPt/view)
- [ ] **Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://reconfigdeeplearning.wordpress.com/wp-content/uploads/2017/02/2016-isca_neurocube-a-programmable-digital-neuromorphic-architecture_gatech.pdf)
- [ ] **Cnvlutin: Ineffectual-neuron-free Deep Neural Network Computing.**

---

### 2017 MICRO
- [ ] **Scale-Out Acceleration for Machine Learning.**
- [ ] **Data Movement Aware Computation Partitioning.**

### 2017 HPCA

- [x] **PipeLayer: A pipelineed ReRAM-Based Accelerator for Deep Learning.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.researchgate.net/profile/Linghao-Song/publication/316903105_PipeLayer_A_Pipelined_ReRAM-Based_Accelerator_for_Deep_Learning/links/5ff63b2792851c13fef31fbc/PipeLayer-A-Pipelined-ReRAM-Based-Accelerator-for-Deep-Learning.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://pdfs.semanticscholar.org/2019/6d260ecd5baae2310ef71e5da30d862979d2.pdf)
- [ ] **FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://drive.google.com/file/d/12L5Tk8P3c8KbcGvmAJRiYOuPZ74Cp0fx/view)


### 2017 ASPLOS
- [x] **TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://web.stanford.edu/~mgao12/pubs/tetris.asplos17.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://stanford.edu/~xuany/pubs/slides/tetris.asplos17.slides.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/stanford-mast/nn_dataflow.git) [![](https://img.shields.io/badge/lab-9A8C98)](https://people.iiis.tsinghua.edu.cn/~gaomy/publications.html)
- [ ] **Optimizing CNNs on Multicores for Scalability, Performance and Goodput.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.microsoft.com/en-us/research/wp-content/uploads/2017/04/samyam-asplos17.pdf)

### 2017 ISCA

[Main Program](https://iscaconf.org/isca2017/doku.php%3Fid=wiki:main_program.html)

- [x] **ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://ieeexplore.ieee.org/document/8192466) [![](https://img.shields.io/badge/slides-E29135)](https://users.cs.utah.edu/~rajeev/cs7960/notes/slides/19-7960-10-notes.pdf)
- [ ] **SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.cs.utexas.edu/~skeckler/pubs/ISCA_2017_SCNN.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://web.cs.umass.edu/~weems/homepage/635-Notes/ewExternalFiles/635_Lecture23.pdf)
- [ ] **Maximizing CNN Accelerator Efficiency Through Resource Partitioning.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/1607.00064) 
- [ ] **Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism.**
- [ ] **Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent.**
- [x] **In-Datacenter Performance Analysis of a Tensor Processing Unit.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://csdl-downloads.ieeecomputer.org/proceedings/isca/2017/4892/00/08192463.pdf?Expires=1756951432&Policy=eyJTdGF0ZW1lbnQiOlt7IlJlc291cmNlIjoiaHR0cHM6Ly9jc2RsLWRvd25sb2Fkcy5pZWVlY29tcHV0ZXIub3JnL3Byb2NlZWRpbmdzL2lzY2EvMjAxNy80ODkyLzAwLzA4MTkyNDYzLnBkZiIsIkNvbmRpdGlvbiI6eyJEYXRlTGVzc1RoYW4iOnsiQVdTOkVwb2NoVGltZSI6MTc1Njk1MTQzMn19fV19&Signature=JRFs4EDso4j9kcn4yBQi9NLwI8ApJ~cB0YI-Rn26qAphlJzORy2~DCf6bltRaD8Rg12kd7s1zTiDwEpH0KKuo6~UQEmWFMqMLOXLOzE6J5V0iUmAshaqvfLIyGeQ2nfZSG0jr57ScFjSo25vRXewb71qqAAedqXjVWCRvEP5fr0DL5-azCQ~GfmLnzBr4b22xA1vrYg75IYaQgcK-DaR-pdlwbnYfCr5QBkhHFNQQFrrf6fqjkcacsXF-FKRx4BJpH9Wl4GHjUZM3lAeHHWQMt4qJC00lqr3TVbxrwMyHclmxrFkvSM~qlOFAThrWjak7iYeckBnprubsz4CFoq9JA__&Key-Pair-Id=K12PMWTCQBDMDT) [![](https://img.shields.io/badge/slides-E29135)](https://www.cse.wustl.edu/~roger/566S.s21/In-Datacenter%20Performance%20Analysis%20of%20a%20Tensor%20Processing%20Unit.pdf)
- [ ] **MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability.**
- [ ] **Jenga: Software-Defined Cache Hierarchies.**



---

### 2018 MICRO

- [ ] **Addressing Irregularity in Sparse Neural Networks:A Cooperative Software/Hardware Approach.**
- [ ] **Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes.**
- [ ] **Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories.**
- [ ] **Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies.**


### 2018 HPCA

- [ ] **Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-based Deep Learning.**
- [ ] **Crash Consistency in Encrypted Non-volatile Main Memory Systems.**
- [ ] **SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories.**
- [ ] **Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective.**

### 2018 ASPLOS
- [ ] **MAERI: Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://anands09.github.io/papers/maeri_asplos2018.pdf) [![](https://img.shields.io/badge/article-719AAC)](https://synergy.ece.gatech.edu/tools/maeri/)
- [ ] **VAULT: Reducing Paging Overheads in SGX with Efficient Integrity Verification Structures.**


### 2018 ISCA

[Conference Program (slides)](https://iscaconf.org/isca2018/program.html); [Turing Lecture](https://iscaconf.org/isca2018/turing_lecture.html)

- [ ] **A Configurable Cloud-Scale DNN Processor for Real-Time AI.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.microsoft.com/en-us/research/wp-content/uploads/2018/06/ISCA18-Brainwave-CameraReady.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://iscaconf.org/isca2018/slides/1A1.pdf)
- [ ] **Computation Reuse in DNNs byExploiting Input Similarity.** [![](https://img.shields.io/badge/slides-E29135)](https://pdfs.semanticscholar.org/6416/fcd79b96808bdce58fb9e7d7b60d2683a552.pdf)
- [ ] **RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://knowen-production.s3.amazonaws.com/uploads/attachment/file/5364/Dram%2Brefreshing%2B.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://iscaconf.org/isca2018/slides/4B3.pdf)
- [ ] **UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.kartikhegde.net/media/UCNN_ISCA.pdf)
- [ ] **SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks.**
- [ ] **Prediction based Execution on Deep Neural Networks.**
- [ ] **Modular Routing Design for Chiplet-based Systems.**
- [ ] **Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.**



---

### 2019 MICRO

- [ ] **SparTen: A Sparse Tensor Accelerator for Convolutional Neural Networks.**
- [ ] **Boosting the Performance of CNN Accelerators with Dynamic Fine-Grained Channel Gating.**
- [ ] **Efficient SpMV Operation for Large and Highly Sparse Matrices using Scalable Multi-way Merge Parallelization.**
- [ ] **eCNN: A Block-Based and Highly-Parallel CNN Accelerator for Edge Inference.**
- [ ] **ShapeShifter: Enabling Fine-Grain Data Width Adaptation in Deep Learning.**
- [x] **Understanding Reuse, Performance, and Hardware Cost of DNN Dataflow: A Data-Centric Approach.**
- [x] **Simba: Scaling deep-learning inference with multi-chip-module-based architecture.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.eecs.berkeley.edu/~ysshao/assets/papers/shao2019-micro.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://people.eecs.berkeley.edu/~ysshao/assets/talks/shao2019-micro-slides.pdf)
- [ ] **SuperMem: Enabling Application-transparent Secure Persistent Memory with Low Overheads.**
- [ ] **McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://perso.ens-lyon.fr/christophe.alias/evalM2/micro09b.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/HewlettPackard/mcpat)


### 2019 HPCA

[Main Program (slides)](http://hpca2019.seas.gwu.edu/main_program.html)

- [ ] **HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/pdf/1901.02067) [![](https://img.shields.io/badge/slides-E29135)](http://hpca2019.seas.gwu.edu/slides/2A-1.pdf)
- [ ] **Shortcut Mining: Exploiting Cross-layer Shortcut Reuse in DCNN Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://web.engr.oregonstate.edu/~chenliz/publications/2019_HPCA_Shortcut%20Mining.pdf) [![](https://img.shields.io/badge/slides-E29135)](http://hpca2019.seas.gwu.edu/slides/2A-4.pdf)

- [ ] **FPGA-based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data.**
- [ ] **Conditional Speculation: An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks.**
- [ ] **POWERT Channels: A Novel Class of Covert Communication Exploiting Power Management Vulnerabilities.** 
- [ ] **Active-Routing: Compute on the Way for Near-Data Processing.**




### 2019 ASPLOS

- [x] **Tangram: Optimized Coarse-Grained Dataflow for Scalable NN Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://web.stanford.edu/~mgao12/pubs/tangram.asplos19.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://people.iiis.tsinghua.edu.cn/~gaomy/pubs/slides/tangram.asplos19.slides.pdf) [![](https://img.shields.io/badge/article-719AAC)](https://www.cnblogs.com/lyc-seu/p/11596204.html) [![](https://img.shields.io/badge/lab-9A8C98)](https://people.iiis.tsinghua.edu.cn/~gaomy/publications.html)
- [ ] **Astra: Exploiting Predictability to Optimize Deep Learning.**

### 2019 ISCA

- [ ] **DeepAttest: An End-to-End Attestation Framework for Deep Neural Networks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://cseweb.ucsd.edu/~jzhao/files/DeepAttest-isca2019.pdf)
- [ ] **Anubis: ultra-low overhead and recovery time for secure non-volatile memories.**
- [ ] **SecDir: a secure directory to defeat directory side-channel attacks.**


---
### 2020 MICRO

- [ ] **Graphene: Strong yet Lightweight Row Hammer Protection.**
- [ ] **Persist Level Parallelism: Streamlining Integrity Tree Updates for Secure Persistent Memory.**
- [ ] **ConfuciuX: Autonomous Hardware Resource Assignment for DNN Accelerators using Reinforcement Learning.**


### 2020 HPCA
- [ ] **AccPar: Tensor Partitioning for Heterogeneous Deep Learning Accelerator Arrays.**

### 2020 ISCA

- [ ] **High-Performance Deep-Learning Coprocessor Integrated into x86 SoC with Server-Class CPUs.**
- [ ] **Think Fast: A Tensor Streaming Processor (TSP) for Accelerating Deep Learning Workloads.**
- [ ] **A Multi-Neural Network Acceleration Architecture.**
- [ ] **SmartExchange: Trading Higher-Cost Memory Storage/Access for Lower-Cost Computation.**
- [ ] **An In-Network Architecture for Accelerating Shared-Memory Multiprocessor Collectives.**
- [ ] **MLPerf Inference Benchmark.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/1911.02549) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/mlcommons/inference)
- [ ] **Compact Leakage-Free Support for Integrity and Reliability.**


### 2020 ASPLOS

- [ ] **DNNGuard: An Elastic Heterogeneous DNN Accelerator Architecture against Adversarial Attacks.** (*IIE, CAS*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://dl.acm.org/doi/pdf/10.1145/3373376.3378532)
- [ ] **Interstellar: Using Halide’s Scheduling Language to Analyze DNN Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/1809.04070)
- [x] **DeepSniffer: A DNN Model Extraction Framework Based on Learning Architectural Hints.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://sites.cs.ucsb.edu/~sherwood/pubs/ASPLOS-20-deepsniff.pdf)


---

### 2021 MICRO

- [ ] **F1: A Fast and Programmable Accelerator for Fully Homomorphic Encryption.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://safari.ethz.ch/architecture_seminar/spring2021/lib/exe/fetch.php?media=graphene.pdf)
- [ ] **Bonsai Merkle Forests: Efficiently Achieving Crash Consistency in Secure Persistent Memory.**
- [ ] **Dolos: Improving the Performance of Persistent Applications in ADR-Supported Secure Memory.**
- [ ] **Soteria: Towards Resilient Integrity-Protected and Encrypted Non-Volatile Memories.**



### 2021 HPCA

- [ ] **Heterogeneous Dataflow Accelerators for Multi-DNN Workloads.**
- [ ] **SPAGHETTI: Streaming Accelerators for Highly Sparse GEMM on FPGAs.** [![](https://img.shields.io/badge/code-B5739D)](https://github.com/sfu-arch/SPAGHETTI)
- [ ] **Layerweaver: Maximizing Resource Utilization of Neural Processing Units via Layer-Wise Scheduling.**
- [ ] **Sentinel: Efficient Tensor Migration and Allocation on Heterogeneous Memory Systems for Deep Learning.**
- [ ] **Common Counters: Compressed Encryption Counters for Secure GPU Memory.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://myshlee417.github.io/files/common_counters_hpca_2021.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://myshlee417.github.io/files/common_counters_slide_hpca_2021.pdf)
- [ ] **A Computational Stack for Cross-Domain Acceleration.**
- [ ] **A Write-Friendly and Fast-Recovery Scheme for Security Metadata in Non-Volatile Memories.**




### 2021 ASPLOS
- [ ] **Neural architecture search as program transformation exploration.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.pure.ed.ac.uk/ws/portalfiles/portal/207986471/Neural_Architecture_TURNER_DOA19112020_AFV.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/jack-willturner/nas-as-program-transformation-exploration)
- [ ] **Analytical characterization and design space exploration for optimization of CNNs.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://users.cs.utah.edu/~saday/li-asplos2021.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/HPCRL/ASPLOS_artifact)
- [ ] **Mind mappings: enabling efficient algorithm-accelerator mapping space search.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.kartikhegde.net/media/Mind_Mappings_ASPLOS2021_CR.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/kartik-hegde/mindMappings)
- [ ] **Defensive approximation: securing CNNs using approximate computing.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.cs.ucr.edu/~nael/pubs/asplos21.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/AmiraGuesmi-mls/Defensive-Approximation)


### 2021 ISCA

- [x] **TENET: A Framework for Modeling Tensor Dataflow Based on Relation-Centric Notation.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2105.01892) [![](https://img.shields.io/badge/slides-E29135)](https://web.cs.ucla.edu/~yuyue/assets/files/tenet_slides.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/pku-liang/TENET)

- [ ] **NASA: Accelerating Neural Network Design with a NAS Processor.**
- [ ] **NASGuard: A Novel Accelerator Architecture for Robust Neural Architecture Search (NAS) Networks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.researchgate.net/profile/Xingbin-Wang/publication/352091757_NASGuard_A_Novel_Accelerator_Architecture_for_Robust_Neural_Architecture_Search_NAS_Networks/links/60b8a06c92851cb13d7064d9/NASGuard-A-Novel-Accelerator-Architecture-for-Robust-Neural-Architecture-Search-NAS-Networks.pdf)
- [ ] **RaPiD: AI Accelerator for Ultra-Low Precision Training and Inference.**
- [ ] **Communication Algorithm-Architecture Co-Design for Distributed Deep Learning.**
- [ ] **CoSA: Scheduling by Constrained Optimization for Spatial Accelerators.**
- [ ] **Cambricon-Q: A Hybrid Architecture for Efficient Training.**
- [ ] **HASCO: Towards Agile Hardware and Software CO-design for Tensor Computation.** [![](https://img.shields.io/badge/code-B5739D)](https://github.com/pku-liang/HASCO)
- [ ] **GoSPA: An Energy-Efficient High-Performance Globally Optimized SParse Convolutional Neural Network Accelerator.**
- [ ] **NN-Baton: DNN workload orchestration and chiplet granularity exploration for multichip accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.zhanhongtan.com/publication/isca21/isca21.pdf)
- [ ] **Ten Lessons From Three Generations Shaped Google’s TPUv4: iIndustrial Product.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://parsa.epfl.ch/course-info/cs723/papers/tpuv4i.pdf)


---

### 2022 MICRO

- [ ] **DiVa: An Accelerator for Differentially Private Machine Learning.** (*KAIST*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/pdf/2208.12392) [![](https://img.shields.io/badge/slides-E29135)](https://safari.ethz.ch/architecture_seminar/spring2023/lib/exe/fetch.php?media=diva_pres_final.pdf)
- [ ] **CRONUS: Fault-isolated, Secure and High-performance Heterogeneous Computing for Trusted Execution Environment.** (*HKU*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://i.cs.hku.hk/~heming/papers/micro22-cronus.pdf)
- [ ] **ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse.**
- [ ] **PageORAM: An Efficient DRAM Page Aware ORAM Strategy.**
- [ ] **Sparseloop: An Analytical Approach To Sparse Tensor Accelerator Modeling.**



### 2022 HPCA

[Main Program](https://hpca-conf.org/2022/program/)


- [x] **TNPU: Supporting Trusted Execution with Tree-less Integrity Protection for Neural Processing Unit.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://jaehyuk-huh.github.io/papers/lee_hpca22_tnpu.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://myshlee417.github.io/files/tnpu_slide_hpca_2022.pdf)

- [ ] **Adaptive Security Support for Heterogeneous Memory on GPUs.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://par.nsf.gov/servlets/purl/10342133)
- [x] **Atomic Dataflow based Graph-Level Workload Orchestration for Scalable DNN Accelerators.**
- [ ] **HyBP: Hybrid Isolation-Randomization Secure Branch Predictor.**
- [ ] **IR-ORAM: Path Access Type Based Memory Intensity Reduction for Path-ORAM.**
- [ ] **S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/pdf/2107.07983)
- [ ] **MAGMA: An Optimization Framework for Mapping Multiple DNNs on Multiple Accelerator Cores.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2104.13997)



### 2022 ASPLOS

- [ ] **Randomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation between Aggressor and Victim Rows.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://gururaj-s.github.io/assets/pdf/ASPLOS22_Saileshwar.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://prashantnair.bitbucket.io/assets/pdf/saileshwar2022rrs_slides.pdf)
- [ ] **DAGguise: mitigating memory timing side channels.**
- [ ] **Randomized row-swap: mitigating Row Hammer by breaking spatial correlation between aggressor and victim rows.**
- [ ] **ShEF: Shielded Enclaves for Cloud FPGAs.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2103.03500)



### 2022 ISCA
[2022 ISCA slides](https://www.iscaconf.org/isca2024/slides/);

- [x] **SoftVN: Efficient Memory Protection via Software-Provided Version Numbers.** (*Cornell University*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.csl.cornell.edu/~zhiruz/pdfs/softvn-isca2022.pdf)

- [x] **MGX: Near-Zero Overhead Memory Protection for Data-Intensive Accelerators.** (*Cornell University*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.csl.cornell.edu/~zhiruz/pdfs/mgx-isca2022.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://www.iscaconf.org/isca2022/slides/isca22-hua-mgx.pdf)

- [ ] **PPMLAC: High Performance Chipset Architecture for Secure Multi-Party Computation.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.iiis.tsinghua.edu.cn/~gaomy/pubs/ppmlac.isca22.pdf)

- [ ] **Axiomatic Hardware-Software Contracts for Security.** (*Stanford University*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://trippel-lab.stanford.edu/pubs/nmosier_ISCA22.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/nmosier/clou)
- [ ] **BTS: An Accelerator for Bootstrappable Fully Homomorphic Encryption.**
- [ ] **CraterLake: A Hardware Accelerator for Efficient Unbounded Computation on Encrypted Data.**
- [ ] **Hydra: enabling low-overhead mitigation of row-hammer at ultra-low thresholds via hybrid tracking.**
- [ ] **CraterLake: a hardware accelerator for efficient unbounded computation on encrypted data.**
- [ ] **There's always a bigger fish: a clarifying analysis of a machine-learning-assisted side-channel attack.**
- [ ] **A software-defined tensor streaming multiprocessor for large-scale machine learning.**


---

### 2023 MICRO

- [x] **SecureLoop: Design Space Exploration of Secure DNN Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.csail.mit.edu/mengjia/data/2023.MICRO.SecureLoop.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://people.csail.mit.edu/mengjia/data/2023.MICRO.SecureLoop.slides.pdf) [![](https://img.shields.io/badge/article-719AAC)](https://nellie-wu.github.io/publication.html)
- [ ] **HighLight: Efficient and Flexible DNN Acceleration with Hierarchical Structured Sparsity.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.csail.mit.edu/emer/media/papers/2023.10.micro.highlight.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://people.csail.mit.edu/emer/media/slides/2023.10.micro.highlight.slides.pdf)
- [ ] **Tailors: Accelerating Sparse Tensor Algebra by Overbooking Buffer Occupancy.** [![](https://img.shields.io/badge/slides-E29135)](https://people.csail.mit.edu/emer/media/slides/2023.10.micro.overbooking.slides.pdf)

- [ ] **CryptoMMU: Enabling Scalable and Secure Access Control of Third-Party Accelerators.**
- [ ] **Improving Data Reuse in NPU On-chip Memory with Interleaved Gradient Order for DNN Training.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://myshlee417.github.io/files/interleaved_training_micro_2023.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://myshlee417.github.io/files/interleaved_training_slide_micro_2023.pdf)
- [ ] **ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis.**
- [ ] **Memento: Architectural Support for Ephemeral Memory Management in Serverless Environments.**
- [ ] **Spatula: A Hardware Accelerator for Sparse Matrix Factorization.**


### 2023 HPCA

- [x] **Securator: A Fast and Secure Neural Processing Unit.**
- [ ] **Efficient Distributed Secure Memory with Migratable Merkle Tree.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://ipads.se.sjtu.edu.cn/_media/publications/hpca23.pdf)

- [ ] **AB-ORAM: Constructing Adjustable Buckets for Space Reduction in Ring ORAM.** (*University of Pittsburgh*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.cs.pitt.edu/~zhangyt/research/hpca23a.pdf)

- [ ] **TensorFHE: Achieving Practical Computation on Encrypted Data Using GPGPU.**

- [ ] **Poseidon: Practical Homomorphic Encryption Accelerator.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://mingzhe-zhang.github.io/paper/Poseidon-HPCA2023.pdf)
- [ ] **D-Shield: Enabling Processor-side Encryption and Integrity Verification for Secure NVMe Drives.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://casrl.ece.ucf.edu/wp-content/uploads/2023/01/HPCA2023_D_Shield.pdf)
- [ ] **FAB: An FPGA-based Accelerator for Bootstrappable Fully Homomorphic Encryption.**
- [ ] **Thoth: Bridging the gap between persistently secure memories and memory interfaces of emerging nvms.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://par.nsf.gov/servlets/purl/10488155)
- [ ] **Memory-Efficient Hashed Page Tables.**
- [ ] **Phloem: Automatic Acceleration of Irregular Applications with Fine-Grain Pipeline Parallelism.**
- [ ] **Root Crash Consistency of SGX-style Integrity Trees in Secure Non-Volatile Memory Systems.**
- [ ] **DeFiNES: Enabling Fast Exploration of the Depth-first Scheduling Space for DNN Accelerators through Analytical Modeling.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2212.05344) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/KULeuven-MICAS/DeFiNES)
- [ ] **Chimera: An Analytical Optimizing Framework for Effective Compute-intensive Operators Fusion.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://sizezheng.github.io/files/7A-3.pdf)


### 2023 ASPLOS
- [ ] **Coyote: A Compiler for Vectorizing Encrypted Arithmetic Circuits.**
- [ ] **Flexagon: A Multi-Dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://digitum.um.es/digitum/bitstream/10201/128556/4/asplosc23main-p1166-p-f253962830-63228-submitted.pdf)
- [ ] **HuffDuff: Stealing Pruned DNNs from Sparse Accelerators.**
- [ ] **FLAT: An Optimized Dataflow for Mitigating Attention Bottlenecks.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.csail.mit.edu/suvinay/pubs/2023.flat.asplos.pdf)



### 2023 ISCA

- [ ] **Pensieve: Microarchitectural Modeling for Security Evaluation.** (*Massachusetts Institute of Technology, MIT*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.csail.mit.edu/mengjia/data/2023.ISCA.Pensieve.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://nehws.org/images/pensieve.pdf)

- [ ] **TEESec: Pre-Silicon Vulnerability Discovery for Trusted Execution Environments.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://moeinghaniyoun.github.io/files/TEESec.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/MoeinGhaniyoun/TEESec)

- [x] **Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators.** [![](https://img.shields.io/badge/code-B5739D)](https://github.com/SET-Scheduling-Project/SET-ISCA2023?tab=readme-ov-file) [![](https://img.shields.io/badge/lab-9A8C98)](https://people.iiis.tsinghua.edu.cn/~gaomy/publications.html)
- [ ] **Understanding and Mitigating Hardware Failures in Deep Learning Training Accelerator Systems.**
- [ ] **SHARP: A Short-Word Hierarchical Accelerator for Robust and Practical Fully Homomorphic Encryption.**



### 2023 ATC
<!-- USENIX ATC-->

- [ ] **Confidential Computing within an AI Accelerator.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.usenix.org/conference/atc23/presentation/vaswani) [![](https://img.shields.io/badge/slides-E29135)](https://www.usenix.org/conference/atc23/presentation/vaswani)


---

### 2024 MICRO

- [ ] **Trinity: A General Purpose FHE Accelerator.**
- [ ] **SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling.**  [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2407.10416)
- [ ] **HyperTEE: A Decoupled TEE Architecture with Secure Enclave Management.**
- [ ] **Trinity: A General Purpose FHE Accelerator.**
- [ ] **UFC: A Unified Accelerator for Fully Homomorphic Encryption.**
- [ ] **Secure Prefetching for Secure Cache Systems.**
- [ ] **SCAR: Scheduling Multi-Model AI Workloads on Heterogeneous Multi-Chiplet Module Accelerators.**
- [ ] **Cambricon-M: a Fibonacci-coded Charge-domain SRAM-based CIM Accelerator for DNN Inference.**
- [ ] **CacheCraft: Enhancing GPU Performance under Memory Protection through Reconstructed Caching.**
- [ ] **Accelerating Zero-Knowledge Proofs Through Hardware-Algorithm Co-Design.**

- [ ] **Ghost Arbitration: Mitigating Interconnect Side-Channel Timing Attacks in GPU.**
- [ ] **IvLeague: Side Channel-resistant Secure Architectures Using Isolated Domains of Dynamic Integrity Trees.**
- [ ] **A Mess of Memory System Benchmarking, Simulation and Application Profiling.**
- [ ] **Accelerating Zero-Knowledge Proofs Through Hardware-Algorithm Co-Design.**



***RowHammer***
- [ ] **BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads.**
- [ ] **MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker.**

- [ ] **ImPress: Securing DRAM Against Data-Disturbance Errors via Implicit Row-Press Mitigation.**


### 2024 HPCA

[Accepted-paper-list](https://www.hpca-conf.org/2024/program/main.php)

- [ ] **Supporting Secure Multi-GPU Computing withDynamic and Batched Metadata Management.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://myshlee417.github.io/files/multi_gpu_security_hpca_2024.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://seonjinna.github.io/assets/pdf/hpca24_slides.pdf)

- [ ] **Salus: Efficient Security Support for CXL-Expanded GPU Memory.**
- [x] **Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2312.16436) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/SET-Scheduling-Project/GEMINI-HPCA2024) [![](https://img.shields.io/badge/lab-9A8C98)](https://people.iiis.tsinghua.edu.cn/~gaomy/publications.html)
- [ ] **Supporting Secure Multi-GPU Computing with Dynamic and Batched Metadata Management.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://myshlee417.github.io/files/multi_gpu_security_hpca_2024.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://myshlee417.github.io/files/multi_gpu_security_slide_hpca_2024.pdf)
- [ ] **Data Enclave: A Data-Centric Trusted Execution Environment.**
- [ ] **Exploitation of Security Vulnerability on Retirement.**
- [ ] **Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators.**




### 2024 ASPLOS

- [ ] **sIOPMP: Scalable and Efficient I/O Protection for TEEs.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://ipads.se.sjtu.edu.cn/_media/publications/feng-asplos24.pdf)
- [ ] **Optimizing Deep Learning Inference via Global Analysis and Tensor Expressions.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://cuihuimin.github.io/papers/asplos24spring.pdf)
- [x] **Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2402.00629)

### 2024 ISCA


- [ ] **sNPU: Trusted Execution Environments on Integrated NPUs.** (*Tsinghua University*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://ipads.se.sjtu.edu.cn/_media/publications/feng-isca24.pdf)
- [ ] **Constable: Improving Performance and Power Efficiency by Safely Eliminating Load Instruction Execution.**
- [ ] **FEATHER: A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching.**
- [ ] **Splitwise: Efficient generative LLM inference using phase splitting.**



### 2024 Security

[Fall Accepted Papers](https://www.usenix.org/conference/usenixsecurity24/fall-accepted-papers); 

- [ ] **SoK: All You Need to Know About On-Device ML Model Extraction - The Gap Between Research and Practice.**


---


### 2025 MICRO

- [ ] **Ironman: Accelerating Oblivious Transfer Extension for Privacy-Preserving AI with Near-Memory Processing.** (*Korea Advanced Institute of Science and Technology, KAIST*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.arxiv.org/abs/2507.16391) [![](https://img.shields.io/badge/slides-E29135)](https://jaehyuk-huh.github.io/slides/lee_isca2025_mtree_slides.pdf) 

- [ ] **CryptoBTB: A Secure Hierarchical BTB for Diverse Instruction Footprint Workloads.**
- [ ] **Swift and Trustworthy Large-Scale GPU Simulation with Fine-Grained Error Modeling and Hierarchical Clustering.**


### 2025 HPCA

[Homepage](https://hpca-conf.org/2025/); [Accepted-paper-list](https://hpca-conf.org/2025/main-program/)

- [ ] **LegoZK: A Dynamically Reconfigurable Accelerator for Zero-Knowledge Proof.** (*IIE, UCAS*)
- [ ] **WarpDrive: GPU-Based Fully Homomorphic Encryption Acceleration Leveraging Tensor and CUDA Cores.** 
- [ ] **Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2411.05400) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/Linestro/Palermo-ORAM)
- [ ] **Let-Me-In: (Still) Employing In-pointer Bounds Metadata for Fine-grained GPU Memory Safety.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://seonjinna.github.io/assets/pdf/LMI_hpca25.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://seonjinna.github.io/assets/pdf/LMI_HPCA25_slides.pdf)
- [ ] **Prosperity: Accelerating Spiking Neural Networks via Product Sparsity.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2503.03379) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/dubcyfor3/Prosperity)
- [x] **SoMa: Identifying, Exploring, and Understanding the DRAM Communication Scheduling Space for DNN Accelerators.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2501.12634) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/SET-Scheduling-Project/SoMa-HPCA2025) [![](https://img.shields.io/badge/article-719AAC)](https://mp.weixin.qq.com/s/kTchXMFu-06f-quXoMAGNg) [![](https://img.shields.io/badge/lab-9A8C98)](https://people.iiis.tsinghua.edu.cn/~gaomy/publications.html)
- [x] **Adyna: Accelerating Dynamic Neural Networks with Adaptive Scheduling.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.iiis.tsinghua.edu.cn/~gaomy/pubs/adyna.hpca25.pdf)
- [ ] **EDA: Energy-Efficient Inter-Layer Model Compilation for Edge DNN Inference Acceleration.**
- [ ] **PROCA: Programmable Probabilistic Processing Unit Architecture with Accept/Reject Prediction & Multicore Pipelining for Causal Inference.**
- [ ] **TB-STC: Transposable Block-wise N:M Structured Sparse Tensor Core.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://dai.sjtu.edu.cn/my_file/pdf/9e57c422-afd7-4078-b264-b32d3dfc9975.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://dai.sjtu.edu.cn/my_file/pdf/f771941e-4cce-4a89-8b9d-529e5fcc5395.pdf) [![](https://img.shields.io/badge/lab-9A8C98)](https://dai.sjtu.edu.cn/publications.html)




<!-- #### [Securing your Chips](https://hpca-conf.org/2025/main-program/) -->
***Securing your Chips***
- [ ] **Palermo: Improving the Performance of Oblivious Memory using Protocol-Hardware Co-Design.** (*University of Michigan*)
- [ ] **SpecMPK: Efficient In-Process Isolation with Speculative and Secure Permission Update Instruction.** (*North Carolina State University*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://ericrotenberg.wordpress.ncsu.edu/files/2025/06/paper_HPCA-31_SpecMPK.pdf)
- [ ] **BrokenSleep: Remote Power Timing Attack Exploiting Processor Idle States.** (*DGIST*)
- [ ] **Efficient Memory Side-Channel Protection for Embedding Generation in Machine Learning.** (*Cornell University*)


<!-- #### The Poker Face of FHE -->
***The Poker Face of FHE***
- [ ] **FHENDI: A Near-DRAM Accelerator for Compiler-Generated Fully Homomorphic Encryption Applications.** (*IBM Research*)
- [ ] **EFFACT: A Highly Efficient Full-Stack FHE Acceleration Platform.** (*Tsinghua University*)
- [ ] **Anaheim: Architecture and Algorithms for Processing Fully Homomorphic Encryption in Memory.** (*Seoul National University*)
- [ ] **Hydra: Scale-out FHE Accelerator Architecture for Secure Deep Learning on FPGA.** (*ICT, UCAS*)
- [ ] **WarpDrive: GPU-Based Fully Homomorphic Encryption Acceleration Leveraging Tensor and CUDA Cores.** (*Ant Group*)

<!-- #### Hammering the Odds -->
***Hammering the Odds***
- [ ] **Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance.** (*ETH Zürich*)
- [ ] **Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions.** (*TOBB ETÜ & ETH Zürich*)
- [ ] **Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance.** (*TOBB ETÜ & ETH Zürich*)

- [ ] **AutoRFM: Scaling Low-Cost In-DRAM Trackers to Ultra-Low Rowhammer Thresholds.** (*Georgia Tech*)
- [ ] **DAPPER: A Performance-Attack-Resilient Tracker for RowHammer Defense.** (*The University of British Columbia (UBC)*)
- [ ] **QPRAC: Towards Secure and Practical PRAC-based Rowhammer Mitigation using Priority Queues.** (*The University of British Columbia (UBC)*)

<!-- #### Best Paper Award -->
***Best Paper Award***

- [ ] **DynamoLLM: Designing LLM Inference Clusters for Performance and Energy Efficiency.** (*University of Illinois at Urbana-Champaign and Microsoft*)

<!-- #### Best Paper Honorable Mentions -->
***Best Paper Honorable Mentions***

- [ ] **UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures.** (*Tsinghua University, HKUST, Chinese Academy of Sciences, and Capital Normal University*)
- [ ] **CORDOBA: Carbon-Efficient Optimization Framework for Computing Systems.** (*Harvard University, and Meta*)

<!-- #### Distinguished Artifact Awards -->
***Distinguished Artifact Awards***

- [ ] **QPRAC: Towards Secure and Practical PRAC-Based Rowhammer Mitigation using Priority Queues.**
- [ ] **Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions.**





### 2025 ASPLOS

[Homepage](https://www.asplos-conference.org/asplos2025/); [Proceedings-volume-1](https://dl-acm-org.lib.ezproxy.hkust.edu.hk/doi/proceedings/10.1145/3669940); [Proceedings-volume-2](https://dl-acm-org.lib.ezproxy.hkust.edu.hk/doi/proceedings/10.1145/3676641)

- [ ] **Practical Federated Recommendation Model Learning Using ORAM with Controlled Privacy.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://vtechworks.lib.vt.edu/server/api/core/bitstreams/30ef9d58-1ea4-4fee-b62b-2f8ab60a119b/content)
- [ ] **UniZK: Accelerating Zero-Knowledge Proof with Unified Hardware and Flexible Kernel Mapping.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.iiis.tsinghua.edu.cn/~gaomy/pubs/unizk.asplos25.pdf)
- [ ] **PipeLLM: Fast and Confidential Large Language Model Services with Speculative Pipelined Encryption.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/pdf/2411.03357)

- [ ] **KAPLA: Scalable NN Accelerator Dataflow Design Space Structuring and Fast Exploring.**
- [ ] **CIPHERMATCH: Accelerating Homomorphic Encryption-Based String Matching via Memory-Efficient Data Packing and In-Flash Processing.**
- [ ] **Affinity-based Optimizations for TFHE on Processing-in-DRAM.**
- [ ] **Design and Operation of Shared Machine Learning Clusters on Campus.**
- [ ] **Helix: Serving Large Language Models over  Heterogeneous GPUs and Network via Max-Flow.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/pdf/2406.01566) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/Thesys-lab/Helix-ASPLOS25)
- [ ] **MoC-System: Efficient Fault Tolerance for Sparse Mixture-of-Experts Model Training.**
- [ ] **HybridTier: an Adaptive and Lightweight CXL-Memory Tiering System.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2312.04789)
- [ ] **POD-Attention: Unlocking Full Prefill-Decode  Overlap for Faster LLM Inference.**




### 2025 ISCA

[Homepage](https://iscaconf.org/isca2025/); [Accepted-paper-list](https://www.iscaconf.org/isca2025/program/); [Summary](https://zhuanlan.zhihu.com/p/1934275942861243151)


- [ ] **Software-Hardware Co-Design For Embodied AI Robots.**
- [x] **HYTE: Flexible Tiling for Sparse Accelerators via Hybrid Static-Dynamic Approaches.** (*Institute of Interdisciplinary Information Sciences (IIIS), Tsinghua University*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://people.iiis.tsinghua.edu.cn/~gaomy/pubs/hyte.isca25.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://people.iiis.tsinghua.edu.cn/~gaomy/pubs/slides/hyte.isca25.slides.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/tsinghua-ideal/HYTE-sim) [![](https://img.shields.io/badge/lab-9A8C98)](https://people.iiis.tsinghua.edu.cn/~gaomy/publications.html)
- [ ] **SpecEE: Accelerating Large Language Model Inference with Speculative Early Exiting.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://dai.sjtu.edu.cn/my_file/pdf/7e067065-0e58-4e87-a373-feea0bebde1b.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://dai.sjtu.edu.cn/my_file/pdf/aeda8cd1-8031-48c7-a04c-e998e3fb50c0.pdf) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/infinigence/SpecEE) [![](https://img.shields.io/badge/lab-9A8C98)](https://dai.sjtu.edu.cn/publications.html)

<!-- #### Crypto & Fully Homomorphic Encryption -->
***Crypto & Fully Homomorphic Encryption***
- [ ] **Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design.** (*Beihang University*)

- [ ] **Cassandra: Efficient Enforcement of Sequential Execution for Cryptographic Programs.** (*ETH Zurich*)

- [ ] **FAST: An FHE Accelerator for Scalable-parallelism with Tunable-bit.** (*Institute of Information Engineering, UCAS*) [![](https://img.shields.io/badge/article-719AAC)](https://mp.weixin.qq.com/s/ehgJjmBPd8vmLusaHLoPgA)

- [ ] **Neo: Towards Efficient Fully Homomorphic Encryption Acceleration using Tensor Core.** (*Institute of Information Engineering, UCAS*)


<!-- #### RowHammer -->
***RowHammer***

- [ ] **MoPAC: Efficiently Mitigating Rowhammer with Probabilistic Activation Counting.** (*Georgia Institute of Technology*)

- [ ] **When Mitigations Backfire: Timing Channel Attacks and Defense for PRAC-Based RowHammer Mitigations.** (*The University of British Columbia*)

- [ ] **PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips.** (*ETH Zurich*)

- [ ] **DREAM: Enabling Low-Overhead Rowhammer Mitigation via Directed Refresh Management.** (*Georgia Tech*)

<!-- #### Security -->
***Security***

- [ ] **Need for zkSpeed: Accelerating HyperPlonk for Zero-Knowledge Proofs.** (*New York University*)

- [ ] **Adaptive CHERI Compartmentalization for Heterogeneous Accelerators.** (*University of Edinburgh*)

- [x] **Unified Memory Protectionwith Multi-granular MAC and Integrity Tree for Heterogeneous Processors.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://myshlee417.github.io/files/multi_MAC_tree_isca_2025.pdf) [![](https://img.shields.io/badge/slides-E29135)](https://myshlee417.github.io/files/multi_MAC_tree_slide_isca_2025.pdf)

- [ ] **SpecASan: Mitigating Transient Execution Attacks Using Speculative Address Sanitization.** (*University of California, Riverside*)

<!-- #### Distinguished Artifact Award -->
***Distinguished Artifact Award***

- [ ] **Chimera: Communication Fusion for Hybrid Parallelism in Large Language Models.** (*HKUST-GZ*) [![](https://img.shields.io/badge/code-B5739D)](https://zenodo.org/records/15104237)

- [ ] **OptiPIM: Optimizing Processing In-Memory Acceleration Using Integer Linear Programming.**

- [ ] **CORD: Low-Latency, Bandwidth-Efficient and Scalable Release Consistency via Directory Ordering.**


<!-- #### Best Paper Honorable Mentions -->
***Best Paper Honorable Mentions***

- [ ] **The XOR Cache: A Catalyst for Compression.** (*University of Wisconsin-Madison*) [![](https://img.shields.io/badge/paper-7EA6E0)](https://jsm.ece.wisc.edu/docs/pan-isca2025.pdf)

- [ ] **Rethinking Prefetching for Intermittent Computing.** (*Purdue University*)

<!-- #### Best Paper Award -->
***Best Paper Award***

- [ ] **Precise Exceptions in Relaxed Architectures.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://www.repository.cam.ac.uk/items/c19b17db-1cb0-43b0-b67d-8a77067fccba)
- [ ] **H<sup>2</sup>-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference.** [![](https://img.shields.io/badge/article-719AAC)](https://ic.pku.edu.cn/xwdt/6422d56ef3114e03b930e16b2f3b8941.htm) [![](https://img.shields.io/badge/code-B5739D)](https://github.com/leesou/H2-LLM-ISCA-2025)



### 2025 S&P

- [x] **Comet: Accelerating Private Inference for Large Language Model by Predicting Activation Sparsity.** [![](https://img.shields.io/badge/paper-7EA6E0)](https://arxiv.org/abs/2505.07239)


### 2025 Security

- [ ] **Breaking the Layer Barrier= Remodeling Private Transformer Inference with Hybrid CKKS and MPC.**
- [ ] **Game of Arrows: On the (In-)Security of Weight Obfuscation for On-Device TEE-Shielded LLM Partition Algorithms.**
- [ ] **Phantom: Privacy-Preserving Deep Neural Network Model Obfuscation in Heterogeneous TEE and GPU System.**
- [ ] **Unlocking the Power of Differentially Private Zeroth-order Optimization for Fine-tuning LLMs.**


<!-- 
[![](https://img.shields.io/badge/paper-7EA6E0)]()
[![](https://img.shields.io/badge/slides-E29135)]()
[![](https://img.shields.io/badge/article-719AAC)]()
[![](https://img.shields.io/badge/code-B5739D)]()
[![](https://img.shields.io/badge/lab-9A8C98)]()  
 -->
