ARM GAS  /tmp/ccVwptKZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB126:
  27              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @version V1.5.2
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @date    12-September-2016
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * are permitted provided that the following conditions are met:
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer.
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      and/or other materials provided with the distribution.
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      may be used to endorse or promote products derived from this software
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      without specific prior written permission.
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
ARM GAS  /tmp/ccVwptKZ.s 			page 2


  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE    ((uint32_t)2U)    /* 2 ms (minimum Tick + 1) */
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE    ((uint32_t)2U)    /* 2 ms (minimum Tick + 1) */
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        ((uint32_t)2U)    /* 2 ms (minimum Tick + 1) */
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider);
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider);
ARM GAS  /tmp/ccVwptKZ.s 			page 3


  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions 
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
ARM GAS  /tmp/ccVwptKZ.s 			page 4


 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  28              		.loc 1 164 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister = 0;
  44              		.loc 1 165 0
  45 0008 0023     		movs	r3, #0
  46 000a 7B61     		str	r3, [r7, #20]
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
  47              		.loc 1 166 0
  48 000c 0023     		movs	r3, #0
  49 000e FB60     		str	r3, [r7, #12]
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  50              		.loc 1 167 0
  51 0010 0023     		movs	r3, #0
  52 0012 FB74     		strb	r3, [r7, #19]
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  53              		.loc 1 168 0
  54 0014 0023     		movs	r3, #0
  55 0016 BB74     		strb	r3, [r7, #18]
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
ARM GAS  /tmp/ccVwptKZ.s 			page 5


  56              		.loc 1 174 0
  57 0018 7B68     		ldr	r3, [r7, #4]
  58 001a 1B68     		ldr	r3, [r3]
  59 001c 03F40063 		and	r3, r3, #2048
  60 0020 002B     		cmp	r3, #0
  61 0022 3FD0     		beq	.L2
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
  62              		.loc 1 179 0
  63 0024 7B68     		ldr	r3, [r7, #4]
  64 0026 5B6E     		ldr	r3, [r3, #100]
  65 0028 B3F5800F 		cmp	r3, #4194304
  66 002c 1CD0     		beq	.L4
  67 002e B3F5800F 		cmp	r3, #4194304
  68 0032 02D8     		bhi	.L5
  69 0034 002B     		cmp	r3, #0
  70 0036 0ED0     		beq	.L6
  71 0038 1FE0     		b	.L3
  72              	.L5:
  73 003a B3F5000F 		cmp	r3, #8388608
  74 003e 03D0     		beq	.L7
  75 0040 B3F5400F 		cmp	r3, #12582912
  76 0044 1CD0     		beq	.L56
  77 0046 18E0     		b	.L3
  78              	.L7:
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
  79              		.loc 1 184 0
  80 0048 824A     		ldr	r2, .L58
  81 004a 824B     		ldr	r3, .L58
  82 004c DB68     		ldr	r3, [r3, #12]
  83 004e 43F48033 		orr	r3, r3, #65536
  84 0052 D360     		str	r3, [r2, #12]
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  85              		.loc 1 189 0
  86 0054 15E0     		b	.L9
  87              	.L6:
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
  88              		.loc 1 193 0
  89 0056 7B68     		ldr	r3, [r7, #4]
  90 0058 0433     		adds	r3, r3, #4
  91 005a 0021     		movs	r1, #0
  92 005c 1846     		mov	r0, r3
  93 005e FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
ARM GAS  /tmp/ccVwptKZ.s 			page 6


  94 0062 0346     		mov	r3, r0
  95 0064 FB74     		strb	r3, [r7, #19]
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
  96              		.loc 1 195 0
  97 0066 0CE0     		b	.L9
  98              	.L4:
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
  99              		.loc 1 201 0
 100 0068 7B68     		ldr	r3, [r7, #4]
 101 006a 2033     		adds	r3, r3, #32
 102 006c 0021     		movs	r1, #0
 103 006e 1846     		mov	r0, r3
 104 0070 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 105 0074 0346     		mov	r3, r0
 106 0076 FB74     		strb	r3, [r7, #19]
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 107              		.loc 1 203 0
 108 0078 03E0     		b	.L9
 109              	.L3:
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 110              		.loc 1 212 0
 111 007a 0123     		movs	r3, #1
 112 007c FB74     		strb	r3, [r7, #19]
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 113              		.loc 1 213 0
 114 007e 00E0     		b	.L9
 115              	.L56:
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 116              		.loc 1 209 0
 117 0080 00BF     		nop
 118              	.L9:
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 119              		.loc 1 216 0
 120 0082 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 121 0084 002B     		cmp	r3, #0
 122 0086 0BD1     		bne	.L10
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 123              		.loc 1 219 0
ARM GAS  /tmp/ccVwptKZ.s 			page 7


 124 0088 7249     		ldr	r1, .L58
 125 008a 724B     		ldr	r3, .L58
 126 008c D3F88830 		ldr	r3, [r3, #136]
 127 0090 23F44002 		bic	r2, r3, #12582912
 128 0094 7B68     		ldr	r3, [r7, #4]
 129 0096 5B6E     		ldr	r3, [r3, #100]
 130 0098 1343     		orrs	r3, r3, r2
 131 009a C1F88830 		str	r3, [r1, #136]
 132 009e 01E0     		b	.L2
 133              	.L10:
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 134              		.loc 1 224 0
 135 00a0 FB7C     		ldrb	r3, [r7, #19]
 136 00a2 BB74     		strb	r3, [r7, #18]
 137              	.L2:
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 138              		.loc 1 231 0
 139 00a4 7B68     		ldr	r3, [r7, #4]
 140 00a6 1B68     		ldr	r3, [r3]
 141 00a8 03F48053 		and	r3, r3, #4096
 142 00ac 002B     		cmp	r3, #0
 143 00ae 3FD0     		beq	.L11
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 144              		.loc 1 236 0
 145 00b0 7B68     		ldr	r3, [r7, #4]
 146 00b2 9B6E     		ldr	r3, [r3, #104]
 147 00b4 B3F1807F 		cmp	r3, #16777216
 148 00b8 1CD0     		beq	.L13
 149 00ba B3F1807F 		cmp	r3, #16777216
 150 00be 02D8     		bhi	.L14
 151 00c0 002B     		cmp	r3, #0
 152 00c2 0ED0     		beq	.L15
 153 00c4 1FE0     		b	.L12
 154              	.L14:
 155 00c6 B3F1007F 		cmp	r3, #33554432
 156 00ca 03D0     		beq	.L16
 157 00cc B3F1407F 		cmp	r3, #50331648
 158 00d0 1CD0     		beq	.L57
 159 00d2 18E0     		b	.L12
 160              	.L16:
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
ARM GAS  /tmp/ccVwptKZ.s 			page 8


 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 161              		.loc 1 240 0
 162 00d4 5F4A     		ldr	r2, .L58
 163 00d6 5F4B     		ldr	r3, .L58
 164 00d8 DB68     		ldr	r3, [r3, #12]
 165 00da 43F48033 		orr	r3, r3, #65536
 166 00de D360     		str	r3, [r2, #12]
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 167              		.loc 1 242 0
 168 00e0 15E0     		b	.L18
 169              	.L15:
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 170              		.loc 1 246 0
 171 00e2 7B68     		ldr	r3, [r7, #4]
 172 00e4 0433     		adds	r3, r3, #4
 173 00e6 0021     		movs	r1, #0
 174 00e8 1846     		mov	r0, r3
 175 00ea FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 176 00ee 0346     		mov	r3, r0
 177 00f0 FB74     		strb	r3, [r7, #19]
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 178              		.loc 1 248 0
 179 00f2 0CE0     		b	.L18
 180              	.L13:
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) 
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 181              		.loc 1 252 0
 182 00f4 7B68     		ldr	r3, [r7, #4]
 183 00f6 2033     		adds	r3, r3, #32
 184 00f8 0021     		movs	r1, #0
 185 00fa 1846     		mov	r0, r3
 186 00fc FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 187 0100 0346     		mov	r3, r0
 188 0102 FB74     		strb	r3, [r7, #19]
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 189              		.loc 1 254 0
 190 0104 03E0     		b	.L18
 191              	.L12:
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 192              		.loc 1 261 0
 193 0106 0123     		movs	r3, #1
 194 0108 FB74     		strb	r3, [r7, #19]
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/ccVwptKZ.s 			page 9


 195              		.loc 1 262 0
 196 010a 00E0     		b	.L18
 197              	.L57:
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 198              		.loc 1 258 0
 199 010c 00BF     		nop
 200              	.L18:
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 201              		.loc 1 265 0
 202 010e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 203 0110 002B     		cmp	r3, #0
 204 0112 0BD1     		bne	.L19
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 205              		.loc 1 268 0
 206 0114 4F49     		ldr	r1, .L58
 207 0116 4F4B     		ldr	r3, .L58
 208 0118 D3F88830 		ldr	r3, [r3, #136]
 209 011c 23F04072 		bic	r2, r3, #50331648
 210 0120 7B68     		ldr	r3, [r7, #4]
 211 0122 9B6E     		ldr	r3, [r3, #104]
 212 0124 1343     		orrs	r3, r3, r2
 213 0126 C1F88830 		str	r3, [r1, #136]
 214 012a 01E0     		b	.L11
 215              	.L19:
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 216              		.loc 1 273 0
 217 012c FB7C     		ldrb	r3, [r7, #19]
 218 012e BB74     		strb	r3, [r7, #18]
 219              	.L11:
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 220              		.loc 1 279 0
 221 0130 7B68     		ldr	r3, [r7, #4]
 222 0132 1B68     		ldr	r3, [r3]
 223 0134 03F40033 		and	r3, r3, #131072
 224 0138 002B     		cmp	r3, #0
 225 013a 00F09A80 		beq	.L20
 226              	.LBB86:
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 227              		.loc 1 281 0
 228 013e 0023     		movs	r3, #0
 229 0140 7B74     		strb	r3, [r7, #17]
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
ARM GAS  /tmp/ccVwptKZ.s 			page 10


 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 230              		.loc 1 287 0
 231 0142 444B     		ldr	r3, .L58
 232 0144 9B6D     		ldr	r3, [r3, #88]
 233 0146 03F08053 		and	r3, r3, #268435456
 234 014a 002B     		cmp	r3, #0
 235 014c 0DD1     		bne	.L21
 236              	.LBB87:
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 237              		.loc 1 289 0
 238 014e 414A     		ldr	r2, .L58
 239 0150 404B     		ldr	r3, .L58
 240 0152 9B6D     		ldr	r3, [r3, #88]
 241 0154 43F08053 		orr	r3, r3, #268435456
 242 0158 9365     		str	r3, [r2, #88]
 243 015a 3E4B     		ldr	r3, .L58
 244 015c 9B6D     		ldr	r3, [r3, #88]
 245 015e 03F08053 		and	r3, r3, #268435456
 246 0162 BB60     		str	r3, [r7, #8]
 247 0164 BB68     		ldr	r3, [r7, #8]
 248              	.LBE87:
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 249              		.loc 1 290 0
 250 0166 0123     		movs	r3, #1
 251 0168 7B74     		strb	r3, [r7, #17]
 252              	.L21:
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 253              		.loc 1 294 0
 254 016a 3B4A     		ldr	r2, .L58+4
 255 016c 3A4B     		ldr	r3, .L58+4
 256 016e 1B68     		ldr	r3, [r3]
 257 0170 43F48073 		orr	r3, r3, #256
 258 0174 1360     		str	r3, [r2]
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 259              		.loc 1 297 0
 260 0176 FFF7FEFF 		bl	HAL_GetTick
 261 017a F860     		str	r0, [r7, #12]
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 262              		.loc 1 299 0
 263 017c 09E0     		b	.L22
 264              	.L24:
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 265              		.loc 1 301 0
 266 017e FFF7FEFF 		bl	HAL_GetTick
 267 0182 0246     		mov	r2, r0
 268 0184 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccVwptKZ.s 			page 11


 269 0186 D31A     		subs	r3, r2, r3
 270 0188 022B     		cmp	r3, #2
 271 018a 02D9     		bls	.L22
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 272              		.loc 1 303 0
 273 018c 0323     		movs	r3, #3
 274 018e FB74     		strb	r3, [r7, #19]
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 275              		.loc 1 304 0
 276 0190 05E0     		b	.L23
 277              	.L22:
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 278              		.loc 1 299 0
 279 0192 314B     		ldr	r3, .L58+4
 280 0194 1B68     		ldr	r3, [r3]
 281 0196 03F48073 		and	r3, r3, #256
 282 019a 002B     		cmp	r3, #0
 283 019c EFD0     		beq	.L24
 284              	.L23:
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 285              		.loc 1 308 0
 286 019e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 287 01a0 002B     		cmp	r3, #0
 288 01a2 5BD1     		bne	.L25
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     { 
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 289              		.loc 1 311 0
 290 01a4 2B4B     		ldr	r3, .L58
 291 01a6 D3F89030 		ldr	r3, [r3, #144]
 292 01aa 03F44073 		and	r3, r3, #768
 293 01ae 7B61     		str	r3, [r7, #20]
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelecti
 294              		.loc 1 313 0
 295 01b0 7B69     		ldr	r3, [r7, #20]
 296 01b2 002B     		cmp	r3, #0
 297 01b4 1FD0     		beq	.L26
 298              		.loc 1 313 0 is_stmt 0 discriminator 1
 299 01b6 7B68     		ldr	r3, [r7, #4]
 300 01b8 D3F88420 		ldr	r2, [r3, #132]
 301 01bc 7B69     		ldr	r3, [r7, #20]
 302 01be 9A42     		cmp	r2, r3
 303 01c0 19D0     		beq	.L26
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 304              		.loc 1 316 0 is_stmt 1
 305 01c2 244B     		ldr	r3, .L58
 306 01c4 D3F89030 		ldr	r3, [r3, #144]
 307 01c8 23F44073 		bic	r3, r3, #768
 308 01cc 7B61     		str	r3, [r7, #20]
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
ARM GAS  /tmp/ccVwptKZ.s 			page 12


 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 309              		.loc 1 318 0
 310 01ce 214A     		ldr	r2, .L58
 311 01d0 204B     		ldr	r3, .L58
 312 01d2 D3F89030 		ldr	r3, [r3, #144]
 313 01d6 43F48033 		orr	r3, r3, #65536
 314 01da C2F89030 		str	r3, [r2, #144]
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 315              		.loc 1 319 0
 316 01de 1D4A     		ldr	r2, .L58
 317 01e0 1C4B     		ldr	r3, .L58
 318 01e2 D3F89030 		ldr	r3, [r3, #144]
 319 01e6 23F48033 		bic	r3, r3, #65536
 320 01ea C2F89030 		str	r3, [r2, #144]
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 321              		.loc 1 321 0
 322 01ee 194A     		ldr	r2, .L58
 323 01f0 7B69     		ldr	r3, [r7, #20]
 324 01f2 C2F89030 		str	r3, [r2, #144]
 325              	.L26:
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 326              		.loc 1 325 0
 327 01f6 7B69     		ldr	r3, [r7, #20]
 328 01f8 03F00103 		and	r3, r3, #1
 329 01fc 002B     		cmp	r3, #0
 330 01fe 16D0     		beq	.L27
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 331              		.loc 1 328 0
 332 0200 FFF7FEFF 		bl	HAL_GetTick
 333 0204 F860     		str	r0, [r7, #12]
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 334              		.loc 1 331 0
 335 0206 0BE0     		b	.L28
 336              	.L29:
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 337              		.loc 1 333 0
 338 0208 FFF7FEFF 		bl	HAL_GetTick
 339 020c 0246     		mov	r2, r0
 340 020e FB68     		ldr	r3, [r7, #12]
 341 0210 D31A     		subs	r3, r2, r3
 342 0212 41F28832 		movw	r2, #5000
 343 0216 9342     		cmp	r3, r2
 344 0218 02D9     		bls	.L28
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 345              		.loc 1 335 0
 346 021a 0323     		movs	r3, #3
 347 021c FB74     		strb	r3, [r7, #19]
ARM GAS  /tmp/ccVwptKZ.s 			page 13


 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 348              		.loc 1 336 0
 349 021e 06E0     		b	.L27
 350              	.L28:
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 351              		.loc 1 331 0
 352 0220 0C4B     		ldr	r3, .L58
 353 0222 D3F89030 		ldr	r3, [r3, #144]
 354 0226 03F00203 		and	r3, r3, #2
 355 022a 002B     		cmp	r3, #0
 356 022c ECD0     		beq	.L29
 357              	.L27:
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 358              		.loc 1 341 0
 359 022e FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 360 0230 002B     		cmp	r3, #0
 361 0232 0CD1     		bne	.L30
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 362              		.loc 1 344 0
 363 0234 0749     		ldr	r1, .L58
 364 0236 074B     		ldr	r3, .L58
 365 0238 D3F89030 		ldr	r3, [r3, #144]
 366 023c 23F44072 		bic	r2, r3, #768
 367 0240 7B68     		ldr	r3, [r7, #4]
 368 0242 D3F88430 		ldr	r3, [r3, #132]
 369 0246 1343     		orrs	r3, r3, r2
 370 0248 C1F89030 		str	r3, [r1, #144]
 371 024c 08E0     		b	.L32
 372              	.L30:
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 373              		.loc 1 349 0
 374 024e FB7C     		ldrb	r3, [r7, #19]
 375 0250 BB74     		strb	r3, [r7, #18]
 376 0252 05E0     		b	.L32
 377              	.L59:
 378              		.align	2
 379              	.L58:
 380 0254 00100240 		.word	1073876992
 381 0258 00700040 		.word	1073770496
 382              	.L25:
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 383              		.loc 1 355 0
ARM GAS  /tmp/ccVwptKZ.s 			page 14


 384 025c FB7C     		ldrb	r3, [r7, #19]
 385 025e BB74     		strb	r3, [r7, #18]
 386              	.L32:
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 387              		.loc 1 359 0
 388 0260 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 389 0262 012B     		cmp	r3, #1
 390 0264 05D1     		bne	.L20
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 391              		.loc 1 361 0
 392 0266 9E4A     		ldr	r2, .L60
 393 0268 9D4B     		ldr	r3, .L60
 394 026a 9B6D     		ldr	r3, [r3, #88]
 395 026c 23F08053 		bic	r3, r3, #268435456
 396 0270 9365     		str	r3, [r2, #88]
 397              	.L20:
 398              	.LBE86:
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 399              		.loc 1 366 0
 400 0272 7B68     		ldr	r3, [r7, #4]
 401 0274 1B68     		ldr	r3, [r3]
 402 0276 03F00103 		and	r3, r3, #1
 403 027a 002B     		cmp	r3, #0
 404 027c 0AD0     		beq	.L33
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 405              		.loc 1 372 0
 406 027e 9849     		ldr	r1, .L60
 407 0280 974B     		ldr	r3, .L60
 408 0282 D3F88830 		ldr	r3, [r3, #136]
 409 0286 23F00302 		bic	r2, r3, #3
 410 028a 7B68     		ldr	r3, [r7, #4]
 411 028c 9B6B     		ldr	r3, [r3, #56]
 412 028e 1343     		orrs	r3, r3, r2
 413 0290 C1F88830 		str	r3, [r1, #136]
 414              	.L33:
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 415              		.loc 1 376 0
 416 0294 7B68     		ldr	r3, [r7, #4]
 417 0296 1B68     		ldr	r3, [r3]
 418 0298 03F00203 		and	r3, r3, #2
 419 029c 002B     		cmp	r3, #0
ARM GAS  /tmp/ccVwptKZ.s 			page 15


 420 029e 0AD0     		beq	.L34
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 421              		.loc 1 382 0
 422 02a0 8F49     		ldr	r1, .L60
 423 02a2 8F4B     		ldr	r3, .L60
 424 02a4 D3F88830 		ldr	r3, [r3, #136]
 425 02a8 23F00C02 		bic	r2, r3, #12
 426 02ac 7B68     		ldr	r3, [r7, #4]
 427 02ae DB6B     		ldr	r3, [r3, #60]
 428 02b0 1343     		orrs	r3, r3, r2
 429 02b2 C1F88830 		str	r3, [r1, #136]
 430              	.L34:
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 431              		.loc 1 388 0
 432 02b6 7B68     		ldr	r3, [r7, #4]
 433 02b8 1B68     		ldr	r3, [r3]
 434 02ba 03F00403 		and	r3, r3, #4
 435 02be 002B     		cmp	r3, #0
 436 02c0 0AD0     		beq	.L35
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 437              		.loc 1 394 0
 438 02c2 8749     		ldr	r1, .L60
 439 02c4 864B     		ldr	r3, .L60
 440 02c6 D3F88830 		ldr	r3, [r3, #136]
 441 02ca 23F03002 		bic	r2, r3, #48
 442 02ce 7B68     		ldr	r3, [r7, #4]
 443 02d0 1B6C     		ldr	r3, [r3, #64]
 444 02d2 1343     		orrs	r3, r3, r2
 445 02d4 C1F88830 		str	r3, [r1, #136]
 446              	.L35:
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 447              		.loc 1 402 0
 448 02d8 7B68     		ldr	r3, [r7, #4]
 449 02da 1B68     		ldr	r3, [r3]
 450 02dc 03F00803 		and	r3, r3, #8
ARM GAS  /tmp/ccVwptKZ.s 			page 16


 451 02e0 002B     		cmp	r3, #0
 452 02e2 0AD0     		beq	.L36
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 453              		.loc 1 408 0
 454 02e4 7E49     		ldr	r1, .L60
 455 02e6 7E4B     		ldr	r3, .L60
 456 02e8 D3F88830 		ldr	r3, [r3, #136]
 457 02ec 23F0C002 		bic	r2, r3, #192
 458 02f0 7B68     		ldr	r3, [r7, #4]
 459 02f2 5B6C     		ldr	r3, [r3, #68]
 460 02f4 1343     		orrs	r3, r3, r2
 461 02f6 C1F88830 		str	r3, [r1, #136]
 462              	.L36:
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 463              		.loc 1 416 0
 464 02fa 7B68     		ldr	r3, [r7, #4]
 465 02fc 1B68     		ldr	r3, [r3]
 466 02fe 03F01003 		and	r3, r3, #16
 467 0302 002B     		cmp	r3, #0
 468 0304 0AD0     		beq	.L37
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 469              		.loc 1 422 0
 470 0306 7649     		ldr	r1, .L60
 471 0308 754B     		ldr	r3, .L60
 472 030a D3F88830 		ldr	r3, [r3, #136]
 473 030e 23F44072 		bic	r2, r3, #768
 474 0312 7B68     		ldr	r3, [r7, #4]
 475 0314 9B6C     		ldr	r3, [r3, #72]
 476 0316 1343     		orrs	r3, r3, r2
 477 0318 C1F88830 		str	r3, [r1, #136]
 478              	.L37:
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 479              		.loc 1 428 0
 480 031c 7B68     		ldr	r3, [r7, #4]
 481 031e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccVwptKZ.s 			page 17


 482 0320 03F02003 		and	r3, r3, #32
 483 0324 002B     		cmp	r3, #0
 484 0326 0AD0     		beq	.L38
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 485              		.loc 1 434 0
 486 0328 6D49     		ldr	r1, .L60
 487 032a 6D4B     		ldr	r3, .L60
 488 032c D3F88830 		ldr	r3, [r3, #136]
 489 0330 23F44062 		bic	r2, r3, #3072
 490 0334 7B68     		ldr	r3, [r7, #4]
 491 0336 DB6C     		ldr	r3, [r3, #76]
 492 0338 1343     		orrs	r3, r3, r2
 493 033a C1F88830 		str	r3, [r1, #136]
 494              	.L38:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 495              		.loc 1 438 0
 496 033e 7B68     		ldr	r3, [r7, #4]
 497 0340 1B68     		ldr	r3, [r3]
 498 0342 03F40073 		and	r3, r3, #512
 499 0346 002B     		cmp	r3, #0
 500 0348 0AD0     		beq	.L39
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 501              		.loc 1 441 0
 502 034a 6549     		ldr	r1, .L60
 503 034c 644B     		ldr	r3, .L60
 504 034e D3F88830 		ldr	r3, [r3, #136]
 505 0352 23F44022 		bic	r2, r3, #786432
 506 0356 7B68     		ldr	r3, [r7, #4]
 507 0358 DB6D     		ldr	r3, [r3, #92]
 508 035a 1343     		orrs	r3, r3, r2
 509 035c C1F88830 		str	r3, [r1, #136]
 510              	.L39:
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 511              		.loc 1 445 0
 512 0360 7B68     		ldr	r3, [r7, #4]
 513 0362 1B68     		ldr	r3, [r3]
 514 0364 03F48063 		and	r3, r3, #1024
 515 0368 002B     		cmp	r3, #0
 516 036a 0AD0     		beq	.L40
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 517              		.loc 1 448 0
 518 036c 5C49     		ldr	r1, .L60
ARM GAS  /tmp/ccVwptKZ.s 			page 18


 519 036e 5C4B     		ldr	r3, .L60
 520 0370 D3F88830 		ldr	r3, [r3, #136]
 521 0374 23F44012 		bic	r2, r3, #3145728
 522 0378 7B68     		ldr	r3, [r7, #4]
 523 037a 1B6E     		ldr	r3, [r3, #96]
 524 037c 1343     		orrs	r3, r3, r2
 525 037e C1F88830 		str	r3, [r1, #136]
 526              	.L40:
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 527              		.loc 1 452 0
 528 0382 7B68     		ldr	r3, [r7, #4]
 529 0384 1B68     		ldr	r3, [r3]
 530 0386 03F04003 		and	r3, r3, #64
 531 038a 002B     		cmp	r3, #0
 532 038c 0AD0     		beq	.L41
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 533              		.loc 1 458 0
 534 038e 5449     		ldr	r1, .L60
 535 0390 534B     		ldr	r3, .L60
 536 0392 D3F88830 		ldr	r3, [r3, #136]
 537 0396 23F44052 		bic	r2, r3, #12288
 538 039a 7B68     		ldr	r3, [r7, #4]
 539 039c 1B6D     		ldr	r3, [r3, #80]
 540 039e 1343     		orrs	r3, r3, r2
 541 03a0 C1F88830 		str	r3, [r1, #136]
 542              	.L41:
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)  
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 543              		.loc 1 464 0
 544 03a4 7B68     		ldr	r3, [r7, #4]
 545 03a6 1B68     		ldr	r3, [r3]
 546 03a8 03F08003 		and	r3, r3, #128
 547 03ac 002B     		cmp	r3, #0
 548 03ae 0AD0     		beq	.L42
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 549              		.loc 1 470 0
 550 03b0 4B49     		ldr	r1, .L60
 551 03b2 4B4B     		ldr	r3, .L60
 552 03b4 D3F88830 		ldr	r3, [r3, #136]
 553 03b8 23F44042 		bic	r2, r3, #49152
ARM GAS  /tmp/ccVwptKZ.s 			page 19


 554 03bc 7B68     		ldr	r3, [r7, #4]
 555 03be 5B6D     		ldr	r3, [r3, #84]
 556 03c0 1343     		orrs	r3, r3, r2
 557 03c2 C1F88830 		str	r3, [r1, #136]
 558              	.L42:
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 559              		.loc 1 476 0
 560 03c6 7B68     		ldr	r3, [r7, #4]
 561 03c8 1B68     		ldr	r3, [r3]
 562 03ca 03F48073 		and	r3, r3, #256
 563 03ce 002B     		cmp	r3, #0
 564 03d0 0AD0     		beq	.L43
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 565              		.loc 1 482 0
 566 03d2 4349     		ldr	r1, .L60
 567 03d4 424B     		ldr	r3, .L60
 568 03d6 D3F88830 		ldr	r3, [r3, #136]
 569 03da 23F44032 		bic	r2, r3, #196608
 570 03de 7B68     		ldr	r3, [r7, #4]
 571 03e0 9B6D     		ldr	r3, [r3, #88]
 572 03e2 1343     		orrs	r3, r3, r2
 573 03e4 C1F88830 		str	r3, [r1, #136]
 574              	.L43:
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 575              		.loc 1 488 0
 576 03e8 7B68     		ldr	r3, [r7, #4]
 577 03ea 1B68     		ldr	r3, [r3]
 578 03ec 03F40053 		and	r3, r3, #8192
 579 03f0 002B     		cmp	r3, #0
 580 03f2 28D0     		beq	.L44
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 581              		.loc 1 491 0
 582 03f4 3A49     		ldr	r1, .L60
 583 03f6 3A4B     		ldr	r3, .L60
 584 03f8 D3F88830 		ldr	r3, [r3, #136]
 585 03fc 23F04062 		bic	r2, r3, #201326592
 586 0400 7B68     		ldr	r3, [r7, #4]
 587 0402 DB6E     		ldr	r3, [r3, #108]
 588 0404 1343     		orrs	r3, r3, r2
 589 0406 C1F88830 		str	r3, [r1, #136]
ARM GAS  /tmp/ccVwptKZ.s 			page 20


 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 590              		.loc 1 493 0
 591 040a 7B68     		ldr	r3, [r7, #4]
 592 040c DB6E     		ldr	r3, [r3, #108]
 593 040e B3F1006F 		cmp	r3, #134217728
 594 0412 06D1     		bne	.L45
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 595              		.loc 1 496 0
 596 0414 324A     		ldr	r2, .L60
 597 0416 324B     		ldr	r3, .L60
 598 0418 DB68     		ldr	r3, [r3, #12]
 599 041a 43F48013 		orr	r3, r3, #1048576
 600 041e D360     		str	r3, [r2, #12]
 601 0420 11E0     		b	.L44
 602              	.L45:
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 603              		.loc 1 498 0
 604 0422 7B68     		ldr	r3, [r7, #4]
 605 0424 DB6E     		ldr	r3, [r3, #108]
 606 0426 B3F1806F 		cmp	r3, #67108864
 607 042a 0CD1     		bne	.L44
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 608              		.loc 1 501 0
 609 042c 7B68     		ldr	r3, [r7, #4]
 610 042e 0433     		adds	r3, r3, #4
 611 0430 0121     		movs	r1, #1
 612 0432 1846     		mov	r0, r3
 613 0434 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 614 0438 0346     		mov	r3, r0
 615 043a FB74     		strb	r3, [r7, #19]
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 616              		.loc 1 503 0
 617 043c FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 618 043e 002B     		cmp	r3, #0
 619 0440 01D0     		beq	.L44
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 620              		.loc 1 506 0
 621 0442 FB7C     		ldrb	r3, [r7, #19]
 622 0444 BB74     		strb	r3, [r7, #18]
 623              	.L44:
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccVwptKZ.s 			page 21


 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 624              		.loc 1 516 0
 625 0446 7B68     		ldr	r3, [r7, #4]
 626 0448 1B68     		ldr	r3, [r3]
 627 044a 03F40023 		and	r3, r3, #524288
 628 044e 002B     		cmp	r3, #0
 629 0450 28D0     		beq	.L46
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 630              		.loc 1 519 0
 631 0452 2349     		ldr	r1, .L60
 632 0454 224B     		ldr	r3, .L60
 633 0456 D3F88830 		ldr	r3, [r3, #136]
 634 045a 23F04062 		bic	r2, r3, #201326592
 635 045e 7B68     		ldr	r3, [r7, #4]
 636 0460 1B6F     		ldr	r3, [r3, #112]
 637 0462 1343     		orrs	r3, r3, r2
 638 0464 C1F88830 		str	r3, [r1, #136]
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 639              		.loc 1 521 0
 640 0468 7B68     		ldr	r3, [r7, #4]
 641 046a 1B6F     		ldr	r3, [r3, #112]
 642 046c B3F1006F 		cmp	r3, #134217728
 643 0470 06D1     		bne	.L47
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 644              		.loc 1 524 0
 645 0472 1B4A     		ldr	r2, .L60
 646 0474 1A4B     		ldr	r3, .L60
 647 0476 DB68     		ldr	r3, [r3, #12]
 648 0478 43F48013 		orr	r3, r3, #1048576
 649 047c D360     		str	r3, [r2, #12]
 650 047e 11E0     		b	.L46
 651              	.L47:
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 652              		.loc 1 526 0
 653 0480 7B68     		ldr	r3, [r7, #4]
 654 0482 1B6F     		ldr	r3, [r3, #112]
 655 0484 B3F1806F 		cmp	r3, #67108864
 656 0488 0CD1     		bne	.L46
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 657              		.loc 1 529 0
 658 048a 7B68     		ldr	r3, [r7, #4]
 659 048c 0433     		adds	r3, r3, #4
 660 048e 0121     		movs	r1, #1
 661 0490 1846     		mov	r0, r3
 662 0492 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 663 0496 0346     		mov	r3, r0
 664 0498 FB74     		strb	r3, [r7, #19]
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
ARM GAS  /tmp/ccVwptKZ.s 			page 22


 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 665              		.loc 1 531 0
 666 049a FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 667 049c 002B     		cmp	r3, #0
 668 049e 01D0     		beq	.L46
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 669              		.loc 1 534 0
 670 04a0 FB7C     		ldrb	r3, [r7, #19]
 671 04a2 BB74     		strb	r3, [r7, #18]
 672              	.L46:
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 673              		.loc 1 542 0
 674 04a4 7B68     		ldr	r3, [r7, #4]
 675 04a6 1B68     		ldr	r3, [r3]
 676 04a8 03F48023 		and	r3, r3, #262144
 677 04ac 002B     		cmp	r3, #0
 678 04ae 2BD0     		beq	.L48
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 679              		.loc 1 545 0
 680 04b0 0B49     		ldr	r1, .L60
 681 04b2 0B4B     		ldr	r3, .L60
 682 04b4 D3F88830 		ldr	r3, [r3, #136]
 683 04b8 23F04062 		bic	r2, r3, #201326592
 684 04bc 7B68     		ldr	r3, [r7, #4]
 685 04be 5B6F     		ldr	r3, [r3, #116]
 686 04c0 1343     		orrs	r3, r3, r2
 687 04c2 C1F88830 		str	r3, [r1, #136]
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 688              		.loc 1 547 0
 689 04c6 7B68     		ldr	r3, [r7, #4]
 690 04c8 5B6F     		ldr	r3, [r3, #116]
 691 04ca B3F1006F 		cmp	r3, #134217728
 692 04ce 09D1     		bne	.L49
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 693              		.loc 1 550 0
 694 04d0 034A     		ldr	r2, .L60
 695 04d2 034B     		ldr	r3, .L60
 696 04d4 DB68     		ldr	r3, [r3, #12]
 697 04d6 43F48013 		orr	r3, r3, #1048576
 698 04da D360     		str	r3, [r2, #12]
 699 04dc 14E0     		b	.L48
 700              	.L61:
 701 04de 00BF     		.align	2
ARM GAS  /tmp/ccVwptKZ.s 			page 23


 702              	.L60:
 703 04e0 00100240 		.word	1073876992
 704              	.L49:
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 705              		.loc 1 552 0
 706 04e4 7B68     		ldr	r3, [r7, #4]
 707 04e6 5B6F     		ldr	r3, [r3, #116]
 708 04e8 B3F1806F 		cmp	r3, #67108864
 709 04ec 0CD1     		bne	.L48
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 710              		.loc 1 555 0
 711 04ee 7B68     		ldr	r3, [r7, #4]
 712 04f0 0433     		adds	r3, r3, #4
 713 04f2 0121     		movs	r1, #1
 714 04f4 1846     		mov	r0, r3
 715 04f6 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 716 04fa 0346     		mov	r3, r0
 717 04fc FB74     		strb	r3, [r7, #19]
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 718              		.loc 1 557 0
 719 04fe FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 720 0500 002B     		cmp	r3, #0
 721 0502 01D0     		beq	.L48
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 722              		.loc 1 560 0
 723 0504 FB7C     		ldrb	r3, [r7, #19]
 724 0506 BB74     		strb	r3, [r7, #18]
 725              	.L48:
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 726              		.loc 1 566 0
 727 0508 7B68     		ldr	r3, [r7, #4]
 728 050a 1B68     		ldr	r3, [r3]
 729 050c 03F48043 		and	r3, r3, #16384
 730 0510 002B     		cmp	r3, #0
 731 0512 2FD0     		beq	.L50
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 732              		.loc 1 572 0
 733 0514 2B49     		ldr	r1, .L62
 734 0516 2B4B     		ldr	r3, .L62
 735 0518 D3F88830 		ldr	r3, [r3, #136]
 736 051c 23F04052 		bic	r2, r3, #805306368
ARM GAS  /tmp/ccVwptKZ.s 			page 24


 737 0520 7B68     		ldr	r3, [r7, #4]
 738 0522 9B6F     		ldr	r3, [r3, #120]
 739 0524 1343     		orrs	r3, r3, r2
 740 0526 C1F88830 		str	r3, [r1, #136]
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 741              		.loc 1 574 0
 742 052a 7B68     		ldr	r3, [r7, #4]
 743 052c 9B6F     		ldr	r3, [r3, #120]
 744 052e B3F1805F 		cmp	r3, #268435456
 745 0532 0DD1     		bne	.L51
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) 
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 746              		.loc 1 577 0
 747 0534 7B68     		ldr	r3, [r7, #4]
 748 0536 0433     		adds	r3, r3, #4
 749 0538 0221     		movs	r1, #2
 750 053a 1846     		mov	r0, r3
 751 053c FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 752 0540 0346     		mov	r3, r0
 753 0542 FB74     		strb	r3, [r7, #19]
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 754              		.loc 1 579 0
 755 0544 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 756 0546 002B     		cmp	r3, #0
 757 0548 14D0     		beq	.L50
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 758              		.loc 1 582 0
 759 054a FB7C     		ldrb	r3, [r7, #19]
 760 054c BB74     		strb	r3, [r7, #18]
 761 054e 11E0     		b	.L50
 762              	.L51:
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 763              		.loc 1 588 0
 764 0550 7B68     		ldr	r3, [r7, #4]
 765 0552 9B6F     		ldr	r3, [r3, #120]
 766 0554 B3F1005F 		cmp	r3, #536870912
 767 0558 0CD1     		bne	.L50
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 768              		.loc 1 591 0
 769 055a 7B68     		ldr	r3, [r7, #4]
 770 055c 2033     		adds	r3, r3, #32
 771 055e 0221     		movs	r1, #2
 772 0560 1846     		mov	r0, r3
 773 0562 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 774 0566 0346     		mov	r3, r0
ARM GAS  /tmp/ccVwptKZ.s 			page 25


 775 0568 FB74     		strb	r3, [r7, #19]
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 776              		.loc 1 593 0
 777 056a FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 778 056c 002B     		cmp	r3, #0
 779 056e 01D0     		beq	.L50
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 780              		.loc 1 596 0
 781 0570 FB7C     		ldrb	r3, [r7, #19]
 782 0572 BB74     		strb	r3, [r7, #18]
 783              	.L50:
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 784              		.loc 1 607 0
 785 0574 7B68     		ldr	r3, [r7, #4]
 786 0576 1B68     		ldr	r3, [r3]
 787 0578 03F40043 		and	r3, r3, #32768
 788 057c 002B     		cmp	r3, #0
 789 057e 0AD0     		beq	.L53
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 790              		.loc 1 613 0
 791 0580 1049     		ldr	r1, .L62
 792 0582 104B     		ldr	r3, .L62
 793 0584 D3F88830 		ldr	r3, [r3, #136]
 794 0588 23F08042 		bic	r2, r3, #1073741824
 795 058c 7B68     		ldr	r3, [r7, #4]
 796 058e DB6F     		ldr	r3, [r3, #124]
 797 0590 1343     		orrs	r3, r3, r2
 798 0592 C1F88830 		str	r3, [r1, #136]
 799              	.L53:
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 clock source configuration -------------------*/
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800              		.loc 1 621 0
 801 0596 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccVwptKZ.s 			page 26


 802 0598 1B68     		ldr	r3, [r3]
 803 059a 03F48033 		and	r3, r3, #65536
 804 059e 002B     		cmp	r3, #0
 805 05a0 0BD0     		beq	.L54
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 806              		.loc 1 627 0
 807 05a2 0849     		ldr	r1, .L62
 808 05a4 074B     		ldr	r3, .L62
 809 05a6 D3F88830 		ldr	r3, [r3, #136]
 810 05aa 23F00042 		bic	r2, r3, #-2147483648
 811 05ae 7B68     		ldr	r3, [r7, #4]
 812 05b0 D3F88030 		ldr	r3, [r3, #128]
 813 05b4 1343     		orrs	r3, r3, r2
 814 05b6 C1F88830 		str	r3, [r1, #136]
 815              	.L54:
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 816              		.loc 1 632 0
 817 05ba BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 818              		.loc 1 633 0
 819 05bc 1846     		mov	r0, r3
 820 05be 1837     		adds	r7, r7, #24
 821              	.LCFI3:
 822              		.cfi_def_cfa_offset 8
 823 05c0 BD46     		mov	sp, r7
 824              	.LCFI4:
 825              		.cfi_def_cfa_register 13
 826              		@ sp needed
 827 05c2 80BD     		pop	{r7, pc}
 828              	.L63:
 829              		.align	2
 830              	.L62:
 831 05c4 00100240 		.word	1073876992
 832              		.cfi_endproc
 833              	.LFE126:
 835              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 836              		.align	1
 837              		.global	HAL_RCCEx_GetPeriphCLKConfig
 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 841              		.fpu fpv4-sp-d16
 843              	HAL_RCCEx_GetPeriphCLKConfig:
 844              	.LFB127:
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
ARM GAS  /tmp/ccVwptKZ.s 			page 27


 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, LPUART,
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 845              		.loc 1 644 0
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 80
 848              		@ frame_needed = 1, uses_anonymous_args = 0
 849              		@ link register save eliminated.
 850 0000 80B4     		push	{r7}
 851              	.LCFI5:
 852              		.cfi_def_cfa_offset 4
 853              		.cfi_offset 7, -4
 854 0002 95B0     		sub	sp, sp, #84
 855              	.LCFI6:
 856              		.cfi_def_cfa_offset 88
 857 0004 00AF     		add	r7, sp, #0
 858              	.LCFI7:
 859              		.cfi_def_cfa_register 7
 860 0006 7860     		str	r0, [r7, #4]
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L431xx)
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L432xx) || defined(STM32L442xx)
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 |             
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   |             
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L433xx) || defined(STM32L443xx)
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L471xx)
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
ARM GAS  /tmp/ccVwptKZ.s 			page 28


 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 861              		.loc 1 680 0
 862 0008 7B68     		ldr	r3, [r7, #4]
 863 000a A34A     		ldr	r2, .L74
 864 000c 1A60     		str	r2, [r3]
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L431xx */
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Source = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> POSITION
 865              		.loc 1 690 0
 866 000e A34B     		ldr	r3, .L74+4
 867 0010 DB68     		ldr	r3, [r3, #12]
 868 0012 03F00302 		and	r2, r3, #3
 869 0016 0323     		movs	r3, #3
 870 0018 FB60     		str	r3, [r7, #12]
 871              	.LBB88:
 872              	.LBB89:
 873              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
ARM GAS  /tmp/ccVwptKZ.s 			page 29


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccVwptKZ.s 			page 30


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
ARM GAS  /tmp/ccVwptKZ.s 			page 31


 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
ARM GAS  /tmp/ccVwptKZ.s 			page 32


 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  /tmp/ccVwptKZ.s 			page 33


 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccVwptKZ.s 			page 34


 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccVwptKZ.s 			page 35


 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccVwptKZ.s 			page 36


 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccVwptKZ.s 			page 37


 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 874              		.loc 2 531 0
 875 001a FB68     		ldr	r3, [r7, #12]
 876              		.syntax unified
 877              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 878 001c 93FAA3F3 		rbit r3, r3
 879              	@ 0 "" 2
 880              		.thumb
 881              		.syntax unified
 882 0020 BB60     		str	r3, [r7, #8]
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
ARM GAS  /tmp/ccVwptKZ.s 			page 38


 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 883              		.loc 2 544 0
 884 0022 BB68     		ldr	r3, [r7, #8]
 885              	.LBE89:
 886              	.LBE88:
 887              		.loc 1 690 0
 888 0024 B3FA83F3 		clz	r3, r3
 889 0028 DA40     		lsrs	r2, r2, r3
 890 002a 7B68     		ldr	r3, [r7, #4]
 891 002c 5A60     		str	r2, [r3, #4]
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RC
 892              		.loc 1 691 0
 893 002e 9B4B     		ldr	r3, .L74+4
 894 0030 DB68     		ldr	r3, [r3, #12]
 895 0032 03F07002 		and	r2, r3, #112
 896 0036 7023     		movs	r3, #112
 897 0038 7B61     		str	r3, [r7, #20]
 898              	.LBB90:
 899              	.LBB91:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 900              		.loc 2 531 0
 901 003a 7B69     		ldr	r3, [r7, #20]
 902              		.syntax unified
 903              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 904 003c 93FAA3F3 		rbit r3, r3
 905              	@ 0 "" 2
 906              		.thumb
 907              		.syntax unified
 908 0040 3B61     		str	r3, [r7, #16]
 909              		.loc 2 544 0
 910 0042 3B69     		ldr	r3, [r7, #16]
 911              	.LBE91:
 912              	.LBE90:
 913              		.loc 1 691 0
 914 0044 B3FA83F3 		clz	r3, r3
 915 0048 22FA03F3 		lsr	r3, r2, r3
 916 004c 5A1C     		adds	r2, r3, #1
 917 004e 7B68     		ldr	r3, [r7, #4]
 918 0050 9A60     		str	r2, [r3, #8]
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = (uint32_t)((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1N) >> POS
 919              		.loc 1 692 0
 920 0052 924B     		ldr	r3, .L74+4
 921 0054 1B69     		ldr	r3, [r3, #16]
 922 0056 03F4FE42 		and	r2, r3, #32512
 923 005a 4FF4FE43 		mov	r3, #32512
 924 005e FB61     		str	r3, [r7, #28]
 925              	.LBB92:
 926              	.LBB93:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 927              		.loc 2 531 0
ARM GAS  /tmp/ccVwptKZ.s 			page 39


 928 0060 FB69     		ldr	r3, [r7, #28]
 929              		.syntax unified
 930              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 931 0062 93FAA3F3 		rbit r3, r3
 932              	@ 0 "" 2
 933              		.thumb
 934              		.syntax unified
 935 0066 BB61     		str	r3, [r7, #24]
 936              		.loc 2 544 0
 937 0068 BB69     		ldr	r3, [r7, #24]
 938              	.LBE93:
 939              	.LBE92:
 940              		.loc 1 692 0
 941 006a B3FA83F3 		clz	r3, r3
 942 006e DA40     		lsrs	r2, r2, r3
 943 0070 7B68     		ldr	r3, [r7, #4]
 944 0072 DA60     		str	r2, [r3, #12]
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = (uint32_t)(((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1P) >> PO
 945              		.loc 1 693 0
 946 0074 894B     		ldr	r3, .L74+4
 947 0076 1B69     		ldr	r3, [r3, #16]
 948 0078 03F40032 		and	r2, r3, #131072
 949 007c 4FF40033 		mov	r3, #131072
 950 0080 7B62     		str	r3, [r7, #36]
 951              	.LBB94:
 952              	.LBB95:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 953              		.loc 2 531 0
 954 0082 7B6A     		ldr	r3, [r7, #36]
 955              		.syntax unified
 956              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 957 0084 93FAA3F3 		rbit r3, r3
 958              	@ 0 "" 2
 959              		.thumb
 960              		.syntax unified
 961 0088 3B62     		str	r3, [r7, #32]
 962              		.loc 2 544 0
 963 008a 3B6A     		ldr	r3, [r7, #32]
 964              	.LBE95:
 965              	.LBE94:
 966              		.loc 1 693 0
 967 008c B3FA83F3 		clz	r3, r3
 968 0090 22FA03F3 		lsr	r3, r2, r3
 969 0094 1B01     		lsls	r3, r3, #4
 970 0096 DA1D     		adds	r2, r3, #7
 971 0098 7B68     		ldr	r3, [r7, #4]
 972 009a 1A61     		str	r2, [r3, #16]
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = (uint32_t)(((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1Q) >> PO
 973              		.loc 1 694 0
 974 009c 7F4B     		ldr	r3, .L74+4
 975 009e 1B69     		ldr	r3, [r3, #16]
 976 00a0 03F4C002 		and	r2, r3, #6291456
 977 00a4 4FF4C003 		mov	r3, #6291456
 978 00a8 FB62     		str	r3, [r7, #44]
 979              	.LBB96:
 980              	.LBB97:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccVwptKZ.s 			page 40


 981              		.loc 2 531 0
 982 00aa FB6A     		ldr	r3, [r7, #44]
 983              		.syntax unified
 984              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 985 00ac 93FAA3F3 		rbit r3, r3
 986              	@ 0 "" 2
 987              		.thumb
 988              		.syntax unified
 989 00b0 BB62     		str	r3, [r7, #40]
 990              		.loc 2 544 0
 991 00b2 BB6A     		ldr	r3, [r7, #40]
 992              	.LBE97:
 993              	.LBE96:
 994              		.loc 1 694 0
 995 00b4 B3FA83F3 		clz	r3, r3
 996 00b8 22FA03F3 		lsr	r3, r2, r3
 997 00bc 0133     		adds	r3, r3, #1
 998 00be 5A00     		lsls	r2, r3, #1
 999 00c0 7B68     		ldr	r3, [r7, #4]
 1000 00c2 5A61     		str	r2, [r3, #20]
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = (uint32_t)(((RCC->PLLSAI1CFGR & RCC_PLLSAI1CFGR_PLLSAI1R) >> PO
 1001              		.loc 1 695 0
 1002 00c4 754B     		ldr	r3, .L74+4
 1003 00c6 1B69     		ldr	r3, [r3, #16]
 1004 00c8 03F0C062 		and	r2, r3, #100663296
 1005 00cc 4FF0C063 		mov	r3, #100663296
 1006 00d0 7B63     		str	r3, [r7, #52]
 1007              	.LBB98:
 1008              	.LBB99:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1009              		.loc 2 531 0
 1010 00d2 7B6B     		ldr	r3, [r7, #52]
 1011              		.syntax unified
 1012              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1013 00d4 93FAA3F3 		rbit r3, r3
 1014              	@ 0 "" 2
 1015              		.thumb
 1016              		.syntax unified
 1017 00d8 3B63     		str	r3, [r7, #48]
 1018              		.loc 2 544 0
 1019 00da 3B6B     		ldr	r3, [r7, #48]
 1020              	.LBE99:
 1021              	.LBE98:
 1022              		.loc 1 695 0
 1023 00dc B3FA83F3 		clz	r3, r3
 1024 00e0 22FA03F3 		lsr	r3, r2, r3
 1025 00e4 0133     		adds	r3, r3, #1
 1026 00e6 5A00     		lsls	r2, r3, #1
 1027 00e8 7B68     		ldr	r3, [r7, #4]
 1028 00ea 9A61     		str	r2, [r3, #24]
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 1029              		.loc 1 701 0
ARM GAS  /tmp/ccVwptKZ.s 			page 41


 1030 00ec 7B68     		ldr	r3, [r7, #4]
 1031 00ee 5A68     		ldr	r2, [r3, #4]
 1032 00f0 7B68     		ldr	r3, [r7, #4]
 1033 00f2 1A62     		str	r2, [r3, #32]
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 1034              		.loc 1 702 0
 1035 00f4 7B68     		ldr	r3, [r7, #4]
 1036 00f6 9A68     		ldr	r2, [r3, #8]
 1037 00f8 7B68     		ldr	r3, [r7, #4]
 1038 00fa 5A62     		str	r2, [r3, #36]
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = (uint32_t)((RCC->PLLSAI2CFGR & RCC_PLLSAI2CFGR_PLLSAI2N) >> POS
 1039              		.loc 1 703 0
 1040 00fc 674B     		ldr	r3, .L74+4
 1041 00fe 5B69     		ldr	r3, [r3, #20]
 1042 0100 03F4FE42 		and	r2, r3, #32512
 1043 0104 4FF4FE43 		mov	r3, #32512
 1044 0108 FB63     		str	r3, [r7, #60]
 1045              	.LBB100:
 1046              	.LBB101:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1047              		.loc 2 531 0
 1048 010a FB6B     		ldr	r3, [r7, #60]
 1049              		.syntax unified
 1050              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1051 010c 93FAA3F3 		rbit r3, r3
 1052              	@ 0 "" 2
 1053              		.thumb
 1054              		.syntax unified
 1055 0110 BB63     		str	r3, [r7, #56]
 1056              		.loc 2 544 0
 1057 0112 BB6B     		ldr	r3, [r7, #56]
 1058              	.LBE101:
 1059              	.LBE100:
 1060              		.loc 1 703 0
 1061 0114 B3FA83F3 		clz	r3, r3
 1062 0118 DA40     		lsrs	r2, r2, r3
 1063 011a 7B68     		ldr	r3, [r7, #4]
 1064 011c 9A62     		str	r2, [r3, #40]
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = (uint32_t)(((RCC->PLLSAI2CFGR & RCC_PLLSAI2CFGR_PLLSAI2P) >> PO
 1065              		.loc 1 704 0
 1066 011e 5F4B     		ldr	r3, .L74+4
 1067 0120 5B69     		ldr	r3, [r3, #20]
 1068 0122 03F40032 		and	r2, r3, #131072
 1069 0126 4FF40033 		mov	r3, #131072
 1070 012a 7B64     		str	r3, [r7, #68]
 1071              	.LBB102:
 1072              	.LBB103:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1073              		.loc 2 531 0
 1074 012c 7B6C     		ldr	r3, [r7, #68]
 1075              		.syntax unified
 1076              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1077 012e 93FAA3F3 		rbit r3, r3
 1078              	@ 0 "" 2
 1079              		.thumb
 1080              		.syntax unified
 1081 0132 3B64     		str	r3, [r7, #64]
ARM GAS  /tmp/ccVwptKZ.s 			page 42


 1082              		.loc 2 544 0
 1083 0134 3B6C     		ldr	r3, [r7, #64]
 1084              	.LBE103:
 1085              	.LBE102:
 1086              		.loc 1 704 0
 1087 0136 B3FA83F3 		clz	r3, r3
 1088 013a 22FA03F3 		lsr	r3, r2, r3
 1089 013e 1B01     		lsls	r3, r3, #4
 1090 0140 DA1D     		adds	r2, r3, #7
 1091 0142 7B68     		ldr	r3, [r7, #4]
 1092 0144 DA62     		str	r2, [r3, #44]
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = (uint32_t)(((RCC->PLLSAI2CFGR & RCC_PLLSAI2CFGR_PLLSAI2R)>> POS
 1093              		.loc 1 705 0
 1094 0146 554B     		ldr	r3, .L74+4
 1095 0148 5B69     		ldr	r3, [r3, #20]
 1096 014a 03F0C062 		and	r2, r3, #100663296
 1097 014e 4FF0C063 		mov	r3, #100663296
 1098 0152 FB64     		str	r3, [r7, #76]
 1099              	.LBB104:
 1100              	.LBB105:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1101              		.loc 2 531 0
 1102 0154 FB6C     		ldr	r3, [r7, #76]
 1103              		.syntax unified
 1104              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1105 0156 93FAA3F3 		rbit r3, r3
 1106              	@ 0 "" 2
 1107              		.thumb
 1108              		.syntax unified
 1109 015a BB64     		str	r3, [r7, #72]
 1110              		.loc 2 544 0
 1111 015c BB6C     		ldr	r3, [r7, #72]
 1112              	.LBE105:
 1113              	.LBE104:
 1114              		.loc 1 705 0
 1115 015e B3FA83F3 		clz	r3, r3
 1116 0162 22FA03F3 		lsr	r3, r2, r3
 1117 0166 0133     		adds	r3, r3, #1
 1118 0168 5A00     		lsls	r2, r3, #1
 1119 016a 7B68     		ldr	r3, [r7, #4]
 1120 016c 1A63     		str	r2, [r3, #48]
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 1121              		.loc 1 710 0
 1122 016e 4B4B     		ldr	r3, .L74+4
 1123 0170 D3F88830 		ldr	r3, [r3, #136]
 1124 0174 03F00302 		and	r2, r3, #3
 1125 0178 7B68     		ldr	r3, [r7, #4]
 1126 017a 9A63     		str	r2, [r3, #56]
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 1127              		.loc 1 712 0
 1128 017c 474B     		ldr	r3, .L74+4
 1129 017e D3F88830 		ldr	r3, [r3, #136]
ARM GAS  /tmp/ccVwptKZ.s 			page 43


 1130 0182 03F00C02 		and	r2, r3, #12
 1131 0186 7B68     		ldr	r3, [r7, #4]
 1132 0188 DA63     		str	r2, [r3, #60]
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 1133              		.loc 1 716 0
 1134 018a 444B     		ldr	r3, .L74+4
 1135 018c D3F88830 		ldr	r3, [r3, #136]
 1136 0190 03F03002 		and	r2, r3, #48
 1137 0194 7B68     		ldr	r3, [r7, #4]
 1138 0196 1A64     		str	r2, [r3, #64]
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 1139              		.loc 1 721 0
 1140 0198 404B     		ldr	r3, .L74+4
 1141 019a D3F88830 		ldr	r3, [r3, #136]
 1142 019e 03F0C002 		and	r2, r3, #192
 1143 01a2 7B68     		ldr	r3, [r7, #4]
 1144 01a4 5A64     		str	r2, [r3, #68]
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 1145              		.loc 1 726 0
 1146 01a6 3D4B     		ldr	r3, .L74+4
 1147 01a8 D3F88830 		ldr	r3, [r3, #136]
 1148 01ac 03F44072 		and	r2, r3, #768
 1149 01b0 7B68     		ldr	r3, [r7, #4]
 1150 01b2 9A64     		str	r2, [r3, #72]
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 1151              		.loc 1 730 0
 1152 01b4 394B     		ldr	r3, .L74+4
 1153 01b6 D3F88830 		ldr	r3, [r3, #136]
 1154 01ba 03F44062 		and	r2, r3, #3072
 1155 01be 7B68     		ldr	r3, [r7, #4]
 1156 01c0 DA64     		str	r2, [r3, #76]
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 1157              		.loc 1 733 0
 1158 01c2 364B     		ldr	r3, .L74+4
 1159 01c4 D3F88830 		ldr	r3, [r3, #136]
 1160 01c8 03F44052 		and	r2, r3, #12288
 1161 01cc 7B68     		ldr	r3, [r7, #4]
 1162 01ce 1A65     		str	r2, [r3, #80]
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
ARM GAS  /tmp/ccVwptKZ.s 			page 44


 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 1163              		.loc 1 737 0
 1164 01d0 324B     		ldr	r3, .L74+4
 1165 01d2 D3F88830 		ldr	r3, [r3, #136]
 1166 01d6 03F44042 		and	r2, r3, #49152
 1167 01da 7B68     		ldr	r3, [r7, #4]
 1168 01dc 5A65     		str	r2, [r3, #84]
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 1169              		.loc 1 741 0
 1170 01de 2F4B     		ldr	r3, .L74+4
 1171 01e0 D3F88830 		ldr	r3, [r3, #136]
 1172 01e4 03F44032 		and	r2, r3, #196608
 1173 01e8 7B68     		ldr	r3, [r7, #4]
 1174 01ea 9A65     		str	r2, [r3, #88]
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 1175              		.loc 1 744 0
 1176 01ec 2B4B     		ldr	r3, .L74+4
 1177 01ee D3F88830 		ldr	r3, [r3, #136]
 1178 01f2 03F44022 		and	r2, r3, #786432
 1179 01f6 7B68     		ldr	r3, [r7, #4]
 1180 01f8 DA65     		str	r2, [r3, #92]
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 1181              		.loc 1 747 0
 1182 01fa 284B     		ldr	r3, .L74+4
 1183 01fc D3F88830 		ldr	r3, [r3, #136]
 1184 0200 03F44012 		and	r2, r3, #3145728
 1185 0204 7B68     		ldr	r3, [r7, #4]
 1186 0206 1A66     		str	r2, [r3, #96]
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 1187              		.loc 1 750 0
 1188 0208 244B     		ldr	r3, .L74+4
 1189 020a D3F88830 		ldr	r3, [r3, #136]
 1190 020e 03F44002 		and	r2, r3, #12582912
 1191 0212 7B68     		ldr	r3, [r7, #4]
 1192 0214 5A66     		str	r2, [r3, #100]
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 1193              		.loc 1 754 0
 1194 0216 214B     		ldr	r3, .L74+4
 1195 0218 D3F88830 		ldr	r3, [r3, #136]
 1196 021c 03F04072 		and	r2, r3, #50331648
 1197 0220 7B68     		ldr	r3, [r7, #4]
 1198 0222 9A66     		str	r2, [r3, #104]
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
ARM GAS  /tmp/ccVwptKZ.s 			page 45


 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 1199              		.loc 1 758 0
 1200 0224 1D4B     		ldr	r3, .L74+4
 1201 0226 D3F89030 		ldr	r3, [r3, #144]
 1202 022a 03F44072 		and	r2, r3, #768
 1203 022e 7B68     		ldr	r3, [r7, #4]
 1204 0230 C3F88420 		str	r2, [r3, #132]
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 1205              		.loc 1 762 0
 1206 0234 194B     		ldr	r3, .L74+4
 1207 0236 D3F88830 		ldr	r3, [r3, #136]
 1208 023a 03F04062 		and	r2, r3, #201326592
 1209 023e 7B68     		ldr	r3, [r7, #4]
 1210 0240 DA66     		str	r2, [r3, #108]
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 1211              		.loc 1 767 0
 1212 0242 164B     		ldr	r3, .L74+4
 1213 0244 D3F88830 		ldr	r3, [r3, #136]
 1214 0248 03F04062 		and	r2, r3, #201326592
 1215 024c 7B68     		ldr	r3, [r7, #4]
 1216 024e 1A67     		str	r2, [r3, #112]
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 1217              		.loc 1 771 0
 1218 0250 124B     		ldr	r3, .L74+4
 1219 0252 D3F88830 		ldr	r3, [r3, #136]
 1220 0256 03F04062 		and	r2, r3, #201326592
 1221 025a 7B68     		ldr	r3, [r7, #4]
 1222 025c 5A67     		str	r2, [r3, #116]
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 1223              		.loc 1 774 0
 1224 025e 0F4B     		ldr	r3, .L74+4
 1225 0260 D3F88830 		ldr	r3, [r3, #136]
 1226 0264 03F04052 		and	r2, r3, #805306368
 1227 0268 7B68     		ldr	r3, [r7, #4]
 1228 026a 9A67     		str	r2, [r3, #120]
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 1229              		.loc 1 778 0
 1230 026c 0B4B     		ldr	r3, .L74+4
 1231 026e D3F88830 		ldr	r3, [r3, #136]
 1232 0272 03F08042 		and	r2, r3, #1073741824
 1233 0276 7B68     		ldr	r3, [r7, #4]
 1234 0278 DA67     		str	r2, [r3, #124]
ARM GAS  /tmp/ccVwptKZ.s 			page 46


 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 1235              		.loc 1 783 0
 1236 027a 084B     		ldr	r3, .L74+4
 1237 027c D3F88830 		ldr	r3, [r3, #136]
 1238 0280 03F00042 		and	r2, r3, #-2147483648
 1239 0284 7B68     		ldr	r3, [r7, #4]
 1240 0286 C3F88020 		str	r2, [r3, #128]
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 1241              		.loc 1 785 0
 1242 028a 00BF     		nop
 1243 028c 5437     		adds	r7, r7, #84
 1244              	.LCFI8:
 1245              		.cfi_def_cfa_offset 4
 1246 028e BD46     		mov	sp, r7
 1247              	.LCFI9:
 1248              		.cfi_def_cfa_register 13
 1249              		@ sp needed
 1250 0290 5DF8047B 		ldr	r7, [sp], #4
 1251              	.LCFI10:
 1252              		.cfi_restore 7
 1253              		.cfi_def_cfa_offset 0
 1254 0294 7047     		bx	lr
 1255              	.L75:
 1256 0296 00BF     		.align	2
 1257              	.L74:
 1258 0298 FFFF0F00 		.word	1048575
 1259 029c 00100240 		.word	1073876992
 1260              		.cfi_endproc
 1261              	.LFE127:
 1263              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1264              		.align	1
 1265              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1266              		.syntax unified
 1267              		.thumb
 1268              		.thumb_func
 1269              		.fpu fpv4-sp-d16
 1271              	HAL_RCCEx_GetPeriphCLKFreq:
 1272              	.LFB128:
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs 
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
ARM GAS  /tmp/ccVwptKZ.s 			page 47


 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 1273              		.loc 1 821 0
 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 128
 1276              		@ frame_needed = 1, uses_anonymous_args = 0
 1277 0000 80B5     		push	{r7, lr}
 1278              	.LCFI11:
 1279              		.cfi_def_cfa_offset 8
 1280              		.cfi_offset 7, -8
 1281              		.cfi_offset 14, -4
 1282 0002 A0B0     		sub	sp, sp, #128
 1283              	.LCFI12:
 1284              		.cfi_def_cfa_offset 136
 1285 0004 00AF     		add	r7, sp, #0
 1286              	.LCFI13:
 1287              		.cfi_def_cfa_register 7
 1288 0006 7860     		str	r0, [r7, #4]
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 1289              		.loc 1 822 0
 1290 0008 0023     		movs	r3, #0
 1291 000a FB67     		str	r3, [r7, #124]
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 1292              		.loc 1 823 0
 1293 000c 0023     		movs	r3, #0
 1294 000e BB67     		str	r3, [r7, #120]
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 1295              		.loc 1 824 0
 1296 0010 0023     		movs	r3, #0
 1297 0012 7B67     		str	r3, [r7, #116]
 1298 0014 0023     		movs	r3, #0
 1299 0016 FB66     		str	r3, [r7, #108]
 1300 0018 0023     		movs	r3, #0
 1301 001a 3B67     		str	r3, [r7, #112]
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
ARM GAS  /tmp/ccVwptKZ.s 			page 48


 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
 1302              		.loc 1 829 0
 1303 001c 7B68     		ldr	r3, [r7, #4]
 1304 001e B3F5003F 		cmp	r3, #131072
 1305 0022 38D1     		bne	.L77
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 1306              		.loc 1 832 0
 1307 0024 AE4B     		ldr	r3, .L227
 1308 0026 D3F89030 		ldr	r3, [r3, #144]
 1309 002a 03F44073 		and	r3, r3, #768
 1310 002e BB67     		str	r3, [r7, #120]
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 1311              		.loc 1 835 0
 1312 0030 BB6F     		ldr	r3, [r7, #120]
 1313 0032 B3F5807F 		cmp	r3, #256
 1314 0036 0BD1     		bne	.L78
 1315              		.loc 1 835 0 is_stmt 0 discriminator 1
 1316 0038 A94B     		ldr	r3, .L227
 1317 003a D3F89030 		ldr	r3, [r3, #144]
 1318 003e 03F00203 		and	r3, r3, #2
 1319 0042 022B     		cmp	r3, #2
 1320 0044 04D1     		bne	.L78
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 1321              		.loc 1 837 0 is_stmt 1
 1322 0046 4FF40043 		mov	r3, #32768
 1323 004a FB67     		str	r3, [r7, #124]
 1324 004c 00F055BD 		b	.L82
 1325              	.L78:
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 1326              		.loc 1 840 0
 1327 0050 BB6F     		ldr	r3, [r7, #120]
 1328 0052 B3F5007F 		cmp	r3, #512
 1329 0056 0BD1     		bne	.L80
 1330              		.loc 1 840 0 is_stmt 0 discriminator 1
 1331 0058 A14B     		ldr	r3, .L227
 1332 005a D3F89430 		ldr	r3, [r3, #148]
 1333 005e 03F00203 		and	r3, r3, #2
 1334 0062 022B     		cmp	r3, #2
 1335 0064 04D1     		bne	.L80
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 1336              		.loc 1 842 0 is_stmt 1
 1337 0066 4FF4FA43 		mov	r3, #32000
 1338 006a FB67     		str	r3, [r7, #124]
 1339 006c 00F045BD 		b	.L82
 1340              	.L80:
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
ARM GAS  /tmp/ccVwptKZ.s 			page 49


 1341              		.loc 1 845 0
 1342 0070 BB6F     		ldr	r3, [r7, #120]
 1343 0072 B3F5407F 		cmp	r3, #768
 1344 0076 0AD1     		bne	.L81
 1345              		.loc 1 845 0 is_stmt 0 discriminator 1
 1346 0078 994B     		ldr	r3, .L227
 1347 007a 1B68     		ldr	r3, [r3]
 1348 007c 03F40033 		and	r3, r3, #131072
 1349 0080 B3F5003F 		cmp	r3, #131072
 1350 0084 03D1     		bne	.L81
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32;
 1351              		.loc 1 847 0 is_stmt 1
 1352 0086 974B     		ldr	r3, .L227+4
 1353 0088 FB67     		str	r3, [r7, #124]
 1354 008a 00F036BD 		b	.L82
 1355              	.L81:
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = 0U;
 1356              		.loc 1 852 0
 1357 008e 0023     		movs	r3, #0
 1358 0090 FB67     		str	r3, [r7, #124]
 1359 0092 00F032BD 		b	.L82
 1360              	.L77:
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 1361              		.loc 1 860 0
 1362 0096 924B     		ldr	r3, .L227
 1363 0098 DB68     		ldr	r3, [r3, #12]
 1364 009a 03F00303 		and	r3, r3, #3
 1365 009e 012B     		cmp	r3, #1
 1366 00a0 24D1     		bne	.L83
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 1367              		.loc 1 862 0
 1368 00a2 8F4B     		ldr	r3, .L227
 1369 00a4 1B68     		ldr	r3, [r3]
 1370 00a6 03F00203 		and	r3, r3, #2
 1371 00aa 022B     		cmp	r3, #2
 1372 00ac 1BD1     		bne	.L84
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (1U << ((__HAL_RCC_GET_MSI_RANGE() >> 4U) - 4U)) * 1000000U;
 1373              		.loc 1 864 0
 1374 00ae 8C4B     		ldr	r3, .L227
 1375 00b0 1B68     		ldr	r3, [r3]
 1376 00b2 03F00803 		and	r3, r3, #8
 1377 00b6 002B     		cmp	r3, #0
 1378 00b8 09D0     		beq	.L85
ARM GAS  /tmp/ccVwptKZ.s 			page 50


 1379              		.loc 1 864 0 is_stmt 0 discriminator 1
 1380 00ba 894B     		ldr	r3, .L227
 1381 00bc 1B68     		ldr	r3, [r3]
 1382 00be 1B09     		lsrs	r3, r3, #4
 1383 00c0 03F00F03 		and	r3, r3, #15
 1384 00c4 043B     		subs	r3, r3, #4
 1385 00c6 884A     		ldr	r2, .L227+8
 1386 00c8 02FA03F3 		lsl	r3, r2, r3
 1387 00cc 09E0     		b	.L86
 1388              	.L85:
 1389              		.loc 1 864 0 discriminator 2
 1390 00ce 844B     		ldr	r3, .L227
 1391 00d0 D3F89430 		ldr	r3, [r3, #148]
 1392 00d4 1B0A     		lsrs	r3, r3, #8
 1393 00d6 03F00F03 		and	r3, r3, #15
 1394 00da 043B     		subs	r3, r3, #4
 1395 00dc 824A     		ldr	r2, .L227+8
 1396 00de 02FA03F3 		lsl	r3, r2, r3
 1397              	.L86:
 1398              		.loc 1 864 0 discriminator 4
 1399 00e2 7B67     		str	r3, [r7, #116]
 1400 00e4 2AE0     		b	.L88
 1401              	.L84:
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
 1402              		.loc 1 868 0 is_stmt 1
 1403 00e6 0023     		movs	r3, #0
 1404 00e8 7B67     		str	r3, [r7, #116]
 1405 00ea 27E0     		b	.L88
 1406              	.L83:
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 1407              		.loc 1 871 0
 1408 00ec 7C4B     		ldr	r3, .L227
 1409 00ee DB68     		ldr	r3, [r3, #12]
 1410 00f0 03F00303 		and	r3, r3, #3
 1411 00f4 022B     		cmp	r3, #2
 1412 00f6 0CD1     		bne	.L89
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 1413              		.loc 1 873 0
 1414 00f8 794B     		ldr	r3, .L227
 1415 00fa 1B68     		ldr	r3, [r3]
 1416 00fc 03F48063 		and	r3, r3, #1024
 1417 0100 B3F5806F 		cmp	r3, #1024
 1418 0104 02D1     		bne	.L90
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
 1419              		.loc 1 875 0
 1420 0106 794B     		ldr	r3, .L227+12
 1421 0108 7B67     		str	r3, [r7, #116]
 1422 010a 17E0     		b	.L88
 1423              	.L90:
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccVwptKZ.s 			page 51


 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
 1424              		.loc 1 879 0
 1425 010c 0023     		movs	r3, #0
 1426 010e 7B67     		str	r3, [r7, #116]
 1427 0110 14E0     		b	.L88
 1428              	.L89:
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 1429              		.loc 1 882 0
 1430 0112 734B     		ldr	r3, .L227
 1431 0114 DB68     		ldr	r3, [r3, #12]
 1432 0116 03F00303 		and	r3, r3, #3
 1433 011a 032B     		cmp	r3, #3
 1434 011c 0CD1     		bne	.L92
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 1435              		.loc 1 884 0
 1436 011e 704B     		ldr	r3, .L227
 1437 0120 1B68     		ldr	r3, [r3]
 1438 0122 03F40033 		and	r3, r3, #131072
 1439 0126 B3F5003F 		cmp	r3, #131072
 1440 012a 02D1     		bne	.L93
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
 1441              		.loc 1 886 0
 1442 012c 704B     		ldr	r3, .L227+16
 1443 012e 7B67     		str	r3, [r7, #116]
 1444 0130 04E0     		b	.L88
 1445              	.L93:
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
 1446              		.loc 1 890 0
 1447 0132 0023     		movs	r3, #0
 1448 0134 7B67     		str	r3, [r7, #116]
 1449 0136 01E0     		b	.L88
 1450              	.L92:
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else /* No source */
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0U;
 1451              		.loc 1 895 0
 1452 0138 0023     		movs	r3, #0
 1453 013a 7B67     		str	r3, [r7, #116]
 1454              	.L88:
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)
 1455              		.loc 1 899 0
 1456 013c 684B     		ldr	r3, .L227
 1457 013e DB68     		ldr	r3, [r3, #12]
ARM GAS  /tmp/ccVwptKZ.s 			page 52


 1458 0140 03F07002 		and	r2, r3, #112
 1459 0144 7023     		movs	r3, #112
 1460 0146 BB66     		str	r3, [r7, #104]
 1461              	.LBB106:
 1462              	.LBB107:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1463              		.loc 2 531 0
 1464 0148 BB6E     		ldr	r3, [r7, #104]
 1465              		.syntax unified
 1466              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1467 014a 93FAA3F3 		rbit r3, r3
 1468              	@ 0 "" 2
 1469              		.thumb
 1470              		.syntax unified
 1471 014e 7B66     		str	r3, [r7, #100]
 1472              		.loc 2 544 0
 1473 0150 7B6E     		ldr	r3, [r7, #100]
 1474              	.LBE107:
 1475              	.LBE106:
 1476              		.loc 1 899 0
 1477 0152 B3FA83F3 		clz	r3, r3
 1478 0156 22FA03F3 		lsr	r3, r2, r3
 1479 015a 0133     		adds	r3, r3, #1
 1480 015c 7A6F     		ldr	r2, [r7, #116]
 1481 015e B2FBF3F3 		udiv	r3, r2, r3
 1482 0162 7B67     		str	r3, [r7, #116]
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
 1483              		.loc 1 901 0
 1484 0164 7B68     		ldr	r3, [r7, #4]
 1485 0166 B3F5007F 		cmp	r3, #512
 1486 016a 00F02784 		beq	.L97
 1487 016e B3F5007F 		cmp	r3, #512
 1488 0172 29D8     		bhi	.L98
 1489 0174 102B     		cmp	r3, #16
 1490 0176 00F0B082 		beq	.L99
 1491 017a 102B     		cmp	r3, #16
 1492 017c 11D8     		bhi	.L100
 1493 017e 022B     		cmp	r3, #2
 1494 0180 00F01282 		beq	.L101
 1495 0184 022B     		cmp	r3, #2
 1496 0186 04D8     		bhi	.L102
 1497 0188 012B     		cmp	r3, #1
 1498 018a 00F0D481 		beq	.L103
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClk == RCC_PERIPHCLK_SAI1)
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = EXTERNAL_SAI1_CLOCK_VALUE;
ARM GAS  /tmp/ccVwptKZ.s 			page 53


 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Else, PLL clock output to check below */
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else /* RCC_PERIPHCLK_SAI2 */
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Else, PLL clock output to check below */
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClk == RCC_PERIPHCLK_SAI1)
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI1SEL);
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Else, PLL clock output to check below */
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(frequency == 0U)
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN);
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> POSITION_VAL(RCC_PLLCFGR_PLLPDIV)
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif             
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccVwptKZ.s 			page 54


 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> POSITION_VAL(RCC_PLLSAI1
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> POSITION_VAL(RCC_PLLS
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif             
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != RESET)
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN);
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> POSITION_VAL(RCC_PLLCFGR_PLLPDIV)
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif             
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* HSI automatically selected as clock source if PLLs not enabled */
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* No clock source */
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = 0U;
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }          
ARM GAS  /tmp/ccVwptKZ.s 			page 55


1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> POSITION_VAL(RCC_PLLSAI1
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> POSITION_VAL(RCC_PLLS
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif             
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            frequency = (pllvco * plln) / pllp;
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* HSI automatically selected as clock source if PLLs not enabled */
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* No clock source */
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = 0U;
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }                     
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> POSITION_VAL(RCC_PLLSAI2
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> POSITION_VAL(RCC_PLLS
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif             
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
ARM GAS  /tmp/ccVwptKZ.s 			page 56


1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source */
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = 0U;
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (1U << ((__HAL_RCC_GET_MSI_RANGE() >> 4U) - 4U)) * 1000000U;
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = 0U;
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQE
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN);
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> POSITION_VAL
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = 0U;
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
ARM GAS  /tmp/ccVwptKZ.s 			page 57


1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSA
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* f(PLL48M2CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1Q */
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> POSITION_VAL(RCC_PLLSAI1CF
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> 
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = 0U;
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == 0U) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY))) /* HSI48 ? */
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI48_VALUE;
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else /* No clock source */
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else /* No clock source */
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1 */
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
ARM GAS  /tmp/ccVwptKZ.s 			page 58


1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2 */
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current USART3 source */
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART3_SOURCE();
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for USART3 */
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccVwptKZ.s 			page 59


1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current UART4 source */
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART4_SOURCE();
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for UART4 */
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current UART5 source */
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_UART5_SOURCE();
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for UART5 */
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
ARM GAS  /tmp/ccVwptKZ.s 			page 60


1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1 */
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_ADC_SOURCE();
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* f(PLLADC1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1R */
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> POSITION_VAL(RCC_PLLSAI1CF
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> 
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* f(PLLADC2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2R */
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> POSITION_VAL(RCC_PLLSAI2CF
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> 
ARM GAS  /tmp/ccVwptKZ.s 			page 61


1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for ADC */
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1:
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current DFSDM1 source */
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK)
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1 */
1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current I2C2 source */
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
ARM GAS  /tmp/ccVwptKZ.s 			page 62


1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C2 */
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3 */
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current LPTIM1 source */
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK)
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
ARM GAS  /tmp/ccVwptKZ.s 			page 63


1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPTIM1 */
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current LPTIM2 source */
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK)
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for LPTIM2 */
1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get the current SWPMI1 source */
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK)
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clock not enabled for SWPMI1 */
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
ARM GAS  /tmp/ccVwptKZ.s 			page 64


1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = 0U;
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1499              		.loc 1 1550 0
 1500 018e 00F0B4BC 		b	.L82
 1501              	.L102:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1502              		.loc 1 901 0
 1503 0192 042B     		cmp	r3, #4
 1504 0194 00F03B82 		beq	.L104
 1505 0198 082B     		cmp	r3, #8
 1506 019a 00F06B82 		beq	.L105
 1507              		.loc 1 1550 0
 1508 019e 00F0ACBC 		b	.L82
 1509              	.L100:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1510              		.loc 1 901 0
 1511 01a2 402B     		cmp	r3, #64
 1512 01a4 00F09883 		beq	.L106
 1513 01a8 402B     		cmp	r3, #64
 1514 01aa 04D8     		bhi	.L107
 1515 01ac 202B     		cmp	r3, #32
 1516 01ae 00F0CA82 		beq	.L108
 1517              		.loc 1 1550 0
 1518 01b2 00F0A2BC 		b	.L82
 1519              	.L107:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1520              		.loc 1 901 0
 1521 01b6 802B     		cmp	r3, #128
 1522 01b8 00F0B483 		beq	.L109
 1523 01bc B3F5807F 		cmp	r3, #256
 1524 01c0 00F0D683 		beq	.L110
 1525              		.loc 1 1550 0
 1526 01c4 00F099BC 		b	.L82
 1527              	.L98:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1528              		.loc 1 901 0
 1529 01c8 B3F5804F 		cmp	r3, #16384
 1530 01cc 00F0F182 		beq	.L111
 1531 01d0 B3F5804F 		cmp	r3, #16384
 1532 01d4 14D8     		bhi	.L112
 1533 01d6 B3F5006F 		cmp	r3, #2048
 1534 01da 28D0     		beq	.L113
 1535 01dc B3F5006F 		cmp	r3, #2048
 1536 01e0 05D8     		bhi	.L114
 1537 01e2 B3F5806F 		cmp	r3, #1024
 1538 01e6 00F02684 		beq	.L115
 1539              		.loc 1 1550 0
 1540 01ea 00F086BC 		b	.L82
 1541              	.L114:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccVwptKZ.s 			page 65


 1542              		.loc 1 901 0
 1543 01ee B3F5805F 		cmp	r3, #4096
 1544 01f2 1CD0     		beq	.L113
 1545 01f4 B3F5005F 		cmp	r3, #8192
 1546 01f8 00F0EA80 		beq	.L116
 1547              		.loc 1 1550 0
 1548 01fc 00F07DBC 		b	.L82
 1549              	.L112:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1550              		.loc 1 901 0
 1551 0200 B3F5803F 		cmp	r3, #65536
 1552 0204 00F05783 		beq	.L117
 1553 0208 B3F5803F 		cmp	r3, #65536
 1554 020c 05D8     		bhi	.L118
 1555 020e B3F5004F 		cmp	r3, #32768
 1556 0212 00F04D84 		beq	.L119
 1557              		.loc 1 1550 0
 1558 0216 00F070BC 		b	.L82
 1559              	.L118:
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1560              		.loc 1 901 0
 1561 021a B3F5802F 		cmp	r3, #262144
 1562 021e 00F0D780 		beq	.L116
 1563 0222 B3F5002F 		cmp	r3, #524288
 1564 0226 00F0D380 		beq	.L116
 1565              		.loc 1 1550 0
 1566 022a 00F066BC 		b	.L82
 1567              	.L113:
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1568              		.loc 1 908 0
 1569 022e 7B68     		ldr	r3, [r7, #4]
 1570 0230 B3F5006F 		cmp	r3, #2048
 1571 0234 0CD1     		bne	.L120
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 1572              		.loc 1 910 0
 1573 0236 2A4B     		ldr	r3, .L227
 1574 0238 D3F88830 		ldr	r3, [r3, #136]
 1575 023c 03F44003 		and	r3, r3, #12582912
 1576 0240 BB67     		str	r3, [r7, #120]
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1577              		.loc 1 912 0
 1578 0242 BB6F     		ldr	r3, [r7, #120]
 1579 0244 B3F5400F 		cmp	r3, #12582912
 1580 0248 0ED1     		bne	.L122
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1581              		.loc 1 914 0
 1582 024a 2A4B     		ldr	r3, .L227+20
 1583 024c FB67     		str	r3, [r7, #124]
 1584 024e 0BE0     		b	.L122
 1585              	.L120:
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           
 1586              		.loc 1 920 0
 1587 0250 234B     		ldr	r3, .L227
 1588 0252 D3F88830 		ldr	r3, [r3, #136]
 1589 0256 03F04073 		and	r3, r3, #50331648
 1590 025a BB67     		str	r3, [r7, #120]
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccVwptKZ.s 			page 66


 1591              		.loc 1 922 0
 1592 025c BB6F     		ldr	r3, [r7, #120]
 1593 025e B3F1407F 		cmp	r3, #50331648
 1594 0262 01D1     		bne	.L122
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1595              		.loc 1 924 0
 1596 0264 234B     		ldr	r3, .L227+20
 1597 0266 FB67     		str	r3, [r7, #124]
 1598              	.L122:
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1599              		.loc 1 946 0
 1600 0268 FB6F     		ldr	r3, [r7, #124]
 1601 026a 002B     		cmp	r3, #0
 1602 026c 40F03E84 		bne	.L225
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1603              		.loc 1 949 0
 1604 0270 BB6F     		ldr	r3, [r7, #120]
 1605 0272 B3F5000F 		cmp	r3, #8388608
 1606 0276 03D0     		beq	.L124
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1607              		.loc 1 949 0 is_stmt 0 discriminator 1
 1608 0278 BB6F     		ldr	r3, [r7, #120]
 1609 027a B3F1007F 		cmp	r3, #33554432
 1610 027e 3BD1     		bne	.L125
 1611              	.L124:
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1612              		.loc 1 951 0 is_stmt 1
 1613 0280 174B     		ldr	r3, .L227
 1614 0282 DB68     		ldr	r3, [r3, #12]
 1615 0284 03F48033 		and	r3, r3, #65536
 1616 0288 002B     		cmp	r3, #0
 1617 028a 00F0A080 		beq	.L123
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 1618              		.loc 1 954 0
 1619 028e 144B     		ldr	r3, .L227
 1620 0290 DB68     		ldr	r3, [r3, #12]
 1621 0292 03F4FE42 		and	r2, r3, #32512
 1622 0296 4FF4FE43 		mov	r3, #32512
 1623 029a 3B66     		str	r3, [r7, #96]
 1624              	.LBB108:
 1625              	.LBB109:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1626              		.loc 2 531 0
 1627 029c 3B6E     		ldr	r3, [r7, #96]
 1628              		.syntax unified
 1629              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1630 029e 93FAA3F3 		rbit r3, r3
 1631              	@ 0 "" 2
 1632              		.thumb
 1633              		.syntax unified
 1634 02a2 FB65     		str	r3, [r7, #92]
 1635              		.loc 2 544 0
 1636 02a4 FB6D     		ldr	r3, [r7, #92]
 1637              	.LBE109:
 1638              	.LBE108:
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 1639              		.loc 1 954 0
ARM GAS  /tmp/ccVwptKZ.s 			page 67


 1640 02a6 B3FA83F3 		clz	r3, r3
 1641 02aa 22FA03F3 		lsr	r3, r2, r3
 1642 02ae FB66     		str	r3, [r7, #108]
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1643              		.loc 1 958 0
 1644 02b0 3B6F     		ldr	r3, [r7, #112]
 1645 02b2 002B     		cmp	r3, #0
 1646 02b4 0AD1     		bne	.L128
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 1647              		.loc 1 960 0
 1648 02b6 0A4B     		ldr	r3, .L227
 1649 02b8 DB68     		ldr	r3, [r3, #12]
 1650 02ba 03F40033 		and	r3, r3, #131072
 1651 02be 002B     		cmp	r3, #0
 1652 02c0 02D0     		beq	.L129
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1653              		.loc 1 962 0
 1654 02c2 1123     		movs	r3, #17
 1655 02c4 3B67     		str	r3, [r7, #112]
 1656 02c6 01E0     		b	.L128
 1657              	.L129:
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1658              		.loc 1 966 0
 1659 02c8 0723     		movs	r3, #7
 1660 02ca 3B67     		str	r3, [r7, #112]
 1661              	.L128:
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1662              		.loc 1 969 0
 1663 02cc 7B6F     		ldr	r3, [r7, #116]
 1664 02ce FA6E     		ldr	r2, [r7, #108]
 1665 02d0 02FB03F2 		mul	r2, r2, r3
 1666 02d4 3B6F     		ldr	r3, [r7, #112]
 1667 02d6 B2FBF3F3 		udiv	r3, r2, r3
 1668 02da FB67     		str	r3, [r7, #124]
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1669              		.loc 1 951 0
 1670 02dc 77E0     		b	.L123
 1671              	.L228:
 1672 02de 00BF     		.align	2
 1673              	.L227:
 1674 02e0 00100240 		.word	1073876992
 1675 02e4 90D00300 		.word	250000
 1676 02e8 40420F00 		.word	1000000
 1677 02ec 0024F400 		.word	16000000
 1678 02f0 00127A00 		.word	8000000
 1679 02f4 68FF1F00 		.word	2097000
 1680              	.L125:
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1681              		.loc 1 972 0
 1682 02f8 BB6F     		ldr	r3, [r7, #120]
 1683 02fa 002B     		cmp	r3, #0
 1684 02fc 2ED1     		bne	.L130
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1685              		.loc 1 974 0
 1686 02fe A74B     		ldr	r3, .L229
 1687 0300 1B69     		ldr	r3, [r3, #16]
 1688 0302 03F48033 		and	r3, r3, #65536
ARM GAS  /tmp/ccVwptKZ.s 			page 68


 1689 0306 002B     		cmp	r3, #0
 1690 0308 00F0F083 		beq	.L225
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
 1691              		.loc 1 977 0
 1692 030c A34B     		ldr	r3, .L229
 1693 030e 1B69     		ldr	r3, [r3, #16]
 1694 0310 03F4FE42 		and	r2, r3, #32512
 1695 0314 4FF4FE43 		mov	r3, #32512
 1696 0318 BB65     		str	r3, [r7, #88]
 1697              	.LBB110:
 1698              	.LBB111:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1699              		.loc 2 531 0
 1700 031a BB6D     		ldr	r3, [r7, #88]
 1701              		.syntax unified
 1702              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1703 031c 93FAA3F3 		rbit r3, r3
 1704              	@ 0 "" 2
 1705              		.thumb
 1706              		.syntax unified
 1707 0320 7B65     		str	r3, [r7, #84]
 1708              		.loc 2 544 0
 1709 0322 7B6D     		ldr	r3, [r7, #84]
 1710              	.LBE111:
 1711              	.LBE110:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
 1712              		.loc 1 977 0
 1713 0324 B3FA83F3 		clz	r3, r3
 1714 0328 22FA03F3 		lsr	r3, r2, r3
 1715 032c FB66     		str	r3, [r7, #108]
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1716              		.loc 1 981 0
 1717 032e 3B6F     		ldr	r3, [r7, #112]
 1718 0330 002B     		cmp	r3, #0
 1719 0332 0AD1     		bne	.L133
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 1720              		.loc 1 983 0
 1721 0334 994B     		ldr	r3, .L229
 1722 0336 1B69     		ldr	r3, [r3, #16]
 1723 0338 03F40033 		and	r3, r3, #131072
 1724 033c 002B     		cmp	r3, #0
 1725 033e 02D0     		beq	.L134
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1726              		.loc 1 985 0
 1727 0340 1123     		movs	r3, #17
 1728 0342 3B67     		str	r3, [r7, #112]
 1729 0344 01E0     		b	.L133
 1730              	.L134:
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1731              		.loc 1 989 0
 1732 0346 0723     		movs	r3, #7
 1733 0348 3B67     		str	r3, [r7, #112]
 1734              	.L133:
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1735              		.loc 1 992 0
 1736 034a 7B6F     		ldr	r3, [r7, #116]
 1737 034c FA6E     		ldr	r2, [r7, #108]
ARM GAS  /tmp/ccVwptKZ.s 			page 69


 1738 034e 02FB03F2 		mul	r2, r2, r3
 1739 0352 3B6F     		ldr	r3, [r7, #112]
 1740 0354 B2FBF3F3 		udiv	r3, r2, r3
 1741 0358 FB67     		str	r3, [r7, #124]
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 1742              		.loc 1 1100 0
 1743 035a C7E3     		b	.L225
 1744              	.L130:
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1745              		.loc 1 1068 0
 1746 035c BB6F     		ldr	r3, [r7, #120]
 1747 035e B3F5800F 		cmp	r3, #4194304
 1748 0362 03D0     		beq	.L135
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1749              		.loc 1 1068 0 is_stmt 0 discriminator 1
 1750 0364 BB6F     		ldr	r3, [r7, #120]
 1751 0366 B3F1807F 		cmp	r3, #16777216
 1752 036a 2DD1     		bne	.L136
 1753              	.L135:
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1754              		.loc 1 1070 0 is_stmt 1
 1755 036c 8B4B     		ldr	r3, .L229
 1756 036e 5B69     		ldr	r3, [r3, #20]
 1757 0370 03F48033 		and	r3, r3, #65536
 1758 0374 002B     		cmp	r3, #0
 1759 0376 2AD0     		beq	.L123
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
 1760              		.loc 1 1073 0
 1761 0378 884B     		ldr	r3, .L229
 1762 037a 5B69     		ldr	r3, [r3, #20]
 1763 037c 03F4FE42 		and	r2, r3, #32512
 1764 0380 4FF4FE43 		mov	r3, #32512
 1765 0384 3B65     		str	r3, [r7, #80]
 1766              	.LBB112:
 1767              	.LBB113:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1768              		.loc 2 531 0
 1769 0386 3B6D     		ldr	r3, [r7, #80]
 1770              		.syntax unified
 1771              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1772 0388 93FAA3F3 		rbit r3, r3
 1773              	@ 0 "" 2
 1774              		.thumb
 1775              		.syntax unified
 1776 038c FB64     		str	r3, [r7, #76]
 1777              		.loc 2 544 0
 1778 038e FB6C     		ldr	r3, [r7, #76]
 1779              	.LBE113:
 1780              	.LBE112:
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
 1781              		.loc 1 1073 0
 1782 0390 B3FA83F3 		clz	r3, r3
 1783 0394 22FA03F3 		lsr	r3, r2, r3
 1784 0398 FB66     		str	r3, [r7, #108]
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 1785              		.loc 1 1077 0
 1786 039a 3B6F     		ldr	r3, [r7, #112]
ARM GAS  /tmp/ccVwptKZ.s 			page 70


 1787 039c 002B     		cmp	r3, #0
 1788 039e 0AD1     		bne	.L139
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
 1789              		.loc 1 1079 0
 1790 03a0 7E4B     		ldr	r3, .L229
 1791 03a2 5B69     		ldr	r3, [r3, #20]
 1792 03a4 03F40033 		and	r3, r3, #131072
 1793 03a8 002B     		cmp	r3, #0
 1794 03aa 02D0     		beq	.L140
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1795              		.loc 1 1081 0
 1796 03ac 1123     		movs	r3, #17
 1797 03ae 3B67     		str	r3, [r7, #112]
 1798 03b0 01E0     		b	.L139
 1799              	.L140:
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
 1800              		.loc 1 1085 0
 1801 03b2 0723     		movs	r3, #7
 1802 03b4 3B67     		str	r3, [r7, #112]
 1803              	.L139:
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1804              		.loc 1 1088 0
 1805 03b6 7B6F     		ldr	r3, [r7, #116]
 1806 03b8 FA6E     		ldr	r2, [r7, #108]
 1807 03ba 02FB03F2 		mul	r2, r2, r3
 1808 03be 3B6F     		ldr	r3, [r7, #112]
 1809 03c0 B2FBF3F3 		udiv	r3, r2, r3
 1810 03c4 FB67     		str	r3, [r7, #124]
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1811              		.loc 1 1070 0
 1812 03c6 02E0     		b	.L123
 1813              	.L136:
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1814              		.loc 1 1097 0
 1815 03c8 0023     		movs	r3, #0
 1816 03ca FB67     		str	r3, [r7, #124]
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 1817              		.loc 1 1100 0
 1818 03cc 8EE3     		b	.L225
 1819              	.L123:
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 1820              		.loc 1 1100 0 is_stmt 0 discriminator 1
 1821 03ce 8DE3     		b	.L225
 1822              	.L116:
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1823              		.loc 1 1116 0 is_stmt 1
 1824 03d0 724B     		ldr	r3, .L229
 1825 03d2 D3F88830 		ldr	r3, [r3, #136]
 1826 03d6 03F04063 		and	r3, r3, #201326592
 1827 03da BB67     		str	r3, [r7, #120]
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1828              		.loc 1 1118 0
 1829 03dc BB6F     		ldr	r3, [r7, #120]
 1830 03de B3F1406F 		cmp	r3, #201326592
 1831 03e2 24D1     		bne	.L141
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1832              		.loc 1 1120 0
ARM GAS  /tmp/ccVwptKZ.s 			page 71


 1833 03e4 6D4B     		ldr	r3, .L229
 1834 03e6 1B68     		ldr	r3, [r3]
 1835 03e8 03F00203 		and	r3, r3, #2
 1836 03ec 022B     		cmp	r3, #2
 1837 03ee 1BD1     		bne	.L142
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1838              		.loc 1 1122 0
 1839 03f0 6A4B     		ldr	r3, .L229
 1840 03f2 1B68     		ldr	r3, [r3]
 1841 03f4 03F00803 		and	r3, r3, #8
 1842 03f8 002B     		cmp	r3, #0
 1843 03fa 09D0     		beq	.L143
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1844              		.loc 1 1122 0 is_stmt 0 discriminator 1
 1845 03fc 674B     		ldr	r3, .L229
 1846 03fe 1B68     		ldr	r3, [r3]
 1847 0400 1B09     		lsrs	r3, r3, #4
 1848 0402 03F00F03 		and	r3, r3, #15
 1849 0406 043B     		subs	r3, r3, #4
 1850 0408 654A     		ldr	r2, .L229+4
 1851 040a 02FA03F3 		lsl	r3, r2, r3
 1852 040e 09E0     		b	.L144
 1853              	.L143:
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1854              		.loc 1 1122 0 discriminator 2
 1855 0410 624B     		ldr	r3, .L229
 1856 0412 D3F89430 		ldr	r3, [r3, #148]
 1857 0416 1B0A     		lsrs	r3, r3, #8
 1858 0418 03F00F03 		and	r3, r3, #15
 1859 041c 043B     		subs	r3, r3, #4
 1860 041e 604A     		ldr	r2, .L229+4
 1861 0420 02FA03F3 		lsl	r3, r2, r3
 1862              	.L144:
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1863              		.loc 1 1122 0 discriminator 4
 1864 0424 FB67     		str	r3, [r7, #124]
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1865              		.loc 1 1170 0 is_stmt 1 discriminator 4
 1866 0426 68E3     		b	.L82
 1867              	.L142:
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1868              		.loc 1 1126 0
 1869 0428 0023     		movs	r3, #0
 1870 042a FB67     		str	r3, [r7, #124]
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1871              		.loc 1 1170 0
 1872 042c 65E3     		b	.L82
 1873              	.L141:
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1874              		.loc 1 1129 0
 1875 042e BB6F     		ldr	r3, [r7, #120]
 1876 0430 B3F1006F 		cmp	r3, #134217728
 1877 0434 3BD1     		bne	.L147
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1878              		.loc 1 1131 0
 1879 0436 594B     		ldr	r3, .L229
 1880 0438 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccVwptKZ.s 			page 72


 1881 043a 03F00073 		and	r3, r3, #33554432
 1882 043e B3F1007F 		cmp	r3, #33554432
 1883 0442 31D1     		bne	.L148
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1884              		.loc 1 1131 0 is_stmt 0 discriminator 1
 1885 0444 554B     		ldr	r3, .L229
 1886 0446 DB68     		ldr	r3, [r3, #12]
 1887 0448 03F48013 		and	r3, r3, #1048576
 1888 044c B3F5801F 		cmp	r3, #1048576
 1889 0450 2AD1     		bne	.L148
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> POSITION_VAL
 1890              		.loc 1 1134 0 is_stmt 1
 1891 0452 524B     		ldr	r3, .L229
 1892 0454 DB68     		ldr	r3, [r3, #12]
 1893 0456 03F4FE42 		and	r2, r3, #32512
 1894 045a 4FF4FE43 		mov	r3, #32512
 1895 045e 3B64     		str	r3, [r7, #64]
 1896              	.LBB114:
 1897              	.LBB115:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1898              		.loc 2 531 0
 1899 0460 3B6C     		ldr	r3, [r7, #64]
 1900              		.syntax unified
 1901              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1902 0462 93FAA3F3 		rbit r3, r3
 1903              	@ 0 "" 2
 1904              		.thumb
 1905              		.syntax unified
 1906 0466 FB63     		str	r3, [r7, #60]
 1907              		.loc 2 544 0
 1908 0468 FB6B     		ldr	r3, [r7, #60]
 1909              	.LBE115:
 1910              	.LBE114:
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> POSITION_VAL
 1911              		.loc 1 1134 0
 1912 046a B3FA83F3 		clz	r3, r3
 1913 046e 22FA03F3 		lsr	r3, r2, r3
 1914 0472 FB66     		str	r3, [r7, #108]
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1915              		.loc 1 1135 0
 1916 0474 7B6F     		ldr	r3, [r7, #116]
 1917 0476 FA6E     		ldr	r2, [r7, #108]
 1918 0478 02FB03F2 		mul	r2, r2, r3
 1919 047c 474B     		ldr	r3, .L229
 1920 047e DB68     		ldr	r3, [r3, #12]
 1921 0480 03F4C001 		and	r1, r3, #6291456
 1922 0484 4FF4C003 		mov	r3, #6291456
 1923 0488 BB64     		str	r3, [r7, #72]
 1924              	.LBB116:
 1925              	.LBB117:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1926              		.loc 2 531 0
 1927 048a BB6C     		ldr	r3, [r7, #72]
 1928              		.syntax unified
 1929              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1930 048c 93FAA3F3 		rbit r3, r3
 1931              	@ 0 "" 2
ARM GAS  /tmp/ccVwptKZ.s 			page 73


 1932              		.thumb
 1933              		.syntax unified
 1934 0490 7B64     		str	r3, [r7, #68]
 1935              		.loc 2 544 0
 1936 0492 7B6C     		ldr	r3, [r7, #68]
 1937              	.LBE117:
 1938              	.LBE116:
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1939              		.loc 1 1135 0
 1940 0494 B3FA83F3 		clz	r3, r3
 1941 0498 21FA03F3 		lsr	r3, r1, r3
 1942 049c 0133     		adds	r3, r3, #1
 1943 049e 5B00     		lsls	r3, r3, #1
 1944 04a0 B2FBF3F3 		udiv	r3, r2, r3
 1945 04a4 FB67     		str	r3, [r7, #124]
 1946 04a6 45E0     		b	.L146
 1947              	.L148:
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1948              		.loc 1 1139 0
 1949 04a8 0023     		movs	r3, #0
 1950 04aa FB67     		str	r3, [r7, #124]
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 1951              		.loc 1 1170 0
 1952 04ac 25E3     		b	.L82
 1953              	.L147:
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1954              		.loc 1 1142 0
 1955 04ae BB6F     		ldr	r3, [r7, #120]
 1956 04b0 B3F1806F 		cmp	r3, #67108864
 1957 04b4 3BD1     		bne	.L152
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1958              		.loc 1 1144 0
 1959 04b6 394B     		ldr	r3, .L229
 1960 04b8 1B68     		ldr	r3, [r3]
 1961 04ba 03F00063 		and	r3, r3, #134217728
 1962 04be B3F1006F 		cmp	r3, #134217728
 1963 04c2 31D1     		bne	.L153
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1964              		.loc 1 1144 0 is_stmt 0 discriminator 1
 1965 04c4 354B     		ldr	r3, .L229
 1966 04c6 1B69     		ldr	r3, [r3, #16]
 1967 04c8 03F48013 		and	r3, r3, #1048576
 1968 04cc B3F5801F 		cmp	r3, #1048576
 1969 04d0 2AD1     		bne	.L153
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> 
 1970              		.loc 1 1147 0 is_stmt 1
 1971 04d2 324B     		ldr	r3, .L229
 1972 04d4 1B69     		ldr	r3, [r3, #16]
 1973 04d6 03F4FE42 		and	r2, r3, #32512
 1974 04da 4FF4FE43 		mov	r3, #32512
 1975 04de 3B63     		str	r3, [r7, #48]
 1976              	.LBB118:
 1977              	.LBB119:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1978              		.loc 2 531 0
 1979 04e0 3B6B     		ldr	r3, [r7, #48]
 1980              		.syntax unified
ARM GAS  /tmp/ccVwptKZ.s 			page 74


 1981              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1982 04e2 93FAA3F3 		rbit r3, r3
 1983              	@ 0 "" 2
 1984              		.thumb
 1985              		.syntax unified
 1986 04e6 FB62     		str	r3, [r7, #44]
 1987              		.loc 2 544 0
 1988 04e8 FB6A     		ldr	r3, [r7, #44]
 1989              	.LBE119:
 1990              	.LBE118:
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> 
 1991              		.loc 1 1147 0
 1992 04ea B3FA83F3 		clz	r3, r3
 1993 04ee 22FA03F3 		lsr	r3, r2, r3
 1994 04f2 FB66     		str	r3, [r7, #108]
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1995              		.loc 1 1148 0
 1996 04f4 7B6F     		ldr	r3, [r7, #116]
 1997 04f6 FA6E     		ldr	r2, [r7, #108]
 1998 04f8 02FB03F2 		mul	r2, r2, r3
 1999 04fc 274B     		ldr	r3, .L229
 2000 04fe 1B69     		ldr	r3, [r3, #16]
 2001 0500 03F4C001 		and	r1, r3, #6291456
 2002 0504 4FF4C003 		mov	r3, #6291456
 2003 0508 BB63     		str	r3, [r7, #56]
 2004              	.LBB120:
 2005              	.LBB121:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2006              		.loc 2 531 0
 2007 050a BB6B     		ldr	r3, [r7, #56]
 2008              		.syntax unified
 2009              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2010 050c 93FAA3F3 		rbit r3, r3
 2011              	@ 0 "" 2
 2012              		.thumb
 2013              		.syntax unified
 2014 0510 7B63     		str	r3, [r7, #52]
 2015              		.loc 2 544 0
 2016 0512 7B6B     		ldr	r3, [r7, #52]
 2017              	.LBE121:
 2018              	.LBE120:
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2019              		.loc 1 1148 0
 2020 0514 B3FA83F3 		clz	r3, r3
 2021 0518 21FA03F3 		lsr	r3, r1, r3
 2022 051c 0133     		adds	r3, r3, #1
 2023 051e 5B00     		lsls	r3, r3, #1
 2024 0520 B2FBF3F3 		udiv	r3, r2, r3
 2025 0524 FB67     		str	r3, [r7, #124]
 2026 0526 05E0     		b	.L146
 2027              	.L153:
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2028              		.loc 1 1152 0
 2029 0528 0023     		movs	r3, #0
 2030 052a FB67     		str	r3, [r7, #124]
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2031              		.loc 1 1170 0
ARM GAS  /tmp/ccVwptKZ.s 			page 75


 2032 052c E5E2     		b	.L82
 2033              	.L152:
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2034              		.loc 1 1167 0
 2035 052e 0023     		movs	r3, #0
 2036 0530 FB67     		str	r3, [r7, #124]
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2037              		.loc 1 1170 0
 2038 0532 E2E2     		b	.L82
 2039              	.L146:
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2040              		.loc 1 1170 0 is_stmt 0 discriminator 4
 2041 0534 E1E2     		b	.L82
 2042              	.L103:
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2043              		.loc 1 1174 0 is_stmt 1
 2044 0536 194B     		ldr	r3, .L229
 2045 0538 D3F88830 		ldr	r3, [r3, #136]
 2046 053c 03F00303 		and	r3, r3, #3
 2047 0540 BB67     		str	r3, [r7, #120]
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2048              		.loc 1 1176 0
 2049 0542 BB6F     		ldr	r3, [r7, #120]
 2050 0544 002B     		cmp	r3, #0
 2051 0546 03D1     		bne	.L157
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2052              		.loc 1 1178 0
 2053 0548 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2054 054c F867     		str	r0, [r7, #124]
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2055              		.loc 1 1197 0
 2056 054e D4E2     		b	.L82
 2057              	.L157:
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2058              		.loc 1 1180 0
 2059 0550 BB6F     		ldr	r3, [r7, #120]
 2060 0552 012B     		cmp	r3, #1
 2061 0554 03D1     		bne	.L159
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2062              		.loc 1 1182 0
 2063 0556 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2064 055a F867     		str	r0, [r7, #124]
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2065              		.loc 1 1197 0
 2066 055c CDE2     		b	.L82
 2067              	.L159:
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2068              		.loc 1 1184 0
 2069 055e BB6F     		ldr	r3, [r7, #120]
 2070 0560 022B     		cmp	r3, #2
 2071 0562 09D1     		bne	.L160
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2072              		.loc 1 1184 0 is_stmt 0 discriminator 1
 2073 0564 0D4B     		ldr	r3, .L229
 2074 0566 1B68     		ldr	r3, [r3]
 2075 0568 03F48063 		and	r3, r3, #1024
 2076 056c B3F5806F 		cmp	r3, #1024
ARM GAS  /tmp/ccVwptKZ.s 			page 76


 2077 0570 02D1     		bne	.L160
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2078              		.loc 1 1186 0 is_stmt 1
 2079 0572 0C4B     		ldr	r3, .L229+8
 2080 0574 FB67     		str	r3, [r7, #124]
 2081 0576 10E0     		b	.L158
 2082              	.L160:
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2083              		.loc 1 1188 0
 2084 0578 BB6F     		ldr	r3, [r7, #120]
 2085 057a 032B     		cmp	r3, #3
 2086 057c 0AD1     		bne	.L161
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2087              		.loc 1 1188 0 is_stmt 0 discriminator 1
 2088 057e 074B     		ldr	r3, .L229
 2089 0580 D3F89030 		ldr	r3, [r3, #144]
 2090 0584 03F00203 		and	r3, r3, #2
 2091 0588 022B     		cmp	r3, #2
 2092 058a 03D1     		bne	.L161
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2093              		.loc 1 1190 0 is_stmt 1
 2094 058c 4FF40043 		mov	r3, #32768
 2095 0590 FB67     		str	r3, [r7, #124]
 2096 0592 02E0     		b	.L158
 2097              	.L161:
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2098              		.loc 1 1195 0
 2099 0594 0023     		movs	r3, #0
 2100 0596 FB67     		str	r3, [r7, #124]
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2101              		.loc 1 1197 0
 2102 0598 AFE2     		b	.L82
 2103              	.L158:
 2104 059a AEE2     		b	.L82
 2105              	.L230:
 2106              		.align	2
 2107              	.L229:
 2108 059c 00100240 		.word	1073876992
 2109 05a0 40420F00 		.word	1000000
 2110 05a4 0024F400 		.word	16000000
 2111              	.L101:
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2112              		.loc 1 1201 0
 2113 05a8 A44B     		ldr	r3, .L231
 2114 05aa D3F88830 		ldr	r3, [r3, #136]
 2115 05ae 03F00C03 		and	r3, r3, #12
 2116 05b2 BB67     		str	r3, [r7, #120]
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2117              		.loc 1 1203 0
 2118 05b4 BB6F     		ldr	r3, [r7, #120]
 2119 05b6 002B     		cmp	r3, #0
 2120 05b8 03D1     		bne	.L162
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2121              		.loc 1 1205 0
 2122 05ba FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2123 05be F867     		str	r0, [r7, #124]
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccVwptKZ.s 			page 77


 2124              		.loc 1 1224 0
 2125 05c0 9BE2     		b	.L82
 2126              	.L162:
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2127              		.loc 1 1207 0
 2128 05c2 BB6F     		ldr	r3, [r7, #120]
 2129 05c4 042B     		cmp	r3, #4
 2130 05c6 03D1     		bne	.L164
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2131              		.loc 1 1209 0
 2132 05c8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2133 05cc F867     		str	r0, [r7, #124]
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2134              		.loc 1 1224 0
 2135 05ce 94E2     		b	.L82
 2136              	.L164:
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2137              		.loc 1 1211 0
 2138 05d0 BB6F     		ldr	r3, [r7, #120]
 2139 05d2 082B     		cmp	r3, #8
 2140 05d4 09D1     		bne	.L165
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2141              		.loc 1 1211 0 is_stmt 0 discriminator 1
 2142 05d6 994B     		ldr	r3, .L231
 2143 05d8 1B68     		ldr	r3, [r3]
 2144 05da 03F48063 		and	r3, r3, #1024
 2145 05de B3F5806F 		cmp	r3, #1024
 2146 05e2 02D1     		bne	.L165
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2147              		.loc 1 1213 0 is_stmt 1
 2148 05e4 964B     		ldr	r3, .L231+4
 2149 05e6 FB67     		str	r3, [r7, #124]
 2150 05e8 10E0     		b	.L163
 2151              	.L165:
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2152              		.loc 1 1215 0
 2153 05ea BB6F     		ldr	r3, [r7, #120]
 2154 05ec 0C2B     		cmp	r3, #12
 2155 05ee 0AD1     		bne	.L166
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2156              		.loc 1 1215 0 is_stmt 0 discriminator 1
 2157 05f0 924B     		ldr	r3, .L231
 2158 05f2 D3F89030 		ldr	r3, [r3, #144]
 2159 05f6 03F00203 		and	r3, r3, #2
 2160 05fa 022B     		cmp	r3, #2
 2161 05fc 03D1     		bne	.L166
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2162              		.loc 1 1217 0 is_stmt 1
 2163 05fe 4FF40043 		mov	r3, #32768
 2164 0602 FB67     		str	r3, [r7, #124]
 2165 0604 02E0     		b	.L163
 2166              	.L166:
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2167              		.loc 1 1222 0
 2168 0606 0023     		movs	r3, #0
 2169 0608 FB67     		str	r3, [r7, #124]
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccVwptKZ.s 			page 78


 2170              		.loc 1 1224 0
 2171 060a 76E2     		b	.L82
 2172              	.L163:
 2173 060c 75E2     		b	.L82
 2174              	.L104:
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2175              		.loc 1 1230 0
 2176 060e 8B4B     		ldr	r3, .L231
 2177 0610 D3F88830 		ldr	r3, [r3, #136]
 2178 0614 03F03003 		and	r3, r3, #48
 2179 0618 BB67     		str	r3, [r7, #120]
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2180              		.loc 1 1232 0
 2181 061a BB6F     		ldr	r3, [r7, #120]
 2182 061c 002B     		cmp	r3, #0
 2183 061e 03D1     		bne	.L167
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2184              		.loc 1 1234 0
 2185 0620 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2186 0624 F867     		str	r0, [r7, #124]
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2187              		.loc 1 1253 0
 2188 0626 68E2     		b	.L82
 2189              	.L167:
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2190              		.loc 1 1236 0
 2191 0628 BB6F     		ldr	r3, [r7, #120]
 2192 062a 102B     		cmp	r3, #16
 2193 062c 03D1     		bne	.L169
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2194              		.loc 1 1238 0
 2195 062e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2196 0632 F867     		str	r0, [r7, #124]
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2197              		.loc 1 1253 0
 2198 0634 61E2     		b	.L82
 2199              	.L169:
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2200              		.loc 1 1240 0
 2201 0636 BB6F     		ldr	r3, [r7, #120]
 2202 0638 202B     		cmp	r3, #32
 2203 063a 09D1     		bne	.L170
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2204              		.loc 1 1240 0 is_stmt 0 discriminator 1
 2205 063c 7F4B     		ldr	r3, .L231
 2206 063e 1B68     		ldr	r3, [r3]
 2207 0640 03F48063 		and	r3, r3, #1024
 2208 0644 B3F5806F 		cmp	r3, #1024
 2209 0648 02D1     		bne	.L170
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2210              		.loc 1 1242 0 is_stmt 1
 2211 064a 7D4B     		ldr	r3, .L231+4
 2212 064c FB67     		str	r3, [r7, #124]
 2213 064e 10E0     		b	.L168
 2214              	.L170:
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2215              		.loc 1 1244 0
ARM GAS  /tmp/ccVwptKZ.s 			page 79


 2216 0650 BB6F     		ldr	r3, [r7, #120]
 2217 0652 302B     		cmp	r3, #48
 2218 0654 0AD1     		bne	.L171
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2219              		.loc 1 1244 0 is_stmt 0 discriminator 1
 2220 0656 794B     		ldr	r3, .L231
 2221 0658 D3F89030 		ldr	r3, [r3, #144]
 2222 065c 03F00203 		and	r3, r3, #2
 2223 0660 022B     		cmp	r3, #2
 2224 0662 03D1     		bne	.L171
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2225              		.loc 1 1246 0 is_stmt 1
 2226 0664 4FF40043 		mov	r3, #32768
 2227 0668 FB67     		str	r3, [r7, #124]
 2228 066a 02E0     		b	.L168
 2229              	.L171:
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2230              		.loc 1 1251 0
 2231 066c 0023     		movs	r3, #0
 2232 066e FB67     		str	r3, [r7, #124]
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2233              		.loc 1 1253 0
 2234 0670 43E2     		b	.L82
 2235              	.L168:
 2236 0672 42E2     		b	.L82
 2237              	.L105:
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2238              		.loc 1 1261 0
 2239 0674 714B     		ldr	r3, .L231
 2240 0676 D3F88830 		ldr	r3, [r3, #136]
 2241 067a 03F0C003 		and	r3, r3, #192
 2242 067e BB67     		str	r3, [r7, #120]
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2243              		.loc 1 1263 0
 2244 0680 BB6F     		ldr	r3, [r7, #120]
 2245 0682 002B     		cmp	r3, #0
 2246 0684 03D1     		bne	.L172
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2247              		.loc 1 1265 0
 2248 0686 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2249 068a F867     		str	r0, [r7, #124]
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2250              		.loc 1 1284 0
 2251 068c 35E2     		b	.L82
 2252              	.L172:
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2253              		.loc 1 1267 0
 2254 068e BB6F     		ldr	r3, [r7, #120]
 2255 0690 402B     		cmp	r3, #64
 2256 0692 03D1     		bne	.L174
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2257              		.loc 1 1269 0
 2258 0694 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2259 0698 F867     		str	r0, [r7, #124]
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2260              		.loc 1 1284 0
 2261 069a 2EE2     		b	.L82
ARM GAS  /tmp/ccVwptKZ.s 			page 80


 2262              	.L174:
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2263              		.loc 1 1271 0
 2264 069c BB6F     		ldr	r3, [r7, #120]
 2265 069e 802B     		cmp	r3, #128
 2266 06a0 09D1     		bne	.L175
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2267              		.loc 1 1271 0 is_stmt 0 discriminator 1
 2268 06a2 664B     		ldr	r3, .L231
 2269 06a4 1B68     		ldr	r3, [r3]
 2270 06a6 03F48063 		and	r3, r3, #1024
 2271 06aa B3F5806F 		cmp	r3, #1024
 2272 06ae 02D1     		bne	.L175
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2273              		.loc 1 1273 0 is_stmt 1
 2274 06b0 634B     		ldr	r3, .L231+4
 2275 06b2 FB67     		str	r3, [r7, #124]
 2276 06b4 10E0     		b	.L173
 2277              	.L175:
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2278              		.loc 1 1275 0
 2279 06b6 BB6F     		ldr	r3, [r7, #120]
 2280 06b8 C02B     		cmp	r3, #192
 2281 06ba 0AD1     		bne	.L176
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2282              		.loc 1 1275 0 is_stmt 0 discriminator 1
 2283 06bc 5F4B     		ldr	r3, .L231
 2284 06be D3F89030 		ldr	r3, [r3, #144]
 2285 06c2 03F00203 		and	r3, r3, #2
 2286 06c6 022B     		cmp	r3, #2
 2287 06c8 03D1     		bne	.L176
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2288              		.loc 1 1277 0 is_stmt 1
 2289 06ca 4FF40043 		mov	r3, #32768
 2290 06ce FB67     		str	r3, [r7, #124]
 2291 06d0 02E0     		b	.L173
 2292              	.L176:
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2293              		.loc 1 1282 0
 2294 06d2 0023     		movs	r3, #0
 2295 06d4 FB67     		str	r3, [r7, #124]
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2296              		.loc 1 1284 0
 2297 06d6 10E2     		b	.L82
 2298              	.L173:
 2299 06d8 0FE2     		b	.L82
 2300              	.L99:
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2301              		.loc 1 1292 0
 2302 06da 584B     		ldr	r3, .L231
 2303 06dc D3F88830 		ldr	r3, [r3, #136]
 2304 06e0 03F44073 		and	r3, r3, #768
 2305 06e4 BB67     		str	r3, [r7, #120]
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2306              		.loc 1 1294 0
 2307 06e6 BB6F     		ldr	r3, [r7, #120]
 2308 06e8 002B     		cmp	r3, #0
ARM GAS  /tmp/ccVwptKZ.s 			page 81


 2309 06ea 03D1     		bne	.L177
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2310              		.loc 1 1296 0
 2311 06ec FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2312 06f0 F867     		str	r0, [r7, #124]
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2313              		.loc 1 1315 0
 2314 06f2 02E2     		b	.L82
 2315              	.L177:
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2316              		.loc 1 1298 0
 2317 06f4 BB6F     		ldr	r3, [r7, #120]
 2318 06f6 B3F5807F 		cmp	r3, #256
 2319 06fa 03D1     		bne	.L179
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2320              		.loc 1 1300 0
 2321 06fc FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2322 0700 F867     		str	r0, [r7, #124]
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2323              		.loc 1 1315 0
 2324 0702 FAE1     		b	.L82
 2325              	.L179:
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2326              		.loc 1 1302 0
 2327 0704 BB6F     		ldr	r3, [r7, #120]
 2328 0706 B3F5007F 		cmp	r3, #512
 2329 070a 09D1     		bne	.L180
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2330              		.loc 1 1302 0 is_stmt 0 discriminator 1
 2331 070c 4B4B     		ldr	r3, .L231
 2332 070e 1B68     		ldr	r3, [r3]
 2333 0710 03F48063 		and	r3, r3, #1024
 2334 0714 B3F5806F 		cmp	r3, #1024
 2335 0718 02D1     		bne	.L180
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2336              		.loc 1 1304 0 is_stmt 1
 2337 071a 494B     		ldr	r3, .L231+4
 2338 071c FB67     		str	r3, [r7, #124]
 2339 071e 11E0     		b	.L178
 2340              	.L180:
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2341              		.loc 1 1306 0
 2342 0720 BB6F     		ldr	r3, [r7, #120]
 2343 0722 B3F5407F 		cmp	r3, #768
 2344 0726 0AD1     		bne	.L181
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2345              		.loc 1 1306 0 is_stmt 0 discriminator 1
 2346 0728 444B     		ldr	r3, .L231
 2347 072a D3F89030 		ldr	r3, [r3, #144]
 2348 072e 03F00203 		and	r3, r3, #2
 2349 0732 022B     		cmp	r3, #2
 2350 0734 03D1     		bne	.L181
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2351              		.loc 1 1308 0 is_stmt 1
 2352 0736 4FF40043 		mov	r3, #32768
 2353 073a FB67     		str	r3, [r7, #124]
 2354 073c 02E0     		b	.L178
ARM GAS  /tmp/ccVwptKZ.s 			page 82


 2355              	.L181:
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2356              		.loc 1 1313 0
 2357 073e 0023     		movs	r3, #0
 2358 0740 FB67     		str	r3, [r7, #124]
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2359              		.loc 1 1315 0
 2360 0742 DAE1     		b	.L82
 2361              	.L178:
 2362 0744 D9E1     		b	.L82
 2363              	.L108:
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2364              		.loc 1 1321 0
 2365 0746 3D4B     		ldr	r3, .L231
 2366 0748 D3F88830 		ldr	r3, [r3, #136]
 2367 074c 03F44063 		and	r3, r3, #3072
 2368 0750 BB67     		str	r3, [r7, #120]
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2369              		.loc 1 1323 0
 2370 0752 BB6F     		ldr	r3, [r7, #120]
 2371 0754 002B     		cmp	r3, #0
 2372 0756 03D1     		bne	.L182
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2373              		.loc 1 1325 0
 2374 0758 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2375 075c F867     		str	r0, [r7, #124]
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2376              		.loc 1 1344 0
 2377 075e CCE1     		b	.L82
 2378              	.L182:
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2379              		.loc 1 1327 0
 2380 0760 BB6F     		ldr	r3, [r7, #120]
 2381 0762 B3F5806F 		cmp	r3, #1024
 2382 0766 03D1     		bne	.L184
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2383              		.loc 1 1329 0
 2384 0768 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2385 076c F867     		str	r0, [r7, #124]
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2386              		.loc 1 1344 0
 2387 076e C4E1     		b	.L82
 2388              	.L184:
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2389              		.loc 1 1331 0
 2390 0770 BB6F     		ldr	r3, [r7, #120]
 2391 0772 B3F5006F 		cmp	r3, #2048
 2392 0776 09D1     		bne	.L185
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2393              		.loc 1 1331 0 is_stmt 0 discriminator 1
 2394 0778 304B     		ldr	r3, .L231
 2395 077a 1B68     		ldr	r3, [r3]
 2396 077c 03F48063 		and	r3, r3, #1024
 2397 0780 B3F5806F 		cmp	r3, #1024
 2398 0784 02D1     		bne	.L185
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2399              		.loc 1 1333 0 is_stmt 1
ARM GAS  /tmp/ccVwptKZ.s 			page 83


 2400 0786 2E4B     		ldr	r3, .L231+4
 2401 0788 FB67     		str	r3, [r7, #124]
 2402 078a 11E0     		b	.L183
 2403              	.L185:
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2404              		.loc 1 1335 0
 2405 078c BB6F     		ldr	r3, [r7, #120]
 2406 078e B3F5406F 		cmp	r3, #3072
 2407 0792 0AD1     		bne	.L186
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2408              		.loc 1 1335 0 is_stmt 0 discriminator 1
 2409 0794 294B     		ldr	r3, .L231
 2410 0796 D3F89030 		ldr	r3, [r3, #144]
 2411 079a 03F00203 		and	r3, r3, #2
 2412 079e 022B     		cmp	r3, #2
 2413 07a0 03D1     		bne	.L186
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2414              		.loc 1 1337 0 is_stmt 1
 2415 07a2 4FF40043 		mov	r3, #32768
 2416 07a6 FB67     		str	r3, [r7, #124]
 2417 07a8 02E0     		b	.L183
 2418              	.L186:
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2419              		.loc 1 1342 0
 2420 07aa 0023     		movs	r3, #0
 2421 07ac FB67     		str	r3, [r7, #124]
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2422              		.loc 1 1344 0
 2423 07ae A4E1     		b	.L82
 2424              	.L183:
 2425 07b0 A3E1     		b	.L82
 2426              	.L111:
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2427              		.loc 1 1348 0
 2428 07b2 224B     		ldr	r3, .L231
 2429 07b4 D3F88830 		ldr	r3, [r3, #136]
 2430 07b8 03F04053 		and	r3, r3, #805306368
 2431 07bc BB67     		str	r3, [r7, #120]
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2432              		.loc 1 1350 0
 2433 07be BB6F     		ldr	r3, [r7, #120]
 2434 07c0 B3F1405F 		cmp	r3, #805306368
 2435 07c4 03D1     		bne	.L187
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2436              		.loc 1 1352 0
 2437 07c6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2438 07ca F867     		str	r0, [r7, #124]
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2439              		.loc 1 1379 0
 2440 07cc 94E1     		b	.L226
 2441              	.L187:
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2442              		.loc 1 1354 0
 2443 07ce BB6F     		ldr	r3, [r7, #120]
 2444 07d0 B3F1805F 		cmp	r3, #268435456
 2445 07d4 36D1     		bne	.L189
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccVwptKZ.s 			page 84


 2446              		.loc 1 1356 0
 2447 07d6 194B     		ldr	r3, .L231
 2448 07d8 1B69     		ldr	r3, [r3, #16]
 2449 07da 03F08073 		and	r3, r3, #16777216
 2450 07de 002B     		cmp	r3, #0
 2451 07e0 00F08A81 		beq	.L226
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> 
 2452              		.loc 1 1359 0
 2453 07e4 154B     		ldr	r3, .L231
 2454 07e6 1B69     		ldr	r3, [r3, #16]
 2455 07e8 03F4FE42 		and	r2, r3, #32512
 2456 07ec 4FF4FE43 		mov	r3, #32512
 2457 07f0 3B62     		str	r3, [r7, #32]
 2458              	.LBB122:
 2459              	.LBB123:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2460              		.loc 2 531 0
 2461 07f2 3B6A     		ldr	r3, [r7, #32]
 2462              		.syntax unified
 2463              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2464 07f4 93FAA3F3 		rbit r3, r3
 2465              	@ 0 "" 2
 2466              		.thumb
 2467              		.syntax unified
 2468 07f8 FB61     		str	r3, [r7, #28]
 2469              		.loc 2 544 0
 2470 07fa FB69     		ldr	r3, [r7, #28]
 2471              	.LBE123:
 2472              	.LBE122:
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> 
 2473              		.loc 1 1359 0
 2474 07fc B3FA83F3 		clz	r3, r3
 2475 0800 22FA03F3 		lsr	r3, r2, r3
 2476 0804 FB66     		str	r3, [r7, #108]
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2477              		.loc 1 1360 0
 2478 0806 7B6F     		ldr	r3, [r7, #116]
 2479 0808 FA6E     		ldr	r2, [r7, #108]
 2480 080a 02FB03F2 		mul	r2, r2, r3
 2481 080e 0B4B     		ldr	r3, .L231
 2482 0810 1B69     		ldr	r3, [r3, #16]
 2483 0812 03F0C061 		and	r1, r3, #100663296
 2484 0816 4FF0C063 		mov	r3, #100663296
 2485 081a BB62     		str	r3, [r7, #40]
 2486              	.LBB124:
 2487              	.LBB125:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2488              		.loc 2 531 0
 2489 081c BB6A     		ldr	r3, [r7, #40]
 2490              		.syntax unified
 2491              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2492 081e 93FAA3F3 		rbit r3, r3
 2493              	@ 0 "" 2
 2494              		.thumb
 2495              		.syntax unified
 2496 0822 7B62     		str	r3, [r7, #36]
 2497              		.loc 2 544 0
ARM GAS  /tmp/ccVwptKZ.s 			page 85


 2498 0824 7B6A     		ldr	r3, [r7, #36]
 2499              	.LBE125:
 2500              	.LBE124:
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2501              		.loc 1 1360 0
 2502 0826 B3FA83F3 		clz	r3, r3
 2503 082a 21FA03F3 		lsr	r3, r1, r3
 2504 082e 0133     		adds	r3, r3, #1
 2505 0830 5B00     		lsls	r3, r3, #1
 2506 0832 B2FBF3F3 		udiv	r3, r2, r3
 2507 0836 FB67     		str	r3, [r7, #124]
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2508              		.loc 1 1379 0
 2509 0838 5EE1     		b	.L226
 2510              	.L232:
 2511 083a 00BF     		.align	2
 2512              	.L231:
 2513 083c 00100240 		.word	1073876992
 2514 0840 0024F400 		.word	16000000
 2515              	.L189:
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2516              		.loc 1 1364 0
 2517 0844 BB6F     		ldr	r3, [r7, #120]
 2518 0846 B3F1005F 		cmp	r3, #536870912
 2519 084a 31D1     		bne	.L193
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2520              		.loc 1 1366 0
 2521 084c A84B     		ldr	r3, .L233
 2522 084e 5B69     		ldr	r3, [r3, #20]
 2523 0850 03F08073 		and	r3, r3, #16777216
 2524 0854 002B     		cmp	r3, #0
 2525 0856 00F04F81 		beq	.L226
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> 
 2526              		.loc 1 1369 0
 2527 085a A54B     		ldr	r3, .L233
 2528 085c 5B69     		ldr	r3, [r3, #20]
 2529 085e 03F4FE42 		and	r2, r3, #32512
 2530 0862 4FF4FE43 		mov	r3, #32512
 2531 0866 3B61     		str	r3, [r7, #16]
 2532              	.LBB126:
 2533              	.LBB127:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2534              		.loc 2 531 0
 2535 0868 3B69     		ldr	r3, [r7, #16]
 2536              		.syntax unified
 2537              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2538 086a 93FAA3F3 		rbit r3, r3
 2539              	@ 0 "" 2
 2540              		.thumb
 2541              		.syntax unified
 2542 086e FB60     		str	r3, [r7, #12]
 2543              		.loc 2 544 0
 2544 0870 FB68     		ldr	r3, [r7, #12]
 2545              	.LBE127:
 2546              	.LBE126:
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> 
 2547              		.loc 1 1369 0
ARM GAS  /tmp/ccVwptKZ.s 			page 86


 2548 0872 B3FA83F3 		clz	r3, r3
 2549 0876 22FA03F3 		lsr	r3, r2, r3
 2550 087a FB66     		str	r3, [r7, #108]
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2551              		.loc 1 1370 0
 2552 087c 7B6F     		ldr	r3, [r7, #116]
 2553 087e FA6E     		ldr	r2, [r7, #108]
 2554 0880 02FB03F2 		mul	r2, r2, r3
 2555 0884 9A4B     		ldr	r3, .L233
 2556 0886 5B69     		ldr	r3, [r3, #20]
 2557 0888 03F0C061 		and	r1, r3, #100663296
 2558 088c 4FF0C063 		mov	r3, #100663296
 2559 0890 BB61     		str	r3, [r7, #24]
 2560              	.LBB128:
 2561              	.LBB129:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2562              		.loc 2 531 0
 2563 0892 BB69     		ldr	r3, [r7, #24]
 2564              		.syntax unified
 2565              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2566 0894 93FAA3F3 		rbit r3, r3
 2567              	@ 0 "" 2
 2568              		.thumb
 2569              		.syntax unified
 2570 0898 7B61     		str	r3, [r7, #20]
 2571              		.loc 2 544 0
 2572 089a 7B69     		ldr	r3, [r7, #20]
 2573              	.LBE129:
 2574              	.LBE128:
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2575              		.loc 1 1370 0
 2576 089c B3FA83F3 		clz	r3, r3
 2577 08a0 21FA03F3 		lsr	r3, r1, r3
 2578 08a4 0133     		adds	r3, r3, #1
 2579 08a6 5B00     		lsls	r3, r3, #1
 2580 08a8 B2FBF3F3 		udiv	r3, r2, r3
 2581 08ac FB67     		str	r3, [r7, #124]
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2582              		.loc 1 1379 0
 2583 08ae 23E1     		b	.L226
 2584              	.L193:
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2585              		.loc 1 1377 0
 2586 08b0 0023     		movs	r3, #0
 2587 08b2 FB67     		str	r3, [r7, #124]
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2588              		.loc 1 1379 0
 2589 08b4 20E1     		b	.L226
 2590              	.L117:
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2591              		.loc 1 1385 0
 2592 08b6 8E4B     		ldr	r3, .L233
 2593 08b8 D3F88830 		ldr	r3, [r3, #136]
 2594 08bc 03F00043 		and	r3, r3, #-2147483648
 2595 08c0 BB67     		str	r3, [r7, #120]
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2596              		.loc 1 1387 0
ARM GAS  /tmp/ccVwptKZ.s 			page 87


 2597 08c2 BB6F     		ldr	r3, [r7, #120]
 2598 08c4 002B     		cmp	r3, #0
 2599 08c6 03D1     		bne	.L197
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2600              		.loc 1 1389 0
 2601 08c8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2602 08cc F867     		str	r0, [r7, #124]
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2603              		.loc 1 1395 0
 2604 08ce 14E1     		b	.L82
 2605              	.L197:
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2606              		.loc 1 1393 0
 2607 08d0 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2608 08d4 F867     		str	r0, [r7, #124]
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2609              		.loc 1 1395 0
 2610 08d6 10E1     		b	.L82
 2611              	.L106:
1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2612              		.loc 1 1401 0
 2613 08d8 854B     		ldr	r3, .L233
 2614 08da D3F88830 		ldr	r3, [r3, #136]
 2615 08de 03F44053 		and	r3, r3, #12288
 2616 08e2 BB67     		str	r3, [r7, #120]
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2617              		.loc 1 1403 0
 2618 08e4 BB6F     		ldr	r3, [r7, #120]
 2619 08e6 002B     		cmp	r3, #0
 2620 08e8 03D1     		bne	.L199
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2621              		.loc 1 1405 0
 2622 08ea FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2623 08ee F867     		str	r0, [r7, #124]
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2624              		.loc 1 1420 0
 2625 08f0 03E1     		b	.L82
 2626              	.L199:
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2627              		.loc 1 1407 0
 2628 08f2 BB6F     		ldr	r3, [r7, #120]
 2629 08f4 B3F5805F 		cmp	r3, #4096
 2630 08f8 03D1     		bne	.L201
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2631              		.loc 1 1409 0
 2632 08fa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2633 08fe F867     		str	r0, [r7, #124]
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2634              		.loc 1 1420 0
 2635 0900 FBE0     		b	.L82
 2636              	.L201:
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2637              		.loc 1 1411 0
 2638 0902 BB6F     		ldr	r3, [r7, #120]
 2639 0904 B3F5005F 		cmp	r3, #8192
 2640 0908 09D1     		bne	.L202
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccVwptKZ.s 			page 88


 2641              		.loc 1 1411 0 is_stmt 0 discriminator 1
 2642 090a 794B     		ldr	r3, .L233
 2643 090c 1B68     		ldr	r3, [r3]
 2644 090e 03F48063 		and	r3, r3, #1024
 2645 0912 B3F5806F 		cmp	r3, #1024
 2646 0916 02D1     		bne	.L202
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2647              		.loc 1 1413 0 is_stmt 1
 2648 0918 764B     		ldr	r3, .L233+4
 2649 091a FB67     		str	r3, [r7, #124]
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2650              		.loc 1 1420 0
 2651 091c EDE0     		b	.L82
 2652              	.L202:
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2653              		.loc 1 1418 0
 2654 091e 0023     		movs	r3, #0
 2655 0920 FB67     		str	r3, [r7, #124]
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2656              		.loc 1 1420 0
 2657 0922 EAE0     		b	.L82
 2658              	.L109:
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2659              		.loc 1 1426 0
 2660 0924 724B     		ldr	r3, .L233
 2661 0926 D3F88830 		ldr	r3, [r3, #136]
 2662 092a 03F44043 		and	r3, r3, #49152
 2663 092e BB67     		str	r3, [r7, #120]
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2664              		.loc 1 1428 0
 2665 0930 BB6F     		ldr	r3, [r7, #120]
 2666 0932 002B     		cmp	r3, #0
 2667 0934 03D1     		bne	.L203
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2668              		.loc 1 1430 0
 2669 0936 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2670 093a F867     		str	r0, [r7, #124]
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2671              		.loc 1 1445 0
 2672 093c DDE0     		b	.L82
 2673              	.L203:
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2674              		.loc 1 1432 0
 2675 093e BB6F     		ldr	r3, [r7, #120]
 2676 0940 B3F5804F 		cmp	r3, #16384
 2677 0944 03D1     		bne	.L205
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2678              		.loc 1 1434 0
 2679 0946 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2680 094a F867     		str	r0, [r7, #124]
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2681              		.loc 1 1445 0
 2682 094c D5E0     		b	.L82
 2683              	.L205:
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2684              		.loc 1 1436 0
 2685 094e BB6F     		ldr	r3, [r7, #120]
ARM GAS  /tmp/ccVwptKZ.s 			page 89


 2686 0950 B3F5004F 		cmp	r3, #32768
 2687 0954 09D1     		bne	.L206
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2688              		.loc 1 1436 0 is_stmt 0 discriminator 1
 2689 0956 664B     		ldr	r3, .L233
 2690 0958 1B68     		ldr	r3, [r3]
 2691 095a 03F48063 		and	r3, r3, #1024
 2692 095e B3F5806F 		cmp	r3, #1024
 2693 0962 02D1     		bne	.L206
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2694              		.loc 1 1438 0 is_stmt 1
 2695 0964 634B     		ldr	r3, .L233+4
 2696 0966 FB67     		str	r3, [r7, #124]
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2697              		.loc 1 1445 0
 2698 0968 C7E0     		b	.L82
 2699              	.L206:
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2700              		.loc 1 1443 0
 2701 096a 0023     		movs	r3, #0
 2702 096c FB67     		str	r3, [r7, #124]
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2703              		.loc 1 1445 0
 2704 096e C4E0     		b	.L82
 2705              	.L110:
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2706              		.loc 1 1451 0
 2707 0970 5F4B     		ldr	r3, .L233
 2708 0972 D3F88830 		ldr	r3, [r3, #136]
 2709 0976 03F44033 		and	r3, r3, #196608
 2710 097a BB67     		str	r3, [r7, #120]
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2711              		.loc 1 1453 0
 2712 097c BB6F     		ldr	r3, [r7, #120]
 2713 097e 002B     		cmp	r3, #0
 2714 0980 03D1     		bne	.L207
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2715              		.loc 1 1455 0
 2716 0982 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2717 0986 F867     		str	r0, [r7, #124]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2718              		.loc 1 1470 0
 2719 0988 B7E0     		b	.L82
 2720              	.L207:
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2721              		.loc 1 1457 0
 2722 098a BB6F     		ldr	r3, [r7, #120]
 2723 098c B3F5803F 		cmp	r3, #65536
 2724 0990 03D1     		bne	.L209
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2725              		.loc 1 1459 0
 2726 0992 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2727 0996 F867     		str	r0, [r7, #124]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2728              		.loc 1 1470 0
 2729 0998 AFE0     		b	.L82
 2730              	.L209:
ARM GAS  /tmp/ccVwptKZ.s 			page 90


1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2731              		.loc 1 1461 0
 2732 099a BB6F     		ldr	r3, [r7, #120]
 2733 099c B3F5003F 		cmp	r3, #131072
 2734 09a0 09D1     		bne	.L210
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2735              		.loc 1 1461 0 is_stmt 0 discriminator 1
 2736 09a2 534B     		ldr	r3, .L233
 2737 09a4 1B68     		ldr	r3, [r3]
 2738 09a6 03F48063 		and	r3, r3, #1024
 2739 09aa B3F5806F 		cmp	r3, #1024
 2740 09ae 02D1     		bne	.L210
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2741              		.loc 1 1463 0 is_stmt 1
 2742 09b0 504B     		ldr	r3, .L233+4
 2743 09b2 FB67     		str	r3, [r7, #124]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2744              		.loc 1 1470 0
 2745 09b4 A1E0     		b	.L82
 2746              	.L210:
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2747              		.loc 1 1468 0
 2748 09b6 0023     		movs	r3, #0
 2749 09b8 FB67     		str	r3, [r7, #124]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2750              		.loc 1 1470 0
 2751 09ba 9EE0     		b	.L82
 2752              	.L97:
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2753              		.loc 1 1474 0
 2754 09bc 4C4B     		ldr	r3, .L233
 2755 09be D3F88830 		ldr	r3, [r3, #136]
 2756 09c2 03F44023 		and	r3, r3, #786432
 2757 09c6 BB67     		str	r3, [r7, #120]
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2758              		.loc 1 1476 0
 2759 09c8 BB6F     		ldr	r3, [r7, #120]
 2760 09ca 002B     		cmp	r3, #0
 2761 09cc 03D1     		bne	.L211
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2762              		.loc 1 1478 0
 2763 09ce FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2764 09d2 F867     		str	r0, [r7, #124]
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2765              		.loc 1 1497 0
 2766 09d4 91E0     		b	.L82
 2767              	.L211:
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2768              		.loc 1 1480 0
 2769 09d6 BB6F     		ldr	r3, [r7, #120]
 2770 09d8 B3F5802F 		cmp	r3, #262144
 2771 09dc 0AD1     		bne	.L213
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2772              		.loc 1 1480 0 is_stmt 0 discriminator 1
 2773 09de 444B     		ldr	r3, .L233
 2774 09e0 D3F89430 		ldr	r3, [r3, #148]
 2775 09e4 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccVwptKZ.s 			page 91


 2776 09e8 022B     		cmp	r3, #2
 2777 09ea 03D1     		bne	.L213
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2778              		.loc 1 1482 0 is_stmt 1
 2779 09ec 4FF4FA43 		mov	r3, #32000
 2780 09f0 FB67     		str	r3, [r7, #124]
 2781 09f2 1FE0     		b	.L212
 2782              	.L213:
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2783              		.loc 1 1484 0
 2784 09f4 BB6F     		ldr	r3, [r7, #120]
 2785 09f6 B3F5002F 		cmp	r3, #524288
 2786 09fa 09D1     		bne	.L214
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2787              		.loc 1 1484 0 is_stmt 0 discriminator 1
 2788 09fc 3C4B     		ldr	r3, .L233
 2789 09fe 1B68     		ldr	r3, [r3]
 2790 0a00 03F48063 		and	r3, r3, #1024
 2791 0a04 B3F5806F 		cmp	r3, #1024
 2792 0a08 02D1     		bne	.L214
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2793              		.loc 1 1486 0 is_stmt 1
 2794 0a0a 3A4B     		ldr	r3, .L233+4
 2795 0a0c FB67     		str	r3, [r7, #124]
 2796 0a0e 11E0     		b	.L212
 2797              	.L214:
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2798              		.loc 1 1488 0
 2799 0a10 BB6F     		ldr	r3, [r7, #120]
 2800 0a12 B3F5402F 		cmp	r3, #786432
 2801 0a16 0AD1     		bne	.L215
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2802              		.loc 1 1488 0 is_stmt 0 discriminator 1
 2803 0a18 354B     		ldr	r3, .L233
 2804 0a1a D3F89030 		ldr	r3, [r3, #144]
 2805 0a1e 03F00203 		and	r3, r3, #2
 2806 0a22 022B     		cmp	r3, #2
 2807 0a24 03D1     		bne	.L215
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2808              		.loc 1 1490 0 is_stmt 1
 2809 0a26 4FF40043 		mov	r3, #32768
 2810 0a2a FB67     		str	r3, [r7, #124]
 2811 0a2c 02E0     		b	.L212
 2812              	.L215:
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2813              		.loc 1 1495 0
 2814 0a2e 0023     		movs	r3, #0
 2815 0a30 FB67     		str	r3, [r7, #124]
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2816              		.loc 1 1497 0
 2817 0a32 62E0     		b	.L82
 2818              	.L212:
 2819 0a34 61E0     		b	.L82
 2820              	.L115:
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2821              		.loc 1 1501 0
 2822 0a36 2E4B     		ldr	r3, .L233
ARM GAS  /tmp/ccVwptKZ.s 			page 92


 2823 0a38 D3F88830 		ldr	r3, [r3, #136]
 2824 0a3c 03F44013 		and	r3, r3, #3145728
 2825 0a40 BB67     		str	r3, [r7, #120]
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2826              		.loc 1 1503 0
 2827 0a42 BB6F     		ldr	r3, [r7, #120]
 2828 0a44 002B     		cmp	r3, #0
 2829 0a46 03D1     		bne	.L216
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2830              		.loc 1 1505 0
 2831 0a48 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2832 0a4c F867     		str	r0, [r7, #124]
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2833              		.loc 1 1524 0
 2834 0a4e 54E0     		b	.L82
 2835              	.L216:
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2836              		.loc 1 1507 0
 2837 0a50 BB6F     		ldr	r3, [r7, #120]
 2838 0a52 B3F5801F 		cmp	r3, #1048576
 2839 0a56 0AD1     		bne	.L218
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2840              		.loc 1 1507 0 is_stmt 0 discriminator 1
 2841 0a58 254B     		ldr	r3, .L233
 2842 0a5a D3F89430 		ldr	r3, [r3, #148]
 2843 0a5e 03F00203 		and	r3, r3, #2
 2844 0a62 022B     		cmp	r3, #2
 2845 0a64 03D1     		bne	.L218
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2846              		.loc 1 1509 0 is_stmt 1
 2847 0a66 4FF4FA43 		mov	r3, #32000
 2848 0a6a FB67     		str	r3, [r7, #124]
 2849 0a6c 1FE0     		b	.L217
 2850              	.L218:
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2851              		.loc 1 1511 0
 2852 0a6e BB6F     		ldr	r3, [r7, #120]
 2853 0a70 B3F5001F 		cmp	r3, #2097152
 2854 0a74 09D1     		bne	.L219
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2855              		.loc 1 1511 0 is_stmt 0 discriminator 1
 2856 0a76 1E4B     		ldr	r3, .L233
 2857 0a78 1B68     		ldr	r3, [r3]
 2858 0a7a 03F48063 		and	r3, r3, #1024
 2859 0a7e B3F5806F 		cmp	r3, #1024
 2860 0a82 02D1     		bne	.L219
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2861              		.loc 1 1513 0 is_stmt 1
 2862 0a84 1B4B     		ldr	r3, .L233+4
 2863 0a86 FB67     		str	r3, [r7, #124]
 2864 0a88 11E0     		b	.L217
 2865              	.L219:
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2866              		.loc 1 1515 0
 2867 0a8a BB6F     		ldr	r3, [r7, #120]
 2868 0a8c B3F5401F 		cmp	r3, #3145728
 2869 0a90 0AD1     		bne	.L220
ARM GAS  /tmp/ccVwptKZ.s 			page 93


1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2870              		.loc 1 1515 0 is_stmt 0 discriminator 1
 2871 0a92 174B     		ldr	r3, .L233
 2872 0a94 D3F89030 		ldr	r3, [r3, #144]
 2873 0a98 03F00203 		and	r3, r3, #2
 2874 0a9c 022B     		cmp	r3, #2
 2875 0a9e 03D1     		bne	.L220
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2876              		.loc 1 1517 0 is_stmt 1
 2877 0aa0 4FF40043 		mov	r3, #32768
 2878 0aa4 FB67     		str	r3, [r7, #124]
 2879 0aa6 02E0     		b	.L217
 2880              	.L220:
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2881              		.loc 1 1522 0
 2882 0aa8 0023     		movs	r3, #0
 2883 0aaa FB67     		str	r3, [r7, #124]
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2884              		.loc 1 1524 0
 2885 0aac 25E0     		b	.L82
 2886              	.L217:
 2887 0aae 24E0     		b	.L82
 2888              	.L119:
1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       
 2889              		.loc 1 1530 0
 2890 0ab0 0F4B     		ldr	r3, .L233
 2891 0ab2 D3F88830 		ldr	r3, [r3, #136]
 2892 0ab6 03F08043 		and	r3, r3, #1073741824
 2893 0aba BB67     		str	r3, [r7, #120]
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2894              		.loc 1 1532 0
 2895 0abc BB6F     		ldr	r3, [r7, #120]
 2896 0abe 002B     		cmp	r3, #0
 2897 0ac0 03D1     		bne	.L221
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2898              		.loc 1 1534 0
 2899 0ac2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2900 0ac6 F867     		str	r0, [r7, #124]
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2901              		.loc 1 1545 0
 2902 0ac8 17E0     		b	.L82
 2903              	.L221:
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2904              		.loc 1 1536 0
 2905 0aca BB6F     		ldr	r3, [r7, #120]
 2906 0acc B3F1804F 		cmp	r3, #1073741824
 2907 0ad0 09D1     		bne	.L223
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 2908              		.loc 1 1536 0 is_stmt 0 discriminator 1
 2909 0ad2 074B     		ldr	r3, .L233
 2910 0ad4 1B68     		ldr	r3, [r3]
 2911 0ad6 03F48063 		and	r3, r3, #1024
 2912 0ada B3F5806F 		cmp	r3, #1024
 2913 0ade 02D1     		bne	.L223
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2914              		.loc 1 1538 0 is_stmt 1
 2915 0ae0 044B     		ldr	r3, .L233+4
ARM GAS  /tmp/ccVwptKZ.s 			page 94


 2916 0ae2 FB67     		str	r3, [r7, #124]
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2917              		.loc 1 1545 0
 2918 0ae4 09E0     		b	.L82
 2919              	.L223:
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2920              		.loc 1 1543 0
 2921 0ae6 0023     		movs	r3, #0
 2922 0ae8 FB67     		str	r3, [r7, #124]
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2923              		.loc 1 1545 0
 2924 0aea 06E0     		b	.L82
 2925              	.L225:
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
 2926              		.loc 1 1100 0
 2927 0aec 00BF     		nop
 2928 0aee 04E0     		b	.L82
 2929              	.L234:
 2930              		.align	2
 2931              	.L233:
 2932 0af0 00100240 		.word	1073876992
 2933 0af4 0024F400 		.word	16000000
 2934              	.L226:
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2935              		.loc 1 1379 0
 2936 0af8 00BF     		nop
 2937              	.L82:
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
 2938              		.loc 1 1554 0
 2939 0afa FB6F     		ldr	r3, [r7, #124]
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2940              		.loc 1 1555 0
 2941 0afc 1846     		mov	r0, r3
 2942 0afe 8037     		adds	r7, r7, #128
 2943              	.LCFI14:
 2944              		.cfi_def_cfa_offset 8
 2945 0b00 BD46     		mov	sp, r7
 2946              	.LCFI15:
 2947              		.cfi_def_cfa_register 13
 2948              		@ sp needed
 2949 0b02 80BD     		pop	{r7, pc}
 2950              		.cfi_endproc
 2951              	.LFE128:
 2953              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 2954              		.align	1
 2955              		.global	HAL_RCCEx_EnablePLLSAI1
 2956              		.syntax unified
 2957              		.thumb
 2958              		.thumb_func
 2959              		.fpu fpv4-sp-d16
 2961              	HAL_RCCEx_EnablePLLSAI1:
 2962              	.LFB129:
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
ARM GAS  /tmp/ccVwptKZ.s 			page 95


1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim   
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the 
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 2963              		.loc 1 1583 0
 2964              		.cfi_startproc
 2965              		@ args = 0, pretend = 0, frame = 48
 2966              		@ frame_needed = 1, uses_anonymous_args = 0
 2967 0000 80B5     		push	{r7, lr}
 2968              	.LCFI16:
 2969              		.cfi_def_cfa_offset 8
 2970              		.cfi_offset 7, -8
 2971              		.cfi_offset 14, -4
 2972 0002 8CB0     		sub	sp, sp, #48
 2973              	.LCFI17:
 2974              		.cfi_def_cfa_offset 56
 2975 0004 00AF     		add	r7, sp, #0
 2976              	.LCFI18:
 2977              		.cfi_def_cfa_register 7
 2978 0006 7860     		str	r0, [r7, #4]
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
 2979              		.loc 1 1584 0
 2980 0008 0023     		movs	r3, #0
 2981 000a BB62     		str	r3, [r7, #40]
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 2982              		.loc 1 1585 0
 2983 000c 0023     		movs	r3, #0
 2984 000e 87F82F30 		strb	r3, [r7, #47]
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source));
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M));
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
ARM GAS  /tmp/ccVwptKZ.s 			page 96


1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 2985              		.loc 1 1597 0
 2986 0012 444A     		ldr	r2, .L247
 2987 0014 434B     		ldr	r3, .L247
 2988 0016 1B68     		ldr	r3, [r3]
 2989 0018 23F08063 		bic	r3, r3, #67108864
 2990 001c 1360     		str	r3, [r2]
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 2991              		.loc 1 1600 0
 2992 001e FFF7FEFF 		bl	HAL_GetTick
 2993 0022 B862     		str	r0, [r7, #40]
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 2994              		.loc 1 1603 0
 2995 0024 0AE0     		b	.L236
 2996              	.L238:
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 2997              		.loc 1 1605 0
 2998 0026 FFF7FEFF 		bl	HAL_GetTick
 2999 002a 0246     		mov	r2, r0
 3000 002c BB6A     		ldr	r3, [r7, #40]
 3001 002e D31A     		subs	r3, r2, r3
 3002 0030 022B     		cmp	r3, #2
 3003 0032 03D9     		bls	.L236
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3004              		.loc 1 1607 0
 3005 0034 0323     		movs	r3, #3
 3006 0036 87F82F30 		strb	r3, [r7, #47]
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3007              		.loc 1 1608 0
 3008 003a 05E0     		b	.L237
 3009              	.L236:
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3010              		.loc 1 1603 0
 3011 003c 394B     		ldr	r3, .L247
 3012 003e 1B68     		ldr	r3, [r3]
 3013 0040 03F00063 		and	r3, r3, #134217728
 3014 0044 002B     		cmp	r3, #0
 3015 0046 EED1     		bne	.L238
 3016              	.L237:
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 3017              		.loc 1 1612 0
 3018 0048 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
 3019 004c 002B     		cmp	r3, #0
 3020 004e 62D1     		bne	.L239
ARM GAS  /tmp/ccVwptKZ.s 			page 97


1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
 3021              		.loc 1 1616 0
 3022 0050 3448     		ldr	r0, .L247
 3023 0052 7B68     		ldr	r3, [r7, #4]
 3024 0054 9A68     		ldr	r2, [r3, #8]
 3025 0056 4FF4FE43 		mov	r3, #32512
 3026 005a FB60     		str	r3, [r7, #12]
 3027              	.LBB130:
 3028              	.LBB131:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3029              		.loc 2 531 0
 3030 005c FB68     		ldr	r3, [r7, #12]
 3031              		.syntax unified
 3032              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3033 005e 93FAA3F3 		rbit r3, r3
 3034              	@ 0 "" 2
 3035              		.thumb
 3036              		.syntax unified
 3037 0062 BB60     		str	r3, [r7, #8]
 3038              		.loc 2 544 0
 3039 0064 BB68     		ldr	r3, [r7, #8]
 3040              	.LBE131:
 3041              	.LBE130:
 3042              		.loc 1 1616 0
 3043 0066 B3FA83F3 		clz	r3, r3
 3044 006a 9A40     		lsls	r2, r2, r3
 3045 006c 7B68     		ldr	r3, [r7, #4]
 3046 006e DB68     		ldr	r3, [r3, #12]
 3047 0070 1909     		lsrs	r1, r3, #4
 3048 0072 4FF40033 		mov	r3, #131072
 3049 0076 7B61     		str	r3, [r7, #20]
 3050              	.LBB132:
 3051              	.LBB133:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3052              		.loc 2 531 0
 3053 0078 7B69     		ldr	r3, [r7, #20]
 3054              		.syntax unified
 3055              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3056 007a 93FAA3F3 		rbit r3, r3
 3057              	@ 0 "" 2
 3058              		.thumb
 3059              		.syntax unified
 3060 007e 3B61     		str	r3, [r7, #16]
 3061              		.loc 2 544 0
 3062 0080 3B69     		ldr	r3, [r7, #16]
 3063              	.LBE133:
 3064              	.LBE132:
 3065              		.loc 1 1616 0
 3066 0082 B3FA83F3 		clz	r3, r3
 3067 0086 01FA03F3 		lsl	r3, r1, r3
 3068 008a 1A43     		orrs	r2, r2, r3
 3069 008c 7B68     		ldr	r3, [r7, #4]
 3070 008e 1B69     		ldr	r3, [r3, #16]
 3071 0090 5B08     		lsrs	r3, r3, #1
ARM GAS  /tmp/ccVwptKZ.s 			page 98


 3072 0092 591E     		subs	r1, r3, #1
 3073 0094 4FF4C003 		mov	r3, #6291456
 3074 0098 FB61     		str	r3, [r7, #28]
 3075              	.LBB134:
 3076              	.LBB135:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3077              		.loc 2 531 0
 3078 009a FB69     		ldr	r3, [r7, #28]
 3079              		.syntax unified
 3080              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3081 009c 93FAA3F3 		rbit r3, r3
 3082              	@ 0 "" 2
 3083              		.thumb
 3084              		.syntax unified
 3085 00a0 BB61     		str	r3, [r7, #24]
 3086              		.loc 2 544 0
 3087 00a2 BB69     		ldr	r3, [r7, #24]
 3088              	.LBE135:
 3089              	.LBE134:
 3090              		.loc 1 1616 0
 3091 00a4 B3FA83F3 		clz	r3, r3
 3092 00a8 01FA03F3 		lsl	r3, r1, r3
 3093 00ac 1A43     		orrs	r2, r2, r3
 3094 00ae 7B68     		ldr	r3, [r7, #4]
 3095 00b0 5B69     		ldr	r3, [r3, #20]
 3096 00b2 5B08     		lsrs	r3, r3, #1
 3097 00b4 591E     		subs	r1, r3, #1
 3098 00b6 4FF0C063 		mov	r3, #100663296
 3099 00ba 7B62     		str	r3, [r7, #36]
 3100              	.LBB136:
 3101              	.LBB137:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3102              		.loc 2 531 0
 3103 00bc 7B6A     		ldr	r3, [r7, #36]
 3104              		.syntax unified
 3105              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3106 00be 93FAA3F3 		rbit r3, r3
 3107              	@ 0 "" 2
 3108              		.thumb
 3109              		.syntax unified
 3110 00c2 3B62     		str	r3, [r7, #32]
 3111              		.loc 2 544 0
 3112 00c4 3B6A     		ldr	r3, [r7, #32]
 3113              	.LBE137:
 3114              	.LBE136:
 3115              		.loc 1 1616 0
 3116 00c6 B3FA83F3 		clz	r3, r3
 3117 00ca 01FA03F3 		lsl	r3, r1, r3
 3118 00ce 1343     		orrs	r3, r3, r2
 3119 00d0 0361     		str	r3, [r0, #16]
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */    
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
 3120              		.loc 1 1618 0
 3121 00d2 1449     		ldr	r1, .L247
 3122 00d4 134B     		ldr	r3, .L247
 3123 00d6 1A69     		ldr	r2, [r3, #16]
 3124 00d8 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccVwptKZ.s 			page 99


 3125 00da 9B69     		ldr	r3, [r3, #24]
 3126 00dc 1343     		orrs	r3, r3, r2
 3127 00de 0B61     		str	r3, [r1, #16]
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
 3128              		.loc 1 1621 0
 3129 00e0 104A     		ldr	r2, .L247
 3130 00e2 104B     		ldr	r3, .L247
 3131 00e4 1B68     		ldr	r3, [r3]
 3132 00e6 43F08063 		orr	r3, r3, #67108864
 3133 00ea 1360     		str	r3, [r2]
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 3134              		.loc 1 1624 0
 3135 00ec FFF7FEFF 		bl	HAL_GetTick
 3136 00f0 B862     		str	r0, [r7, #40]
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 3137              		.loc 1 1627 0
 3138 00f2 0AE0     		b	.L244
 3139              	.L245:
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3140              		.loc 1 1629 0
 3141 00f4 FFF7FEFF 		bl	HAL_GetTick
 3142 00f8 0246     		mov	r2, r0
 3143 00fa BB6A     		ldr	r3, [r7, #40]
 3144 00fc D31A     		subs	r3, r2, r3
 3145 00fe 022B     		cmp	r3, #2
 3146 0100 03D9     		bls	.L244
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 3147              		.loc 1 1631 0
 3148 0102 0323     		movs	r3, #3
 3149 0104 87F82F30 		strb	r3, [r7, #47]
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3150              		.loc 1 1632 0
 3151 0108 05E0     		b	.L239
 3152              	.L244:
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3153              		.loc 1 1627 0
 3154 010a 064B     		ldr	r3, .L247
 3155 010c 1B68     		ldr	r3, [r3]
 3156 010e 03F00063 		and	r3, r3, #134217728
 3157 0112 002B     		cmp	r3, #0
 3158 0114 EED0     		beq	.L245
 3159              	.L239:
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3160              		.loc 1 1637 0
 3161 0116 97F82F30 		ldrb	r3, [r7, #47]	@ zero_extendqisi2
ARM GAS  /tmp/ccVwptKZ.s 			page 100


1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3162              		.loc 1 1638 0
 3163 011a 1846     		mov	r0, r3
 3164 011c 3037     		adds	r7, r7, #48
 3165              	.LCFI19:
 3166              		.cfi_def_cfa_offset 8
 3167 011e BD46     		mov	sp, r7
 3168              	.LCFI20:
 3169              		.cfi_def_cfa_register 13
 3170              		@ sp needed
 3171 0120 80BD     		pop	{r7, pc}
 3172              	.L248:
 3173 0122 00BF     		.align	2
 3174              	.L247:
 3175 0124 00100240 		.word	1073876992
 3176              		.cfi_endproc
 3177              	.LFE129:
 3179              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 3180              		.align	1
 3181              		.global	HAL_RCCEx_DisablePLLSAI1
 3182              		.syntax unified
 3183              		.thumb
 3184              		.thumb_func
 3185              		.fpu fpv4-sp-d16
 3187              	HAL_RCCEx_DisablePLLSAI1:
 3188              	.LFB130:
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3189              		.loc 1 1645 0
 3190              		.cfi_startproc
 3191              		@ args = 0, pretend = 0, frame = 8
 3192              		@ frame_needed = 1, uses_anonymous_args = 0
 3193 0000 80B5     		push	{r7, lr}
 3194              	.LCFI21:
 3195              		.cfi_def_cfa_offset 8
 3196              		.cfi_offset 7, -8
 3197              		.cfi_offset 14, -4
 3198 0002 82B0     		sub	sp, sp, #8
 3199              	.LCFI22:
 3200              		.cfi_def_cfa_offset 16
 3201 0004 00AF     		add	r7, sp, #0
 3202              	.LCFI23:
 3203              		.cfi_def_cfa_register 7
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
 3204              		.loc 1 1646 0
 3205 0006 0023     		movs	r3, #0
 3206 0008 3B60     		str	r3, [r7]
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3207              		.loc 1 1647 0
 3208 000a 0023     		movs	r3, #0
 3209 000c FB71     		strb	r3, [r7, #7]
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccVwptKZ.s 			page 101


1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
 3210              		.loc 1 1650 0
 3211 000e 1C4A     		ldr	r2, .L255
 3212 0010 1B4B     		ldr	r3, .L255
 3213 0012 1B68     		ldr	r3, [r3]
 3214 0014 23F08063 		bic	r3, r3, #67108864
 3215 0018 1360     		str	r3, [r2]
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3216              		.loc 1 1653 0
 3217 001a FFF7FEFF 		bl	HAL_GetTick
 3218 001e 3860     		str	r0, [r7]
1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 3219              		.loc 1 1656 0
 3220 0020 09E0     		b	.L250
 3221              	.L252:
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 3222              		.loc 1 1658 0
 3223 0022 FFF7FEFF 		bl	HAL_GetTick
 3224 0026 0246     		mov	r2, r0
 3225 0028 3B68     		ldr	r3, [r7]
 3226 002a D31A     		subs	r3, r2, r3
 3227 002c 022B     		cmp	r3, #2
 3228 002e 02D9     		bls	.L250
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3229              		.loc 1 1660 0
 3230 0030 0323     		movs	r3, #3
 3231 0032 FB71     		strb	r3, [r7, #7]
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3232              		.loc 1 1661 0
 3233 0034 05E0     		b	.L251
 3234              	.L250:
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3235              		.loc 1 1656 0
 3236 0036 124B     		ldr	r3, .L255
 3237 0038 1B68     		ldr	r3, [r3]
 3238 003a 03F00063 		and	r3, r3, #134217728
 3239 003e 002B     		cmp	r3, #0
 3240 0040 EFD1     		bne	.L252
 3241              	.L251:
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */    
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1
 3242              		.loc 1 1666 0
 3243 0042 0F4A     		ldr	r2, .L255
 3244 0044 0E4B     		ldr	r3, .L255
 3245 0046 1B69     		ldr	r3, [r3, #16]
 3246 0048 23F08873 		bic	r3, r3, #17825792
 3247 004c 23F48033 		bic	r3, r3, #65536
ARM GAS  /tmp/ccVwptKZ.s 			page 102


 3248 0050 1361     		str	r3, [r2, #16]
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 3249              		.loc 1 1669 0
 3250 0052 0B4B     		ldr	r3, .L255
 3251 0054 1B68     		ldr	r3, [r3]
 3252 0056 03F00073 		and	r3, r3, #33554432
 3253 005a 002B     		cmp	r3, #0
 3254 005c 0BD1     		bne	.L253
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       && 
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 3255              		.loc 1 1672 0
 3256 005e 084B     		ldr	r3, .L255
 3257 0060 1B68     		ldr	r3, [r3]
 3258 0062 03F00053 		and	r3, r3, #536870912
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 3259              		.loc 1 1671 0
 3260 0066 002B     		cmp	r3, #0
 3261 0068 05D1     		bne	.L253
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     )
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {  
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3262              		.loc 1 1676 0
 3263 006a 054A     		ldr	r2, .L255
 3264 006c 044B     		ldr	r3, .L255
 3265 006e DB68     		ldr	r3, [r3, #12]
 3266 0070 23F00303 		bic	r3, r3, #3
 3267 0074 D360     		str	r3, [r2, #12]
 3268              	.L253:
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3269              		.loc 1 1679 0
 3270 0076 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3271              		.loc 1 1680 0
 3272 0078 1846     		mov	r0, r3
 3273 007a 0837     		adds	r7, r7, #8
 3274              	.LCFI24:
 3275              		.cfi_def_cfa_offset 8
 3276 007c BD46     		mov	sp, r7
 3277              	.LCFI25:
 3278              		.cfi_def_cfa_register 13
 3279              		@ sp needed
 3280 007e 80BD     		pop	{r7, pc}
 3281              	.L256:
 3282              		.align	2
 3283              	.L255:
 3284 0080 00100240 		.word	1073876992
 3285              		.cfi_endproc
 3286              	.LFE130:
 3288              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3289              		.align	1
 3290              		.global	HAL_RCCEx_EnablePLLSAI2
ARM GAS  /tmp/ccVwptKZ.s 			page 103


 3291              		.syntax unified
 3292              		.thumb
 3293              		.thumb_func
 3294              		.fpu fpv4-sp-d16
 3296              	HAL_RCCEx_EnablePLLSAI2:
 3297              	.LFB131:
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3298              		.loc 1 1691 0
 3299              		.cfi_startproc
 3300              		@ args = 0, pretend = 0, frame = 40
 3301              		@ frame_needed = 1, uses_anonymous_args = 0
 3302 0000 80B5     		push	{r7, lr}
 3303              	.LCFI26:
 3304              		.cfi_def_cfa_offset 8
 3305              		.cfi_offset 7, -8
 3306              		.cfi_offset 14, -4
 3307 0002 8AB0     		sub	sp, sp, #40
 3308              	.LCFI27:
 3309              		.cfi_def_cfa_offset 48
 3310 0004 00AF     		add	r7, sp, #0
 3311              	.LCFI28:
 3312              		.cfi_def_cfa_register 7
 3313 0006 7860     		str	r0, [r7, #4]
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
 3314              		.loc 1 1692 0
 3315 0008 0023     		movs	r3, #0
 3316 000a 3B62     		str	r3, [r7, #32]
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3317              		.loc 1 1693 0
 3318 000c 0023     		movs	r3, #0
 3319 000e 87F82730 		strb	r3, [r7, #39]
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source));
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M));
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3320              		.loc 1 1704 0
 3321 0012 3B4A     		ldr	r2, .L268
 3322 0014 3A4B     		ldr	r3, .L268
 3323 0016 1B68     		ldr	r3, [r3]
 3324 0018 23F08053 		bic	r3, r3, #268435456
ARM GAS  /tmp/ccVwptKZ.s 			page 104


 3325 001c 1360     		str	r3, [r2]
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3326              		.loc 1 1707 0
 3327 001e FFF7FEFF 		bl	HAL_GetTick
 3328 0022 3862     		str	r0, [r7, #32]
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 3329              		.loc 1 1710 0
 3330 0024 0AE0     		b	.L258
 3331              	.L260:
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3332              		.loc 1 1712 0
 3333 0026 FFF7FEFF 		bl	HAL_GetTick
 3334 002a 0246     		mov	r2, r0
 3335 002c 3B6A     		ldr	r3, [r7, #32]
 3336 002e D31A     		subs	r3, r2, r3
 3337 0030 022B     		cmp	r3, #2
 3338 0032 03D9     		bls	.L258
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3339              		.loc 1 1714 0
 3340 0034 0323     		movs	r3, #3
 3341 0036 87F82730 		strb	r3, [r7, #39]
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3342              		.loc 1 1715 0
 3343 003a 05E0     		b	.L259
 3344              	.L258:
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3345              		.loc 1 1710 0
 3346 003c 304B     		ldr	r3, .L268
 3347 003e 1B68     		ldr	r3, [r3]
 3348 0040 03F00053 		and	r3, r3, #536870912
 3349 0044 002B     		cmp	r3, #0
 3350 0046 EED1     		bne	.L260
 3351              	.L259:
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)    
 3352              		.loc 1 1719 0
 3353 0048 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 3354 004c 002B     		cmp	r3, #0
 3355 004e 51D1     		bne	.L261
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
 3356              		.loc 1 1723 0
 3357 0050 2B48     		ldr	r0, .L268
 3358 0052 7B68     		ldr	r3, [r7, #4]
 3359 0054 9A68     		ldr	r2, [r3, #8]
 3360 0056 4FF4FE43 		mov	r3, #32512
 3361 005a FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccVwptKZ.s 			page 105


 3362              	.LBB138:
 3363              	.LBB139:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3364              		.loc 2 531 0
 3365 005c FB68     		ldr	r3, [r7, #12]
 3366              		.syntax unified
 3367              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3368 005e 93FAA3F3 		rbit r3, r3
 3369              	@ 0 "" 2
 3370              		.thumb
 3371              		.syntax unified
 3372 0062 BB60     		str	r3, [r7, #8]
 3373              		.loc 2 544 0
 3374 0064 BB68     		ldr	r3, [r7, #8]
 3375              	.LBE139:
 3376              	.LBE138:
 3377              		.loc 1 1723 0
 3378 0066 B3FA83F3 		clz	r3, r3
 3379 006a 9A40     		lsls	r2, r2, r3
 3380 006c 7B68     		ldr	r3, [r7, #4]
 3381 006e DB68     		ldr	r3, [r3, #12]
 3382 0070 1909     		lsrs	r1, r3, #4
 3383 0072 4FF40033 		mov	r3, #131072
 3384 0076 7B61     		str	r3, [r7, #20]
 3385              	.LBB140:
 3386              	.LBB141:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3387              		.loc 2 531 0
 3388 0078 7B69     		ldr	r3, [r7, #20]
 3389              		.syntax unified
 3390              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3391 007a 93FAA3F3 		rbit r3, r3
 3392              	@ 0 "" 2
 3393              		.thumb
 3394              		.syntax unified
 3395 007e 3B61     		str	r3, [r7, #16]
 3396              		.loc 2 544 0
 3397 0080 3B69     		ldr	r3, [r7, #16]
 3398              	.LBE141:
 3399              	.LBE140:
 3400              		.loc 1 1723 0
 3401 0082 B3FA83F3 		clz	r3, r3
 3402 0086 01FA03F3 		lsl	r3, r1, r3
 3403 008a 1A43     		orrs	r2, r2, r3
 3404 008c 7B68     		ldr	r3, [r7, #4]
 3405 008e 1B69     		ldr	r3, [r3, #16]
 3406 0090 5B08     		lsrs	r3, r3, #1
 3407 0092 591E     		subs	r1, r3, #1
 3408 0094 4FF0C063 		mov	r3, #100663296
 3409 0098 FB61     		str	r3, [r7, #28]
 3410              	.LBB142:
 3411              	.LBB143:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3412              		.loc 2 531 0
 3413 009a FB69     		ldr	r3, [r7, #28]
 3414              		.syntax unified
 3415              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccVwptKZ.s 			page 106


 3416 009c 93FAA3F3 		rbit r3, r3
 3417              	@ 0 "" 2
 3418              		.thumb
 3419              		.syntax unified
 3420 00a0 BB61     		str	r3, [r7, #24]
 3421              		.loc 2 544 0
 3422 00a2 BB69     		ldr	r3, [r7, #24]
 3423              	.LBE143:
 3424              	.LBE142:
 3425              		.loc 1 1723 0
 3426 00a4 B3FA83F3 		clz	r3, r3
 3427 00a8 01FA03F3 		lsl	r3, r1, r3
 3428 00ac 1343     		orrs	r3, r3, r2
 3429 00ae 4361     		str	r3, [r0, #20]
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */    
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
 3430              		.loc 1 1725 0
 3431 00b0 1349     		ldr	r1, .L268
 3432 00b2 134B     		ldr	r3, .L268
 3433 00b4 5A69     		ldr	r2, [r3, #20]
 3434 00b6 7B68     		ldr	r3, [r7, #4]
 3435 00b8 5B69     		ldr	r3, [r3, #20]
 3436 00ba 1343     		orrs	r3, r3, r2
 3437 00bc 4B61     		str	r3, [r1, #20]
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
 3438              		.loc 1 1728 0
 3439 00be 104A     		ldr	r2, .L268
 3440 00c0 0F4B     		ldr	r3, .L268
 3441 00c2 1B68     		ldr	r3, [r3]
 3442 00c4 43F08053 		orr	r3, r3, #268435456
 3443 00c8 1360     		str	r3, [r2]
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 3444              		.loc 1 1731 0
 3445 00ca FFF7FEFF 		bl	HAL_GetTick
 3446 00ce 3862     		str	r0, [r7, #32]
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 3447              		.loc 1 1734 0
 3448 00d0 0AE0     		b	.L265
 3449              	.L266:
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3450              		.loc 1 1736 0
 3451 00d2 FFF7FEFF 		bl	HAL_GetTick
 3452 00d6 0246     		mov	r2, r0
 3453 00d8 3B6A     		ldr	r3, [r7, #32]
 3454 00da D31A     		subs	r3, r2, r3
 3455 00dc 022B     		cmp	r3, #2
 3456 00de 03D9     		bls	.L265
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 3457              		.loc 1 1738 0
ARM GAS  /tmp/ccVwptKZ.s 			page 107


 3458 00e0 0323     		movs	r3, #3
 3459 00e2 87F82730 		strb	r3, [r7, #39]
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3460              		.loc 1 1739 0
 3461 00e6 05E0     		b	.L261
 3462              	.L265:
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3463              		.loc 1 1734 0
 3464 00e8 054B     		ldr	r3, .L268
 3465 00ea 1B68     		ldr	r3, [r3]
 3466 00ec 03F00053 		and	r3, r3, #536870912
 3467 00f0 002B     		cmp	r3, #0
 3468 00f2 EED0     		beq	.L266
 3469              	.L261:
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3470              		.loc 1 1744 0
 3471 00f4 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3472              		.loc 1 1745 0
 3473 00f8 1846     		mov	r0, r3
 3474 00fa 2837     		adds	r7, r7, #40
 3475              	.LCFI29:
 3476              		.cfi_def_cfa_offset 8
 3477 00fc BD46     		mov	sp, r7
 3478              	.LCFI30:
 3479              		.cfi_def_cfa_register 13
 3480              		@ sp needed
 3481 00fe 80BD     		pop	{r7, pc}
 3482              	.L269:
 3483              		.align	2
 3484              	.L268:
 3485 0100 00100240 		.word	1073876992
 3486              		.cfi_endproc
 3487              	.LFE131:
 3489              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3490              		.align	1
 3491              		.global	HAL_RCCEx_DisablePLLSAI2
 3492              		.syntax unified
 3493              		.thumb
 3494              		.thumb_func
 3495              		.fpu fpv4-sp-d16
 3497              	HAL_RCCEx_DisablePLLSAI2:
 3498              	.LFB132:
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3499              		.loc 1 1752 0
 3500              		.cfi_startproc
 3501              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccVwptKZ.s 			page 108


 3502              		@ frame_needed = 1, uses_anonymous_args = 0
 3503 0000 80B5     		push	{r7, lr}
 3504              	.LCFI31:
 3505              		.cfi_def_cfa_offset 8
 3506              		.cfi_offset 7, -8
 3507              		.cfi_offset 14, -4
 3508 0002 82B0     		sub	sp, sp, #8
 3509              	.LCFI32:
 3510              		.cfi_def_cfa_offset 16
 3511 0004 00AF     		add	r7, sp, #0
 3512              	.LCFI33:
 3513              		.cfi_def_cfa_register 7
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
 3514              		.loc 1 1753 0
 3515 0006 0023     		movs	r3, #0
 3516 0008 3B60     		str	r3, [r7]
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 3517              		.loc 1 1754 0
 3518 000a 0023     		movs	r3, #0
 3519 000c FB71     		strb	r3, [r7, #7]
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
 3520              		.loc 1 1757 0
 3521 000e 1C4A     		ldr	r2, .L276
 3522 0010 1B4B     		ldr	r3, .L276
 3523 0012 1B68     		ldr	r3, [r3]
 3524 0014 23F08053 		bic	r3, r3, #268435456
 3525 0018 1360     		str	r3, [r2]
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 3526              		.loc 1 1760 0
 3527 001a FFF7FEFF 		bl	HAL_GetTick
 3528 001e 3860     		str	r0, [r7]
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 3529              		.loc 1 1763 0
 3530 0020 09E0     		b	.L271
 3531              	.L273:
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 3532              		.loc 1 1765 0
 3533 0022 FFF7FEFF 		bl	HAL_GetTick
 3534 0026 0246     		mov	r2, r0
 3535 0028 3B68     		ldr	r3, [r7]
 3536 002a D31A     		subs	r3, r2, r3
 3537 002c 022B     		cmp	r3, #2
 3538 002e 02D9     		bls	.L271
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
 3539              		.loc 1 1767 0
 3540 0030 0323     		movs	r3, #3
 3541 0032 FB71     		strb	r3, [r7, #7]
1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3542              		.loc 1 1768 0
ARM GAS  /tmp/ccVwptKZ.s 			page 109


 3543 0034 05E0     		b	.L272
 3544              	.L271:
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3545              		.loc 1 1763 0
 3546 0036 124B     		ldr	r3, .L276
 3547 0038 1B68     		ldr	r3, [r3]
 3548 003a 03F00053 		and	r3, r3, #536870912
 3549 003e 002B     		cmp	r3, #0
 3550 0040 EFD1     		bne	.L273
 3551              	.L272:
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */    
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
 3552              		.loc 1 1773 0
 3553 0042 0F4A     		ldr	r2, .L276
 3554 0044 0E4B     		ldr	r3, .L276
 3555 0046 5B69     		ldr	r3, [r3, #20]
 3556 0048 23F08073 		bic	r3, r3, #16777216
 3557 004c 23F48033 		bic	r3, r3, #65536
 3558 0050 5361     		str	r3, [r2, #20]
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 3559              		.loc 1 1776 0
 3560 0052 0B4B     		ldr	r3, .L276
 3561 0054 1B68     		ldr	r3, [r3]
 3562 0056 03F00073 		and	r3, r3, #33554432
 3563 005a 002B     		cmp	r3, #0
 3564 005c 0BD1     		bne	.L274
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       && 
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 3565              		.loc 1 1778 0
 3566 005e 084B     		ldr	r3, .L276
 3567 0060 1B68     		ldr	r3, [r3]
 3568 0062 03F00063 		and	r3, r3, #134217728
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       && 
 3569              		.loc 1 1777 0
 3570 0066 002B     		cmp	r3, #0
 3571 0068 05D1     		bne	.L274
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     )
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {  
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 3572              		.loc 1 1781 0
 3573 006a 054A     		ldr	r2, .L276
 3574 006c 044B     		ldr	r3, .L276
 3575 006e DB68     		ldr	r3, [r3, #12]
 3576 0070 23F00303 		bic	r3, r3, #3
 3577 0074 D360     		str	r3, [r2, #12]
 3578              	.L274:
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 3579              		.loc 1 1784 0
 3580 0076 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
ARM GAS  /tmp/ccVwptKZ.s 			page 110


 3581              		.loc 1 1785 0
 3582 0078 1846     		mov	r0, r3
 3583 007a 0837     		adds	r7, r7, #8
 3584              	.LCFI34:
 3585              		.cfi_def_cfa_offset 8
 3586 007c BD46     		mov	sp, r7
 3587              	.LCFI35:
 3588              		.cfi_def_cfa_register 13
 3589              		@ sp needed
 3590 007e 80BD     		pop	{r7, pc}
 3591              	.L277:
 3592              		.align	2
 3593              	.L276:
 3594 0080 00100240 		.word	1073876992
 3595              		.cfi_endproc
 3596              	.LFE132:
 3598              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3599              		.align	1
 3600              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3601              		.syntax unified
 3602              		.thumb
 3603              		.thumb_func
 3604              		.fpu fpv4-sp-d16
 3606              	HAL_RCCEx_WakeUpStopCLKConfig:
 3607              	.LFB133:
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock 
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3608              		.loc 1 1800 0
 3609              		.cfi_startproc
 3610              		@ args = 0, pretend = 0, frame = 8
 3611              		@ frame_needed = 1, uses_anonymous_args = 0
 3612              		@ link register save eliminated.
 3613 0000 80B4     		push	{r7}
 3614              	.LCFI36:
 3615              		.cfi_def_cfa_offset 4
 3616              		.cfi_offset 7, -4
 3617 0002 83B0     		sub	sp, sp, #12
 3618              	.LCFI37:
 3619              		.cfi_def_cfa_offset 16
 3620 0004 00AF     		add	r7, sp, #0
 3621              	.LCFI38:
 3622              		.cfi_def_cfa_register 7
 3623 0006 7860     		str	r0, [r7, #4]
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
ARM GAS  /tmp/ccVwptKZ.s 			page 111


1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 3624              		.loc 1 1803 0
 3625 0008 0649     		ldr	r1, .L279
 3626 000a 064B     		ldr	r3, .L279
 3627 000c 9B68     		ldr	r3, [r3, #8]
 3628 000e 23F40042 		bic	r2, r3, #32768
 3629 0012 7B68     		ldr	r3, [r7, #4]
 3630 0014 1343     		orrs	r3, r3, r2
 3631 0016 8B60     		str	r3, [r1, #8]
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3632              		.loc 1 1804 0
 3633 0018 00BF     		nop
 3634 001a 0C37     		adds	r7, r7, #12
 3635              	.LCFI39:
 3636              		.cfi_def_cfa_offset 4
 3637 001c BD46     		mov	sp, r7
 3638              	.LCFI40:
 3639              		.cfi_def_cfa_register 13
 3640              		@ sp needed
 3641 001e 5DF8047B 		ldr	r7, [sp], #4
 3642              	.LCFI41:
 3643              		.cfi_restore 7
 3644              		.cfi_def_cfa_offset 0
 3645 0022 7047     		bx	lr
 3646              	.L280:
 3647              		.align	2
 3648              	.L279:
 3649 0024 00100240 		.word	1073876992
 3650              		.cfi_endproc
 3651              	.LFE133:
 3653              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3654              		.align	1
 3655              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3656              		.syntax unified
 3657              		.thumb
 3658              		.thumb_func
 3659              		.fpu fpv4-sp-d16
 3661              	HAL_RCCEx_StandbyMSIRangeConfig:
 3662              	.LFB134:
1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range 
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3663              		.loc 1 1818 0
 3664              		.cfi_startproc
 3665              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccVwptKZ.s 			page 112


 3666              		@ frame_needed = 1, uses_anonymous_args = 0
 3667              		@ link register save eliminated.
 3668 0000 80B4     		push	{r7}
 3669              	.LCFI42:
 3670              		.cfi_def_cfa_offset 4
 3671              		.cfi_offset 7, -4
 3672 0002 83B0     		sub	sp, sp, #12
 3673              	.LCFI43:
 3674              		.cfi_def_cfa_offset 16
 3675 0004 00AF     		add	r7, sp, #0
 3676              	.LCFI44:
 3677              		.cfi_def_cfa_register 7
 3678 0006 7860     		str	r0, [r7, #4]
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
 3679              		.loc 1 1821 0
 3680 0008 0849     		ldr	r1, .L282
 3681 000a 084B     		ldr	r3, .L282
 3682 000c D3F89430 		ldr	r3, [r3, #148]
 3683 0010 23F47062 		bic	r2, r3, #3840
 3684 0014 7B68     		ldr	r3, [r7, #4]
 3685 0016 1B01     		lsls	r3, r3, #4
 3686 0018 1343     		orrs	r3, r3, r2
 3687 001a C1F89430 		str	r3, [r1, #148]
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3688              		.loc 1 1822 0
 3689 001e 00BF     		nop
 3690 0020 0C37     		adds	r7, r7, #12
 3691              	.LCFI45:
 3692              		.cfi_def_cfa_offset 4
 3693 0022 BD46     		mov	sp, r7
 3694              	.LCFI46:
 3695              		.cfi_def_cfa_register 13
 3696              		@ sp needed
 3697 0024 5DF8047B 		ldr	r7, [sp], #4
 3698              	.LCFI47:
 3699              		.cfi_restore 7
 3700              		.cfi_def_cfa_offset 0
 3701 0028 7047     		bx	lr
 3702              	.L283:
 3703 002a 00BF     		.align	2
 3704              	.L282:
 3705 002c 00100240 		.word	1073876992
 3706              		.cfi_endproc
 3707              	.LFE134:
 3709              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 3710              		.align	1
 3711              		.global	HAL_RCCEx_EnableLSECSS
 3712              		.syntax unified
 3713              		.thumb
 3714              		.thumb_func
 3715              		.fpu fpv4-sp-d16
 3717              	HAL_RCCEx_EnableLSECSS:
 3718              	.LFB135:
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
ARM GAS  /tmp/ccVwptKZ.s 			page 113


1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3719              		.loc 1 1832 0
 3720              		.cfi_startproc
 3721              		@ args = 0, pretend = 0, frame = 0
 3722              		@ frame_needed = 1, uses_anonymous_args = 0
 3723              		@ link register save eliminated.
 3724 0000 80B4     		push	{r7}
 3725              	.LCFI48:
 3726              		.cfi_def_cfa_offset 4
 3727              		.cfi_offset 7, -4
 3728 0002 00AF     		add	r7, sp, #0
 3729              	.LCFI49:
 3730              		.cfi_def_cfa_register 7
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3731              		.loc 1 1833 0
 3732 0004 064A     		ldr	r2, .L285
 3733 0006 064B     		ldr	r3, .L285
 3734 0008 D3F89030 		ldr	r3, [r3, #144]
 3735 000c 43F02003 		orr	r3, r3, #32
 3736 0010 C2F89030 		str	r3, [r2, #144]
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3737              		.loc 1 1834 0
 3738 0014 00BF     		nop
 3739 0016 BD46     		mov	sp, r7
 3740              	.LCFI50:
 3741              		.cfi_def_cfa_register 13
 3742              		@ sp needed
 3743 0018 5DF8047B 		ldr	r7, [sp], #4
 3744              	.LCFI51:
 3745              		.cfi_restore 7
 3746              		.cfi_def_cfa_offset 0
 3747 001c 7047     		bx	lr
 3748              	.L286:
 3749 001e 00BF     		.align	2
 3750              	.L285:
 3751 0020 00100240 		.word	1073876992
 3752              		.cfi_endproc
 3753              	.LFE135:
 3755              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 3756              		.align	1
 3757              		.global	HAL_RCCEx_DisableLSECSS
 3758              		.syntax unified
 3759              		.thumb
 3760              		.thumb_func
 3761              		.fpu fpv4-sp-d16
 3763              	HAL_RCCEx_DisableLSECSS:
 3764              	.LFB136:
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
ARM GAS  /tmp/ccVwptKZ.s 			page 114


1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3765              		.loc 1 1842 0
 3766              		.cfi_startproc
 3767              		@ args = 0, pretend = 0, frame = 0
 3768              		@ frame_needed = 1, uses_anonymous_args = 0
 3769              		@ link register save eliminated.
 3770 0000 80B4     		push	{r7}
 3771              	.LCFI52:
 3772              		.cfi_def_cfa_offset 4
 3773              		.cfi_offset 7, -4
 3774 0002 00AF     		add	r7, sp, #0
 3775              	.LCFI53:
 3776              		.cfi_def_cfa_register 7
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3777              		.loc 1 1843 0
 3778 0004 094A     		ldr	r2, .L288
 3779 0006 094B     		ldr	r3, .L288
 3780 0008 D3F89030 		ldr	r3, [r3, #144]
 3781 000c 23F02003 		bic	r3, r3, #32
 3782 0010 C2F89030 		str	r3, [r2, #144]
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 3783              		.loc 1 1846 0
 3784 0014 054A     		ldr	r2, .L288
 3785 0016 054B     		ldr	r3, .L288
 3786 0018 9B69     		ldr	r3, [r3, #24]
 3787 001a 23F40073 		bic	r3, r3, #512
 3788 001e 9361     		str	r3, [r2, #24]
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3789              		.loc 1 1847 0
 3790 0020 00BF     		nop
 3791 0022 BD46     		mov	sp, r7
 3792              	.LCFI54:
 3793              		.cfi_def_cfa_register 13
 3794              		@ sp needed
 3795 0024 5DF8047B 		ldr	r7, [sp], #4
 3796              	.LCFI55:
 3797              		.cfi_restore 7
 3798              		.cfi_def_cfa_offset 0
 3799 0028 7047     		bx	lr
 3800              	.L289:
 3801 002a 00BF     		.align	2
 3802              	.L288:
 3803 002c 00100240 		.word	1073876992
 3804              		.cfi_endproc
 3805              	.LFE136:
 3807              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 3808              		.align	1
 3809              		.global	HAL_RCCEx_EnableLSECSS_IT
 3810              		.syntax unified
 3811              		.thumb
 3812              		.thumb_func
ARM GAS  /tmp/ccVwptKZ.s 			page 115


 3813              		.fpu fpv4-sp-d16
 3815              	HAL_RCCEx_EnableLSECSS_IT:
 3816              	.LFB137:
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3817              		.loc 1 1855 0
 3818              		.cfi_startproc
 3819              		@ args = 0, pretend = 0, frame = 0
 3820              		@ frame_needed = 1, uses_anonymous_args = 0
 3821              		@ link register save eliminated.
 3822 0000 80B4     		push	{r7}
 3823              	.LCFI56:
 3824              		.cfi_def_cfa_offset 4
 3825              		.cfi_offset 7, -4
 3826 0002 00AF     		add	r7, sp, #0
 3827              	.LCFI57:
 3828              		.cfi_def_cfa_register 7
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3829              		.loc 1 1857 0
 3830 0004 0F4A     		ldr	r2, .L291
 3831 0006 0F4B     		ldr	r3, .L291
 3832 0008 D3F89030 		ldr	r3, [r3, #144]
 3833 000c 43F02003 		orr	r3, r3, #32
 3834 0010 C2F89030 		str	r3, [r2, #144]
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 3835              		.loc 1 1860 0
 3836 0014 0B4A     		ldr	r2, .L291
 3837 0016 0B4B     		ldr	r3, .L291
 3838 0018 9B69     		ldr	r3, [r3, #24]
 3839 001a 43F40073 		orr	r3, r3, #512
 3840 001e 9361     		str	r3, [r2, #24]
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 3841              		.loc 1 1863 0
 3842 0020 094A     		ldr	r2, .L291+4
 3843 0022 094B     		ldr	r3, .L291+4
 3844 0024 1B68     		ldr	r3, [r3]
 3845 0026 43F40023 		orr	r3, r3, #524288
 3846 002a 1360     		str	r3, [r2]
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 3847              		.loc 1 1864 0
 3848 002c 064A     		ldr	r2, .L291+4
 3849 002e 064B     		ldr	r3, .L291+4
 3850 0030 9B68     		ldr	r3, [r3, #8]
 3851 0032 43F40023 		orr	r3, r3, #524288
 3852 0036 9360     		str	r3, [r2, #8]
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
ARM GAS  /tmp/ccVwptKZ.s 			page 116


 3853              		.loc 1 1865 0
 3854 0038 00BF     		nop
 3855 003a BD46     		mov	sp, r7
 3856              	.LCFI58:
 3857              		.cfi_def_cfa_register 13
 3858              		@ sp needed
 3859 003c 5DF8047B 		ldr	r7, [sp], #4
 3860              	.LCFI59:
 3861              		.cfi_restore 7
 3862              		.cfi_def_cfa_offset 0
 3863 0040 7047     		bx	lr
 3864              	.L292:
 3865 0042 00BF     		.align	2
 3866              	.L291:
 3867 0044 00100240 		.word	1073876992
 3868 0048 00040140 		.word	1073808384
 3869              		.cfi_endproc
 3870              	.LFE137:
 3872              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 3873              		.align	1
 3874              		.global	HAL_RCCEx_LSECSS_IRQHandler
 3875              		.syntax unified
 3876              		.thumb
 3877              		.thumb_func
 3878              		.fpu fpv4-sp-d16
 3880              	HAL_RCCEx_LSECSS_IRQHandler:
 3881              	.LFB138:
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3882              		.loc 1 1872 0
 3883              		.cfi_startproc
 3884              		@ args = 0, pretend = 0, frame = 0
 3885              		@ frame_needed = 1, uses_anonymous_args = 0
 3886 0000 80B5     		push	{r7, lr}
 3887              	.LCFI60:
 3888              		.cfi_def_cfa_offset 8
 3889              		.cfi_offset 7, -8
 3890              		.cfi_offset 14, -4
 3891 0002 00AF     		add	r7, sp, #0
 3892              	.LCFI61:
 3893              		.cfi_def_cfa_register 7
1873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
1874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 3894              		.loc 1 1874 0
 3895 0004 074B     		ldr	r3, .L296
 3896 0006 DB69     		ldr	r3, [r3, #28]
 3897 0008 03F40073 		and	r3, r3, #512
 3898 000c B3F5007F 		cmp	r3, #512
 3899 0010 05D1     		bne	.L295
1875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
1877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
ARM GAS  /tmp/ccVwptKZ.s 			page 117


 3900              		.loc 1 1877 0
 3901 0012 FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
1878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
1880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 3902              		.loc 1 1880 0
 3903 0016 034B     		ldr	r3, .L296
 3904 0018 4FF40072 		mov	r2, #512
 3905 001c 1A62     		str	r2, [r3, #32]
 3906              	.L295:
1881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }                                                                            
 3907              		.loc 1 1882 0
 3908 001e 00BF     		nop
 3909 0020 80BD     		pop	{r7, pc}
 3910              	.L297:
 3911 0022 00BF     		.align	2
 3912              	.L296:
 3913 0024 00100240 		.word	1073876992
 3914              		.cfi_endproc
 3915              	.LFE138:
 3917              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 3918              		.align	1
 3919              		.weak	HAL_RCCEx_LSECSS_Callback
 3920              		.syntax unified
 3921              		.thumb
 3922              		.thumb_func
 3923              		.fpu fpv4-sp-d16
 3925              	HAL_RCCEx_LSECSS_Callback:
 3926              	.LFB139:
1883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
1886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
1887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
1889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3927              		.loc 1 1889 0
 3928              		.cfi_startproc
 3929              		@ args = 0, pretend = 0, frame = 0
 3930              		@ frame_needed = 1, uses_anonymous_args = 0
 3931              		@ link register save eliminated.
 3932 0000 80B4     		push	{r7}
 3933              	.LCFI62:
 3934              		.cfi_def_cfa_offset 4
 3935              		.cfi_offset 7, -4
 3936 0002 00AF     		add	r7, sp, #0
 3937              	.LCFI63:
 3938              		.cfi_def_cfa_register 7
1890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
1892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
1893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3939              		.loc 1 1893 0
 3940 0004 00BF     		nop
 3941 0006 BD46     		mov	sp, r7
 3942              	.LCFI64:
ARM GAS  /tmp/ccVwptKZ.s 			page 118


 3943              		.cfi_def_cfa_register 13
 3944              		@ sp needed
 3945 0008 5DF8047B 		ldr	r7, [sp], #4
 3946              	.LCFI65:
 3947              		.cfi_restore 7
 3948              		.cfi_def_cfa_offset 0
 3949 000c 7047     		bx	lr
 3950              		.cfi_endproc
 3951              	.LFE139:
 3953              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 3954              		.align	1
 3955              		.global	HAL_RCCEx_EnableLSCO
 3956              		.syntax unified
 3957              		.thumb
 3958              		.thumb_func
 3959              		.fpu fpv4-sp-d16
 3961              	HAL_RCCEx_EnableLSCO:
 3962              	.LFB140:
1894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
1897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
1898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
1899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
1900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
1901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
1904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 3963              		.loc 1 1904 0
 3964              		.cfi_startproc
 3965              		@ args = 0, pretend = 0, frame = 40
 3966              		@ frame_needed = 1, uses_anonymous_args = 0
 3967 0000 80B5     		push	{r7, lr}
 3968              	.LCFI66:
 3969              		.cfi_def_cfa_offset 8
 3970              		.cfi_offset 7, -8
 3971              		.cfi_offset 14, -4
 3972 0002 8AB0     		sub	sp, sp, #40
 3973              	.LCFI67:
 3974              		.cfi_def_cfa_offset 48
 3975 0004 00AF     		add	r7, sp, #0
 3976              	.LCFI68:
 3977              		.cfi_def_cfa_register 7
 3978 0006 7860     		str	r0, [r7, #4]
1905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3979              		.loc 1 1906 0
 3980 0008 0023     		movs	r3, #0
 3981 000a 87F82730 		strb	r3, [r7, #39]
1907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3982              		.loc 1 1907 0
 3983 000e 0023     		movs	r3, #0
 3984 0010 87F82630 		strb	r3, [r7, #38]
 3985              	.LBB144:
1908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
ARM GAS  /tmp/ccVwptKZ.s 			page 119


1910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
1911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
1913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
 3986              		.loc 1 1913 0
 3987 0014 2D4A     		ldr	r2, .L305
 3988 0016 2D4B     		ldr	r3, .L305
 3989 0018 DB6C     		ldr	r3, [r3, #76]
 3990 001a 43F00103 		orr	r3, r3, #1
 3991 001e D364     		str	r3, [r2, #76]
 3992 0020 2A4B     		ldr	r3, .L305
 3993 0022 DB6C     		ldr	r3, [r3, #76]
 3994 0024 03F00103 		and	r3, r3, #1
 3995 0028 FB60     		str	r3, [r7, #12]
 3996 002a FB68     		ldr	r3, [r7, #12]
 3997              	.LBE144:
1914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
1916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 3998              		.loc 1 1916 0
 3999 002c 0423     		movs	r3, #4
 4000 002e 3B61     		str	r3, [r7, #16]
1917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 4001              		.loc 1 1917 0
 4002 0030 0323     		movs	r3, #3
 4003 0032 7B61     		str	r3, [r7, #20]
1918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 4004              		.loc 1 1918 0
 4005 0034 0223     		movs	r3, #2
 4006 0036 FB61     		str	r3, [r7, #28]
1919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 4007              		.loc 1 1919 0
 4008 0038 0023     		movs	r3, #0
 4009 003a BB61     		str	r3, [r7, #24]
1920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 4010              		.loc 1 1920 0
 4011 003c 07F11003 		add	r3, r7, #16
 4012 0040 1946     		mov	r1, r3
 4013 0042 4FF09040 		mov	r0, #1207959552
 4014 0046 FFF7FEFF 		bl	HAL_GPIO_Init
1921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
1923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 4015              		.loc 1 1923 0
 4016 004a 204B     		ldr	r3, .L305
 4017 004c 9B6D     		ldr	r3, [r3, #88]
 4018 004e 03F08053 		and	r3, r3, #268435456
 4019 0052 002B     		cmp	r3, #0
 4020 0054 0ED1     		bne	.L300
 4021              	.LBB145:
1924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 4022              		.loc 1 1925 0
 4023 0056 1D4A     		ldr	r2, .L305
 4024 0058 1C4B     		ldr	r3, .L305
 4025 005a 9B6D     		ldr	r3, [r3, #88]
 4026 005c 43F08053 		orr	r3, r3, #268435456
ARM GAS  /tmp/ccVwptKZ.s 			page 120


 4027 0060 9365     		str	r3, [r2, #88]
 4028 0062 1A4B     		ldr	r3, .L305
 4029 0064 9B6D     		ldr	r3, [r3, #88]
 4030 0066 03F08053 		and	r3, r3, #268435456
 4031 006a BB60     		str	r3, [r7, #8]
 4032 006c BB68     		ldr	r3, [r7, #8]
 4033              	.LBE145:
1926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 4034              		.loc 1 1926 0
 4035 006e 0123     		movs	r3, #1
 4036 0070 87F82730 		strb	r3, [r7, #39]
 4037              	.L300:
1927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 4038              		.loc 1 1928 0
 4039 0074 164B     		ldr	r3, .L305+4
 4040 0076 1B68     		ldr	r3, [r3]
 4041 0078 03F48073 		and	r3, r3, #256
 4042 007c 002B     		cmp	r3, #0
 4043 007e 04D1     		bne	.L301
1929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 4044              		.loc 1 1930 0
 4045 0080 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 4046              		.loc 1 1931 0
 4047 0084 0123     		movs	r3, #1
 4048 0086 87F82630 		strb	r3, [r7, #38]
 4049              	.L301:
1932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 4050              		.loc 1 1934 0
 4051 008a 1049     		ldr	r1, .L305
 4052 008c 0F4B     		ldr	r3, .L305
 4053 008e D3F89030 		ldr	r3, [r3, #144]
 4054 0092 23F04072 		bic	r2, r3, #50331648
 4055 0096 7B68     		ldr	r3, [r7, #4]
 4056 0098 1343     		orrs	r3, r3, r2
 4057 009a 43F08073 		orr	r3, r3, #16777216
 4058 009e C1F89030 		str	r3, [r1, #144]
1935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 4059              		.loc 1 1936 0
 4060 00a2 97F82630 		ldrb	r3, [r7, #38]	@ zero_extendqisi2
 4061 00a6 012B     		cmp	r3, #1
 4062 00a8 01D1     		bne	.L302
1937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 4063              		.loc 1 1938 0
 4064 00aa FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 4065              	.L302:
1939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 4066              		.loc 1 1940 0
 4067 00ae 97F82730 		ldrb	r3, [r7, #39]	@ zero_extendqisi2
 4068 00b2 012B     		cmp	r3, #1
ARM GAS  /tmp/ccVwptKZ.s 			page 121


 4069 00b4 05D1     		bne	.L304
1941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 4070              		.loc 1 1942 0
 4071 00b6 054A     		ldr	r2, .L305
 4072 00b8 044B     		ldr	r3, .L305
 4073 00ba 9B6D     		ldr	r3, [r3, #88]
 4074 00bc 23F08053 		bic	r3, r3, #268435456
 4075 00c0 9365     		str	r3, [r2, #88]
 4076              	.L304:
1943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4077              		.loc 1 1944 0
 4078 00c2 00BF     		nop
 4079 00c4 2837     		adds	r7, r7, #40
 4080              	.LCFI69:
 4081              		.cfi_def_cfa_offset 8
 4082 00c6 BD46     		mov	sp, r7
 4083              	.LCFI70:
 4084              		.cfi_def_cfa_register 13
 4085              		@ sp needed
 4086 00c8 80BD     		pop	{r7, pc}
 4087              	.L306:
 4088 00ca 00BF     		.align	2
 4089              	.L305:
 4090 00cc 00100240 		.word	1073876992
 4091 00d0 00700040 		.word	1073770496
 4092              		.cfi_endproc
 4093              	.LFE140:
 4095              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 4096              		.align	1
 4097              		.global	HAL_RCCEx_DisableLSCO
 4098              		.syntax unified
 4099              		.thumb
 4100              		.thumb_func
 4101              		.fpu fpv4-sp-d16
 4103              	HAL_RCCEx_DisableLSCO:
 4104              	.LFB141:
1945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
1948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
1951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4105              		.loc 1 1951 0
 4106              		.cfi_startproc
 4107              		@ args = 0, pretend = 0, frame = 8
 4108              		@ frame_needed = 1, uses_anonymous_args = 0
 4109 0000 80B5     		push	{r7, lr}
 4110              	.LCFI71:
 4111              		.cfi_def_cfa_offset 8
 4112              		.cfi_offset 7, -8
 4113              		.cfi_offset 14, -4
 4114 0002 82B0     		sub	sp, sp, #8
 4115              	.LCFI72:
 4116              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccVwptKZ.s 			page 122


 4117 0004 00AF     		add	r7, sp, #0
 4118              	.LCFI73:
 4119              		.cfi_def_cfa_register 7
1952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 4120              		.loc 1 1952 0
 4121 0006 0023     		movs	r3, #0
 4122 0008 FB71     		strb	r3, [r7, #7]
1953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 4123              		.loc 1 1953 0
 4124 000a 0023     		movs	r3, #0
 4125 000c BB71     		strb	r3, [r7, #6]
1954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
1956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 4126              		.loc 1 1956 0
 4127 000e 1C4B     		ldr	r3, .L313
 4128 0010 9B6D     		ldr	r3, [r3, #88]
 4129 0012 03F08053 		and	r3, r3, #268435456
 4130 0016 002B     		cmp	r3, #0
 4131 0018 0DD1     		bne	.L308
 4132              	.LBB146:
1957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 4133              		.loc 1 1958 0
 4134 001a 194A     		ldr	r2, .L313
 4135 001c 184B     		ldr	r3, .L313
 4136 001e 9B6D     		ldr	r3, [r3, #88]
 4137 0020 43F08053 		orr	r3, r3, #268435456
 4138 0024 9365     		str	r3, [r2, #88]
 4139 0026 164B     		ldr	r3, .L313
 4140 0028 9B6D     		ldr	r3, [r3, #88]
 4141 002a 03F08053 		and	r3, r3, #268435456
 4142 002e 3B60     		str	r3, [r7]
 4143 0030 3B68     		ldr	r3, [r7]
 4144              	.LBE146:
1959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 4145              		.loc 1 1959 0
 4146 0032 0123     		movs	r3, #1
 4147 0034 FB71     		strb	r3, [r7, #7]
 4148              	.L308:
1960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 4149              		.loc 1 1961 0
 4150 0036 134B     		ldr	r3, .L313+4
 4151 0038 1B68     		ldr	r3, [r3]
 4152 003a 03F48073 		and	r3, r3, #256
 4153 003e 002B     		cmp	r3, #0
 4154 0040 03D1     		bne	.L309
1962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
1964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 4155              		.loc 1 1964 0
 4156 0042 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
1965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 4157              		.loc 1 1965 0
 4158 0046 0123     		movs	r3, #1
 4159 0048 BB71     		strb	r3, [r7, #6]
ARM GAS  /tmp/ccVwptKZ.s 			page 123


 4160              	.L309:
1966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 4161              		.loc 1 1968 0
 4162 004a 0D4A     		ldr	r2, .L313
 4163 004c 0C4B     		ldr	r3, .L313
 4164 004e D3F89030 		ldr	r3, [r3, #144]
 4165 0052 23F08073 		bic	r3, r3, #16777216
 4166 0056 C2F89030 		str	r3, [r2, #144]
1969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
1970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
1971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
 4167              		.loc 1 1971 0
 4168 005a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 4169 005c 012B     		cmp	r3, #1
 4170 005e 01D1     		bne	.L310
1972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
1974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 4171              		.loc 1 1974 0
 4172 0060 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 4173              	.L310:
1975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
 4174              		.loc 1 1976 0
 4175 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4176 0066 012B     		cmp	r3, #1
 4177 0068 05D1     		bne	.L312
1977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 4178              		.loc 1 1978 0
 4179 006a 054A     		ldr	r2, .L313
 4180 006c 044B     		ldr	r3, .L313
 4181 006e 9B6D     		ldr	r3, [r3, #88]
 4182 0070 23F08053 		bic	r3, r3, #268435456
 4183 0074 9365     		str	r3, [r2, #88]
 4184              	.L312:
1979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4185              		.loc 1 1980 0
 4186 0076 00BF     		nop
 4187 0078 0837     		adds	r7, r7, #8
 4188              	.LCFI74:
 4189              		.cfi_def_cfa_offset 8
 4190 007a BD46     		mov	sp, r7
 4191              	.LCFI75:
 4192              		.cfi_def_cfa_register 13
 4193              		@ sp needed
 4194 007c 80BD     		pop	{r7, pc}
 4195              	.L314:
 4196 007e 00BF     		.align	2
 4197              	.L313:
 4198 0080 00100240 		.word	1073876992
 4199 0084 00700040 		.word	1073770496
 4200              		.cfi_endproc
 4201              	.LFE141:
ARM GAS  /tmp/ccVwptKZ.s 			page 124


 4203              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 4204              		.align	1
 4205              		.global	HAL_RCCEx_EnableMSIPLLMode
 4206              		.syntax unified
 4207              		.thumb
 4208              		.thumb_func
 4209              		.fpu fpv4-sp-d16
 4211              	HAL_RCCEx_EnableMSIPLLMode:
 4212              	.LFB142:
1981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
1984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
1985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
1986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
1989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4213              		.loc 1 1989 0
 4214              		.cfi_startproc
 4215              		@ args = 0, pretend = 0, frame = 0
 4216              		@ frame_needed = 1, uses_anonymous_args = 0
 4217              		@ link register save eliminated.
 4218 0000 80B4     		push	{r7}
 4219              	.LCFI76:
 4220              		.cfi_def_cfa_offset 4
 4221              		.cfi_offset 7, -4
 4222 0002 00AF     		add	r7, sp, #0
 4223              	.LCFI77:
 4224              		.cfi_def_cfa_register 7
1990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4225              		.loc 1 1990 0
 4226 0004 054A     		ldr	r2, .L316
 4227 0006 054B     		ldr	r3, .L316
 4228 0008 1B68     		ldr	r3, [r3]
 4229 000a 43F00403 		orr	r3, r3, #4
 4230 000e 1360     		str	r3, [r2]
1991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4231              		.loc 1 1991 0
 4232 0010 00BF     		nop
 4233 0012 BD46     		mov	sp, r7
 4234              	.LCFI78:
 4235              		.cfi_def_cfa_register 13
 4236              		@ sp needed
 4237 0014 5DF8047B 		ldr	r7, [sp], #4
 4238              	.LCFI79:
 4239              		.cfi_restore 7
 4240              		.cfi_def_cfa_offset 0
 4241 0018 7047     		bx	lr
 4242              	.L317:
 4243 001a 00BF     		.align	2
 4244              	.L316:
 4245 001c 00100240 		.word	1073876992
 4246              		.cfi_endproc
 4247              	.LFE142:
 4249              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 4250              		.align	1
ARM GAS  /tmp/ccVwptKZ.s 			page 125


 4251              		.global	HAL_RCCEx_DisableMSIPLLMode
 4252              		.syntax unified
 4253              		.thumb
 4254              		.thumb_func
 4255              		.fpu fpv4-sp-d16
 4257              	HAL_RCCEx_DisableMSIPLLMode:
 4258              	.LFB143:
1992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
1995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
1996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
1997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
1999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4259              		.loc 1 1999 0
 4260              		.cfi_startproc
 4261              		@ args = 0, pretend = 0, frame = 0
 4262              		@ frame_needed = 1, uses_anonymous_args = 0
 4263              		@ link register save eliminated.
 4264 0000 80B4     		push	{r7}
 4265              	.LCFI80:
 4266              		.cfi_def_cfa_offset 4
 4267              		.cfi_offset 7, -4
 4268 0002 00AF     		add	r7, sp, #0
 4269              	.LCFI81:
 4270              		.cfi_def_cfa_register 7
2000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 4271              		.loc 1 2000 0
 4272 0004 054A     		ldr	r2, .L319
 4273 0006 054B     		ldr	r3, .L319
 4274 0008 1B68     		ldr	r3, [r3]
 4275 000a 23F00403 		bic	r3, r3, #4
 4276 000e 1360     		str	r3, [r2]
2001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4277              		.loc 1 2001 0
 4278 0010 00BF     		nop
 4279 0012 BD46     		mov	sp, r7
 4280              	.LCFI82:
 4281              		.cfi_def_cfa_register 13
 4282              		@ sp needed
 4283 0014 5DF8047B 		ldr	r7, [sp], #4
 4284              	.LCFI83:
 4285              		.cfi_restore 7
 4286              		.cfi_def_cfa_offset 0
 4287 0018 7047     		bx	lr
 4288              	.L320:
 4289 001a 00BF     		.align	2
 4290              	.L319:
 4291 001c 00100240 		.word	1073876992
 4292              		.cfi_endproc
 4293              	.LFE143:
 4295              		.section	.text.RCCEx_PLLSAI1_Config,"ax",%progbits
 4296              		.align	1
 4297              		.syntax unified
 4298              		.thumb
 4299              		.thumb_func
ARM GAS  /tmp/ccVwptKZ.s 			page 126


 4300              		.fpu fpv4-sp-d16
 4302              	RCCEx_PLLSAI1_Config:
 4303              	.LFB144:
2002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(CRS)
2008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions 
2010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
2018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate 
2028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
2029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration 
2032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         application if synchronization is OK
2043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               
2044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
2050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
2052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
ARM GAS  /tmp/ccVwptKZ.s 			page 127


2056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from 
2060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             
2069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value = 0;
2081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
2094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
2095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
2097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
2100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
2102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << POSITION_VAL(CRS_CFGR_FELIM));
2104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
2105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
2107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
2108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << POSITION_VAL(CRS_CR_TRIM)));
2109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
ARM GAS  /tmp/ccVwptKZ.s 			page 128


2113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
2114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
2123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info 
2127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
2133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != NULL);
2134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the reload value */
2136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
2137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> POSITION_VAL(C
2140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> POSITION_VAL(CRS
2143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
2146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
2151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *        frequency.
2153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** */
2163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
2166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
2167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get timeout */
2169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
ARM GAS  /tmp/ccVwptKZ.s 			page 129


2170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
2172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   do
2173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
2175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
2177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
2179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
2183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
2186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
2189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
2193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
2196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
2199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
2203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
2206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
2209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
2213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
2216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
2219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
2223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
2226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
ARM GAS  /tmp/ccVwptKZ.s 			page 130


2227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
2229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
2233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
2236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
2238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return crsstatus;
2240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
2249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
2251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
2252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != RESET) && ((itsources & RCC_CRS_IT_SYNCOK) != RESET))
2255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
2258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
2261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != RESET) && ((itsources & RCC_CRS_IT_SYNCWARN) != RES
2264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
2267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
2270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != RESET) && ((itsources & RCC_CRS_IT_ESYNC) != RESET))
2273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
2276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
2279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != RESET) && ((itsources & RCC_CRS_IT_ERR) != RESET))
ARM GAS  /tmp/ccVwptKZ.s 			page 131


2284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != RESET)
2286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
2288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != RESET)
2290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
2292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != RESET)
2294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
2296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
2300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* user error callback */
2302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
2303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
2334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
ARM GAS  /tmp/ccVwptKZ.s 			page 132


2341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status. 
2343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   UNUSED(Error);
2353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* CRS */
2364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
2370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output cloc
2375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI1 output cl
2377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
2384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4304              		.loc 1 2384 0
 4305              		.cfi_startproc
 4306              		@ args = 0, pretend = 0, frame = 80
 4307              		@ frame_needed = 1, uses_anonymous_args = 0
 4308 0000 90B5     		push	{r4, r7, lr}
 4309              	.LCFI84:
 4310              		.cfi_def_cfa_offset 12
 4311              		.cfi_offset 4, -12
 4312              		.cfi_offset 7, -8
 4313              		.cfi_offset 14, -4
 4314 0002 95B0     		sub	sp, sp, #84
 4315              	.LCFI85:
 4316              		.cfi_def_cfa_offset 96
ARM GAS  /tmp/ccVwptKZ.s 			page 133


 4317 0004 00AF     		add	r7, sp, #0
 4318              	.LCFI86:
 4319              		.cfi_def_cfa_register 7
 4320 0006 7860     		str	r0, [r7, #4]
 4321 0008 3960     		str	r1, [r7]
2385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
 4322              		.loc 1 2385 0
 4323 000a 0023     		movs	r3, #0
 4324 000c BB64     		str	r3, [r7, #72]
2386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4325              		.loc 1 2386 0
 4326 000e 0023     		movs	r3, #0
 4327 0010 87F84F30 		strb	r3, [r7, #79]
2387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
2391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
2392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
2393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
2394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI1 clock source and divider M can be applied */
2396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 4328              		.loc 1 2396 0
 4329 0014 A34B     		ldr	r3, .L357
 4330 0016 DB68     		ldr	r3, [r3, #12]
 4331 0018 03F00303 		and	r3, r3, #3
 4332 001c 002B     		cmp	r3, #0
 4333 001e 23D0     		beq	.L322
2397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */ 
2399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 4334              		.loc 1 2399 0
 4335 0020 A04B     		ldr	r3, .L357
 4336 0022 DB68     		ldr	r3, [r3, #12]
 4337 0024 03F00302 		and	r2, r3, #3
 4338 0028 7B68     		ldr	r3, [r7, #4]
 4339 002a 1B68     		ldr	r3, [r3]
 4340 002c 9A42     		cmp	r2, r3
 4341 002e 17D1     		bne	.L323
2400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
2401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 4342              		.loc 1 2401 0
 4343 0030 7B68     		ldr	r3, [r7, #4]
 4344 0032 1B68     		ldr	r3, [r3]
2400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
 4345              		.loc 1 2400 0
 4346 0034 002B     		cmp	r3, #0
 4347 0036 13D0     		beq	.L323
2402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
2403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllS
 4348              		.loc 1 2403 0
 4349 0038 9A4B     		ldr	r3, .L357
 4350 003a DB68     		ldr	r3, [r3, #12]
 4351 003c 03F07002 		and	r2, r3, #112
 4352 0040 7023     		movs	r3, #112
 4353 0042 7B64     		str	r3, [r7, #68]
ARM GAS  /tmp/ccVwptKZ.s 			page 134


 4354              	.LBB147:
 4355              	.LBB148:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4356              		.loc 2 531 0
 4357 0044 7B6C     		ldr	r3, [r7, #68]
 4358              		.syntax unified
 4359              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4360 0046 93FAA3F3 		rbit r3, r3
 4361              	@ 0 "" 2
 4362              		.thumb
 4363              		.syntax unified
 4364 004a 3B64     		str	r3, [r7, #64]
 4365              		.loc 2 544 0
 4366 004c 3B6C     		ldr	r3, [r7, #64]
 4367              	.LBE148:
 4368              	.LBE147:
 4369              		.loc 1 2403 0
 4370 004e B3FA83F3 		clz	r3, r3
 4371 0052 22FA03F3 		lsr	r3, r2, r3
 4372 0056 5A1C     		adds	r2, r3, #1
 4373 0058 7B68     		ldr	r3, [r7, #4]
 4374 005a 5B68     		ldr	r3, [r3, #4]
2402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
 4375              		.loc 1 2402 0
 4376 005c 9A42     		cmp	r2, r3
 4377 005e 54D0     		beq	.L326
 4378              	.L323:
2404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4379              		.loc 1 2406 0
 4380 0060 0123     		movs	r3, #1
 4381 0062 87F84F30 		strb	r3, [r7, #79]
 4382 0066 50E0     		b	.L326
 4383              	.L322:
2407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI1 clock source availability */
2412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai1->PLLSAI1Source)
 4384              		.loc 1 2412 0
 4385 0068 7B68     		ldr	r3, [r7, #4]
 4386 006a 1B68     		ldr	r3, [r3]
 4387 006c 022B     		cmp	r3, #2
 4388 006e 0DD0     		beq	.L328
 4389 0070 032B     		cmp	r3, #3
 4390 0072 15D0     		beq	.L329
 4391 0074 012B     		cmp	r3, #1
 4392 0076 23D1     		bne	.L353
2413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 4393              		.loc 1 2415 0
 4394 0078 8A4B     		ldr	r3, .L357
 4395 007a 1B68     		ldr	r3, [r3]
 4396 007c 03F00203 		and	r3, r3, #2
ARM GAS  /tmp/ccVwptKZ.s 			page 135


 4397 0080 002B     		cmp	r3, #0
 4398 0082 21D1     		bne	.L354
2416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4399              		.loc 1 2417 0
 4400 0084 0123     		movs	r3, #1
 4401 0086 87F84F30 		strb	r3, [r7, #79]
2418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4402              		.loc 1 2419 0
 4403 008a 1DE0     		b	.L354
 4404              	.L328:
2420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 4405              		.loc 1 2421 0
 4406 008c 854B     		ldr	r3, .L357
 4407 008e 1B68     		ldr	r3, [r3]
 4408 0090 03F48063 		and	r3, r3, #1024
 4409 0094 002B     		cmp	r3, #0
 4410 0096 19D1     		bne	.L355
2422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4411              		.loc 1 2423 0
 4412 0098 0123     		movs	r3, #1
 4413 009a 87F84F30 		strb	r3, [r7, #79]
2424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4414              		.loc 1 2425 0
 4415 009e 15E0     		b	.L355
 4416              	.L329:
2426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 4417              		.loc 1 2427 0
 4418 00a0 804B     		ldr	r3, .L357
 4419 00a2 1B68     		ldr	r3, [r3]
 4420 00a4 03F40033 		and	r3, r3, #131072
 4421 00a8 002B     		cmp	r3, #0
 4422 00aa 11D1     		bne	.L356
 4423              		.loc 1 2427 0 is_stmt 0 discriminator 1
 4424 00ac 7D4B     		ldr	r3, .L357
 4425 00ae 1B68     		ldr	r3, [r3]
 4426 00b0 03F48023 		and	r3, r3, #262144
 4427 00b4 002B     		cmp	r3, #0
 4428 00b6 0BD1     		bne	.L356
2428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4429              		.loc 1 2429 0 is_stmt 1
 4430 00b8 0123     		movs	r3, #1
 4431 00ba 87F84F30 		strb	r3, [r7, #79]
2430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4432              		.loc 1 2431 0
 4433 00be 07E0     		b	.L356
 4434              	.L353:
2432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4435              		.loc 1 2433 0
ARM GAS  /tmp/ccVwptKZ.s 			page 136


 4436 00c0 0123     		movs	r3, #1
 4437 00c2 87F84F30 		strb	r3, [r7, #79]
2434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4438              		.loc 1 2434 0
 4439 00c6 04E0     		b	.L332
 4440              	.L354:
2419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 4441              		.loc 1 2419 0
 4442 00c8 00BF     		nop
 4443 00ca 02E0     		b	.L332
 4444              	.L355:
2425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 4445              		.loc 1 2425 0
 4446 00cc 00BF     		nop
 4447 00ce 00E0     		b	.L332
 4448              	.L356:
2431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 4449              		.loc 1 2431 0
 4450 00d0 00BF     		nop
 4451              	.L332:
2435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4452              		.loc 1 2437 0
 4453 00d2 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4454 00d6 002B     		cmp	r3, #0
 4455 00d8 17D1     		bne	.L326
2438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source and divider M */
2440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (Pll
 4456              		.loc 1 2440 0
 4457 00da 724C     		ldr	r4, .L357
 4458 00dc 714B     		ldr	r3, .L357
 4459 00de DB68     		ldr	r3, [r3, #12]
 4460 00e0 23F07302 		bic	r2, r3, #115
 4461 00e4 7B68     		ldr	r3, [r7, #4]
 4462 00e6 1968     		ldr	r1, [r3]
 4463 00e8 7B68     		ldr	r3, [r7, #4]
 4464 00ea 5B68     		ldr	r3, [r3, #4]
 4465 00ec 581E     		subs	r0, r3, #1
 4466 00ee 7023     		movs	r3, #112
 4467 00f0 FB63     		str	r3, [r7, #60]
 4468              	.LBB149:
 4469              	.LBB150:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4470              		.loc 2 531 0
 4471 00f2 FB6B     		ldr	r3, [r7, #60]
 4472              		.syntax unified
 4473              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4474 00f4 93FAA3F3 		rbit r3, r3
 4475              	@ 0 "" 2
 4476              		.thumb
 4477              		.syntax unified
 4478 00f8 BB63     		str	r3, [r7, #56]
 4479              		.loc 2 544 0
 4480 00fa BB6B     		ldr	r3, [r7, #56]
 4481              	.LBE150:
ARM GAS  /tmp/ccVwptKZ.s 			page 137


 4482              	.LBE149:
 4483              		.loc 1 2440 0
 4484 00fc B3FA83F3 		clz	r3, r3
 4485 0100 00FA03F3 		lsl	r3, r0, r3
 4486 0104 0B43     		orrs	r3, r3, r1
 4487 0106 1343     		orrs	r3, r3, r2
 4488 0108 E360     		str	r3, [r4, #12]
 4489              	.L326:
2441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 4490              		.loc 1 2444 0
 4491 010a 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4492 010e 002B     		cmp	r3, #0
 4493 0110 40F0C280 		bne	.L336
2445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI1 */
2447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DISABLE();
 4494              		.loc 1 2447 0
 4495 0114 634A     		ldr	r2, .L357
 4496 0116 634B     		ldr	r3, .L357
 4497 0118 1B68     		ldr	r3, [r3]
 4498 011a 23F08063 		bic	r3, r3, #67108864
 4499 011e 1360     		str	r3, [r2]
2448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4500              		.loc 1 2450 0
 4501 0120 FFF7FEFF 		bl	HAL_GetTick
 4502 0124 B864     		str	r0, [r7, #72]
2451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready to be updated */
2453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 4503              		.loc 1 2453 0
 4504 0126 0AE0     		b	.L337
 4505              	.L339:
2454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4506              		.loc 1 2455 0
 4507 0128 FFF7FEFF 		bl	HAL_GetTick
 4508 012c 0246     		mov	r2, r0
 4509 012e BB6C     		ldr	r3, [r7, #72]
 4510 0130 D31A     		subs	r3, r2, r3
 4511 0132 022B     		cmp	r3, #2
 4512 0134 03D9     		bls	.L337
2456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4513              		.loc 1 2457 0
 4514 0136 0323     		movs	r3, #3
 4515 0138 87F84F30 		strb	r3, [r7, #79]
2458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4516              		.loc 1 2458 0
 4517 013c 05E0     		b	.L338
 4518              	.L337:
2453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4519              		.loc 1 2453 0
ARM GAS  /tmp/ccVwptKZ.s 			page 138


 4520 013e 594B     		ldr	r3, .L357
 4521 0140 1B68     		ldr	r3, [r3]
 4522 0142 03F00063 		and	r3, r3, #134217728
 4523 0146 002B     		cmp	r3, #0
 4524 0148 EED1     		bne	.L339
 4525              	.L338:
2459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)    
 4526              		.loc 1 2462 0
 4527 014a 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
 4528 014e 002B     		cmp	r3, #0
 4529 0150 40F0A280 		bne	.L336
2463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 4530              		.loc 1 2464 0
 4531 0154 3B68     		ldr	r3, [r7]
 4532 0156 002B     		cmp	r3, #0
 4533 0158 26D1     		bne	.L340
2465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
2467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
2468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR, 
2470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, 
2471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
2472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1PDIV)));
2473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR, 
 4534              		.loc 1 2474 0
 4535 015a 524C     		ldr	r4, .L357
 4536 015c 514B     		ldr	r3, .L357
 4537 015e 1B69     		ldr	r3, [r3, #16]
 4538 0160 23F41F33 		bic	r3, r3, #162816
 4539 0164 23F44073 		bic	r3, r3, #768
 4540 0168 7A68     		ldr	r2, [r7, #4]
 4541 016a 9168     		ldr	r1, [r2, #8]
 4542 016c 4FF4FE42 		mov	r2, #32512
 4543 0170 FA62     		str	r2, [r7, #44]
 4544              	.LBB151:
 4545              	.LBB152:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4546              		.loc 2 531 0
 4547 0172 FA6A     		ldr	r2, [r7, #44]
 4548              		.syntax unified
 4549              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4550 0174 92FAA2F2 		rbit r2, r2
 4551              	@ 0 "" 2
 4552              		.thumb
 4553              		.syntax unified
 4554 0178 BA62     		str	r2, [r7, #40]
 4555              		.loc 2 544 0
 4556 017a BA6A     		ldr	r2, [r7, #40]
 4557              	.LBE152:
 4558              	.LBE151:
 4559              		.loc 1 2474 0
ARM GAS  /tmp/ccVwptKZ.s 			page 139


 4560 017c B2FA82F2 		clz	r2, r2
 4561 0180 9140     		lsls	r1, r1, r2
 4562 0182 7A68     		ldr	r2, [r7, #4]
 4563 0184 D268     		ldr	r2, [r2, #12]
 4564 0186 1009     		lsrs	r0, r2, #4
 4565 0188 4FF40032 		mov	r2, #131072
 4566 018c 7A63     		str	r2, [r7, #52]
 4567              	.LBB153:
 4568              	.LBB154:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4569              		.loc 2 531 0
 4570 018e 7A6B     		ldr	r2, [r7, #52]
 4571              		.syntax unified
 4572              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4573 0190 92FAA2F2 		rbit r2, r2
 4574              	@ 0 "" 2
 4575              		.thumb
 4576              		.syntax unified
 4577 0194 3A63     		str	r2, [r7, #48]
 4578              		.loc 2 544 0
 4579 0196 3A6B     		ldr	r2, [r7, #48]
 4580              	.LBE154:
 4581              	.LBE153:
 4582              		.loc 1 2474 0
 4583 0198 B2FA82F2 		clz	r2, r2
 4584 019c 00FA02F2 		lsl	r2, r0, r2
 4585 01a0 0A43     		orrs	r2, r2, r1
 4586 01a2 1343     		orrs	r3, r3, r2
 4587 01a4 2361     		str	r3, [r4, #16]
 4588 01a6 51E0     		b	.L343
 4589              	.L340:
2475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
2476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
2477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
2478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
2479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
 4590              		.loc 1 2480 0
 4591 01a8 3B68     		ldr	r3, [r7]
 4592 01aa 012B     		cmp	r3, #1
 4593 01ac 27D1     		bne	.L344
2481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
2483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
2484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR, 
 4594              		.loc 1 2484 0
 4595 01ae 3D4C     		ldr	r4, .L357
 4596 01b0 3C4B     		ldr	r3, .L357
 4597 01b2 1B69     		ldr	r3, [r3, #16]
 4598 01b4 23F4C003 		bic	r3, r3, #6291456
 4599 01b8 23F4FE43 		bic	r3, r3, #32512
 4600 01bc 7A68     		ldr	r2, [r7, #4]
 4601 01be 9168     		ldr	r1, [r2, #8]
 4602 01c0 4FF4FE42 		mov	r2, #32512
 4603 01c4 FA61     		str	r2, [r7, #28]
 4604              	.LBB155:
 4605              	.LBB156:
ARM GAS  /tmp/ccVwptKZ.s 			page 140


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4606              		.loc 2 531 0
 4607 01c6 FA69     		ldr	r2, [r7, #28]
 4608              		.syntax unified
 4609              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4610 01c8 92FAA2F2 		rbit r2, r2
 4611              	@ 0 "" 2
 4612              		.thumb
 4613              		.syntax unified
 4614 01cc BA61     		str	r2, [r7, #24]
 4615              		.loc 2 544 0
 4616 01ce BA69     		ldr	r2, [r7, #24]
 4617              	.LBE156:
 4618              	.LBE155:
 4619              		.loc 1 2484 0
 4620 01d0 B2FA82F2 		clz	r2, r2
 4621 01d4 9140     		lsls	r1, r1, r2
 4622 01d6 7A68     		ldr	r2, [r7, #4]
 4623 01d8 1269     		ldr	r2, [r2, #16]
 4624 01da 5208     		lsrs	r2, r2, #1
 4625 01dc 501E     		subs	r0, r2, #1
 4626 01de 4FF4C002 		mov	r2, #6291456
 4627 01e2 7A62     		str	r2, [r7, #36]
 4628              	.LBB157:
 4629              	.LBB158:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4630              		.loc 2 531 0
 4631 01e4 7A6A     		ldr	r2, [r7, #36]
 4632              		.syntax unified
 4633              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4634 01e6 92FAA2F2 		rbit r2, r2
 4635              	@ 0 "" 2
 4636              		.thumb
 4637              		.syntax unified
 4638 01ea 3A62     		str	r2, [r7, #32]
 4639              		.loc 2 544 0
 4640 01ec 3A6A     		ldr	r2, [r7, #32]
 4641              	.LBE158:
 4642              	.LBE157:
 4643              		.loc 1 2484 0
 4644 01ee B2FA82F2 		clz	r2, r2
 4645 01f2 00FA02F2 		lsl	r2, r0, r2
 4646 01f6 0A43     		orrs	r2, r2, r1
 4647 01f8 1343     		orrs	r3, r3, r2
 4648 01fa 2361     		str	r3, [r4, #16]
 4649 01fc 26E0     		b	.L343
 4650              	.L344:
2485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, 
2486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
2487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1Q)));
2488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
2490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
2492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
2493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR, 
 4651              		.loc 1 2493 0
ARM GAS  /tmp/ccVwptKZ.s 			page 141


 4652 01fe 294C     		ldr	r4, .L357
 4653 0200 284B     		ldr	r3, .L357
 4654 0202 1B69     		ldr	r3, [r3, #16]
 4655 0204 23F0C063 		bic	r3, r3, #100663296
 4656 0208 23F4FE43 		bic	r3, r3, #32512
 4657 020c 7A68     		ldr	r2, [r7, #4]
 4658 020e 9168     		ldr	r1, [r2, #8]
 4659 0210 4FF4FE42 		mov	r2, #32512
 4660 0214 FA60     		str	r2, [r7, #12]
 4661              	.LBB159:
 4662              	.LBB160:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4663              		.loc 2 531 0
 4664 0216 FA68     		ldr	r2, [r7, #12]
 4665              		.syntax unified
 4666              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4667 0218 92FAA2F2 		rbit r2, r2
 4668              	@ 0 "" 2
 4669              		.thumb
 4670              		.syntax unified
 4671 021c BA60     		str	r2, [r7, #8]
 4672              		.loc 2 544 0
 4673 021e BA68     		ldr	r2, [r7, #8]
 4674              	.LBE160:
 4675              	.LBE159:
 4676              		.loc 1 2493 0
 4677 0220 B2FA82F2 		clz	r2, r2
 4678 0224 9140     		lsls	r1, r1, r2
 4679 0226 7A68     		ldr	r2, [r7, #4]
 4680 0228 5269     		ldr	r2, [r2, #20]
 4681 022a 5208     		lsrs	r2, r2, #1
 4682 022c 501E     		subs	r0, r2, #1
 4683 022e 4FF0C062 		mov	r2, #100663296
 4684 0232 7A61     		str	r2, [r7, #20]
 4685              	.LBB161:
 4686              	.LBB162:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4687              		.loc 2 531 0
 4688 0234 7A69     		ldr	r2, [r7, #20]
 4689              		.syntax unified
 4690              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4691 0236 92FAA2F2 		rbit r2, r2
 4692              	@ 0 "" 2
 4693              		.thumb
 4694              		.syntax unified
 4695 023a 3A61     		str	r2, [r7, #16]
 4696              		.loc 2 544 0
 4697 023c 3A69     		ldr	r2, [r7, #16]
 4698              	.LBE162:
 4699              	.LBE161:
 4700              		.loc 1 2493 0
 4701 023e B2FA82F2 		clz	r2, r2
 4702 0242 00FA02F2 		lsl	r2, r0, r2
 4703 0246 0A43     		orrs	r2, r2, r1
 4704 0248 1343     		orrs	r3, r3, r2
 4705 024a 2361     		str	r3, [r4, #16]
 4706              	.L343:
ARM GAS  /tmp/ccVwptKZ.s 			page 142


2494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R, 
2495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
2496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
2497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1_ENABLE();
 4707              		.loc 1 2500 0
 4708 024c 154A     		ldr	r2, .L357
 4709 024e 154B     		ldr	r3, .L357
 4710 0250 1B68     		ldr	r3, [r3]
 4711 0252 43F08063 		orr	r3, r3, #67108864
 4712 0256 1360     		str	r3, [r2]
2501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
2503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 4713              		.loc 1 2503 0
 4714 0258 FFF7FEFF 		bl	HAL_GetTick
 4715 025c B864     		str	r0, [r7, #72]
2504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI1 is ready */
2506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 4716              		.loc 1 2506 0
 4717 025e 0AE0     		b	.L349
 4718              	.L351:
2507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 4719              		.loc 1 2508 0
 4720 0260 FFF7FEFF 		bl	HAL_GetTick
 4721 0264 0246     		mov	r2, r0
 4722 0266 BB6C     		ldr	r3, [r7, #72]
 4723 0268 D31A     		subs	r3, r2, r3
 4724 026a 022B     		cmp	r3, #2
 4725 026c 03D9     		bls	.L349
2509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 4726              		.loc 1 2510 0
 4727 026e 0323     		movs	r3, #3
 4728 0270 87F84F30 		strb	r3, [r7, #79]
2511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 4729              		.loc 1 2511 0
 4730 0274 05E0     		b	.L350
 4731              	.L349:
2506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4732              		.loc 1 2506 0
 4733 0276 0B4B     		ldr	r3, .L357
 4734 0278 1B68     		ldr	r3, [r3]
 4735 027a 03F00063 		and	r3, r3, #134217728
 4736 027e 002B     		cmp	r3, #0
 4737 0280 EED0     		beq	.L351
 4738              	.L350:
2512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)    
 4739              		.loc 1 2515 0
 4740 0282 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
ARM GAS  /tmp/ccVwptKZ.s 			page 143


 4741 0286 002B     		cmp	r3, #0
 4742 0288 06D1     		bne	.L336
2516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Clock output(s) */
2518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 4743              		.loc 1 2518 0
 4744 028a 0649     		ldr	r1, .L357
 4745 028c 054B     		ldr	r3, .L357
 4746 028e 1A69     		ldr	r2, [r3, #16]
 4747 0290 7B68     		ldr	r3, [r7, #4]
 4748 0292 9B69     		ldr	r3, [r3, #24]
 4749 0294 1343     		orrs	r3, r3, r2
 4750 0296 0B61     		str	r3, [r1, #16]
 4751              	.L336:
2519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 4752              		.loc 1 2523 0
 4753 0298 97F84F30 		ldrb	r3, [r7, #79]	@ zero_extendqisi2
2524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4754              		.loc 1 2524 0
 4755 029c 1846     		mov	r0, r3
 4756 029e 5437     		adds	r7, r7, #84
 4757              	.LCFI87:
 4758              		.cfi_def_cfa_offset 12
 4759 02a0 BD46     		mov	sp, r7
 4760              	.LCFI88:
 4761              		.cfi_def_cfa_register 13
 4762              		@ sp needed
 4763 02a2 90BD     		pop	{r4, r7, pc}
 4764              	.L358:
 4765              		.align	2
 4766              	.L357:
 4767 02a4 00100240 		.word	1073876992
 4768              		.cfi_endproc
 4769              	.LFE144:
 4771              		.section	.text.RCCEx_PLLSAI2_Config,"ax",%progbits
 4772              		.align	1
 4773              		.syntax unified
 4774              		.thumb
 4775              		.thumb_func
 4776              		.fpu fpv4-sp-d16
 4778              	RCCEx_PLLSAI2_Config:
 4779              	.LFB145:
2525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output cloc
2530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
2531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI2 output cl
2532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
2535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
ARM GAS  /tmp/ccVwptKZ.s 			page 144


2536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
2539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 4780              		.loc 1 2539 0
 4781              		.cfi_startproc
 4782              		@ args = 0, pretend = 0, frame = 64
 4783              		@ frame_needed = 1, uses_anonymous_args = 0
 4784 0000 90B5     		push	{r4, r7, lr}
 4785              	.LCFI89:
 4786              		.cfi_def_cfa_offset 12
 4787              		.cfi_offset 4, -12
 4788              		.cfi_offset 7, -8
 4789              		.cfi_offset 14, -4
 4790 0002 91B0     		sub	sp, sp, #68
 4791              	.LCFI90:
 4792              		.cfi_def_cfa_offset 80
 4793 0004 00AF     		add	r7, sp, #0
 4794              	.LCFI91:
 4795              		.cfi_def_cfa_register 7
 4796 0006 7860     		str	r0, [r7, #4]
 4797 0008 3960     		str	r1, [r7]
2540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U;
 4798              		.loc 1 2540 0
 4799 000a 0023     		movs	r3, #0
 4800 000c BB63     		str	r3, [r7, #56]
2541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 4801              		.loc 1 2541 0
 4802 000e 0023     		movs	r3, #0
 4803 0010 87F83F30 		strb	r3, [r7, #63]
2542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
2544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
2546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
2547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
2548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
2549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI2 clock source and divider M can be applied */
2551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 4804              		.loc 1 2551 0
 4805 0014 8D4B     		ldr	r3, .L392
 4806 0016 DB68     		ldr	r3, [r3, #12]
 4807 0018 03F00303 		and	r3, r3, #3
 4808 001c 002B     		cmp	r3, #0
 4809 001e 23D0     		beq	.L360
2552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */ 
2554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 4810              		.loc 1 2554 0
 4811 0020 8A4B     		ldr	r3, .L392
 4812 0022 DB68     		ldr	r3, [r3, #12]
 4813 0024 03F00302 		and	r2, r3, #3
 4814 0028 7B68     		ldr	r3, [r7, #4]
 4815 002a 1B68     		ldr	r3, [r3]
 4816 002c 9A42     		cmp	r2, r3
 4817 002e 17D1     		bne	.L361
ARM GAS  /tmp/ccVwptKZ.s 			page 145


2555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
2556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 4818              		.loc 1 2556 0
 4819 0030 7B68     		ldr	r3, [r7, #4]
 4820 0032 1B68     		ldr	r3, [r3]
2555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
 4821              		.loc 1 2555 0
 4822 0034 002B     		cmp	r3, #0
 4823 0036 13D0     		beq	.L361
2557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
2558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllS
 4824              		.loc 1 2558 0
 4825 0038 844B     		ldr	r3, .L392
 4826 003a DB68     		ldr	r3, [r3, #12]
 4827 003c 03F07002 		and	r2, r3, #112
 4828 0040 7023     		movs	r3, #112
 4829 0042 7B63     		str	r3, [r7, #52]
 4830              	.LBB163:
 4831              	.LBB164:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4832              		.loc 2 531 0
 4833 0044 7B6B     		ldr	r3, [r7, #52]
 4834              		.syntax unified
 4835              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4836 0046 93FAA3F3 		rbit r3, r3
 4837              	@ 0 "" 2
 4838              		.thumb
 4839              		.syntax unified
 4840 004a 3B63     		str	r3, [r7, #48]
 4841              		.loc 2 544 0
 4842 004c 3B6B     		ldr	r3, [r7, #48]
 4843              	.LBE164:
 4844              	.LBE163:
 4845              		.loc 1 2558 0
 4846 004e B3FA83F3 		clz	r3, r3
 4847 0052 22FA03F3 		lsr	r3, r2, r3
 4848 0056 5A1C     		adds	r2, r3, #1
 4849 0058 7B68     		ldr	r3, [r7, #4]
 4850 005a 5B68     		ldr	r3, [r3, #4]
2557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        || 
 4851              		.loc 1 2557 0
 4852 005c 9A42     		cmp	r2, r3
 4853 005e 54D0     		beq	.L364
 4854              	.L361:
2559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4855              		.loc 1 2561 0
 4856 0060 0123     		movs	r3, #1
 4857 0062 87F83F30 		strb	r3, [r7, #63]
 4858 0066 50E0     		b	.L364
 4859              	.L360:
2562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI2 clock source availability */
ARM GAS  /tmp/ccVwptKZ.s 			page 146


2567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai2->PLLSAI2Source)
 4860              		.loc 1 2567 0
 4861 0068 7B68     		ldr	r3, [r7, #4]
 4862 006a 1B68     		ldr	r3, [r3]
 4863 006c 022B     		cmp	r3, #2
 4864 006e 0DD0     		beq	.L366
 4865 0070 032B     		cmp	r3, #3
 4866 0072 15D0     		beq	.L367
 4867 0074 012B     		cmp	r3, #1
 4868 0076 23D1     		bne	.L388
2568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 4869              		.loc 1 2570 0
 4870 0078 744B     		ldr	r3, .L392
 4871 007a 1B68     		ldr	r3, [r3]
 4872 007c 03F00203 		and	r3, r3, #2
 4873 0080 002B     		cmp	r3, #0
 4874 0082 21D1     		bne	.L389
2571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4875              		.loc 1 2572 0
 4876 0084 0123     		movs	r3, #1
 4877 0086 87F83F30 		strb	r3, [r7, #63]
2573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4878              		.loc 1 2574 0
 4879 008a 1DE0     		b	.L389
 4880              	.L366:
2575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 4881              		.loc 1 2576 0
 4882 008c 6F4B     		ldr	r3, .L392
 4883 008e 1B68     		ldr	r3, [r3]
 4884 0090 03F48063 		and	r3, r3, #1024
 4885 0094 002B     		cmp	r3, #0
 4886 0096 19D1     		bne	.L390
2577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4887              		.loc 1 2578 0
 4888 0098 0123     		movs	r3, #1
 4889 009a 87F83F30 		strb	r3, [r7, #63]
2579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4890              		.loc 1 2580 0
 4891 009e 15E0     		b	.L390
 4892              	.L367:
2581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 4893              		.loc 1 2582 0
 4894 00a0 6A4B     		ldr	r3, .L392
 4895 00a2 1B68     		ldr	r3, [r3]
 4896 00a4 03F40033 		and	r3, r3, #131072
 4897 00a8 002B     		cmp	r3, #0
 4898 00aa 11D1     		bne	.L391
 4899              		.loc 1 2582 0 is_stmt 0 discriminator 1
 4900 00ac 674B     		ldr	r3, .L392
ARM GAS  /tmp/ccVwptKZ.s 			page 147


 4901 00ae 1B68     		ldr	r3, [r3]
 4902 00b0 03F48023 		and	r3, r3, #262144
 4903 00b4 002B     		cmp	r3, #0
 4904 00b6 0BD1     		bne	.L391
2583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 4905              		.loc 1 2584 0 is_stmt 1
 4906 00b8 0123     		movs	r3, #1
 4907 00ba 87F83F30 		strb	r3, [r7, #63]
2585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4908              		.loc 1 2586 0
 4909 00be 07E0     		b	.L391
 4910              	.L388:
2587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
 4911              		.loc 1 2588 0
 4912 00c0 0123     		movs	r3, #1
 4913 00c2 87F83F30 		strb	r3, [r7, #63]
2589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 4914              		.loc 1 2589 0
 4915 00c6 04E0     		b	.L370
 4916              	.L389:
2574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
 4917              		.loc 1 2574 0
 4918 00c8 00BF     		nop
 4919 00ca 02E0     		b	.L370
 4920              	.L390:
2580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
 4921              		.loc 1 2580 0
 4922 00cc 00BF     		nop
 4923 00ce 00E0     		b	.L370
 4924              	.L391:
2586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 4925              		.loc 1 2586 0
 4926 00d0 00BF     		nop
 4927              	.L370:
2590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     
2592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
 4928              		.loc 1 2592 0
 4929 00d2 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
 4930 00d6 002B     		cmp	r3, #0
 4931 00d8 17D1     		bne	.L364
2593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source and divider M */
2595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (Pll
 4932              		.loc 1 2595 0
 4933 00da 5C4C     		ldr	r4, .L392
 4934 00dc 5B4B     		ldr	r3, .L392
 4935 00de DB68     		ldr	r3, [r3, #12]
 4936 00e0 23F07302 		bic	r2, r3, #115
 4937 00e4 7B68     		ldr	r3, [r7, #4]
 4938 00e6 1968     		ldr	r1, [r3]
 4939 00e8 7B68     		ldr	r3, [r7, #4]
 4940 00ea 5B68     		ldr	r3, [r3, #4]
 4941 00ec 581E     		subs	r0, r3, #1
ARM GAS  /tmp/ccVwptKZ.s 			page 148


 4942 00ee 7023     		movs	r3, #112
 4943 00f0 FB62     		str	r3, [r7, #44]
 4944              	.LBB165:
 4945              	.LBB166:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 4946              		.loc 2 531 0
 4947 00f2 FB6A     		ldr	r3, [r7, #44]
 4948              		.syntax unified
 4949              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4950 00f4 93FAA3F3 		rbit r3, r3
 4951              	@ 0 "" 2
 4952              		.thumb
 4953              		.syntax unified
 4954 00f8 BB62     		str	r3, [r7, #40]
 4955              		.loc 2 544 0
 4956 00fa BB6A     		ldr	r3, [r7, #40]
 4957              	.LBE166:
 4958              	.LBE165:
 4959              		.loc 1 2595 0
 4960 00fc B3FA83F3 		clz	r3, r3
 4961 0100 00FA03F3 		lsl	r3, r0, r3
 4962 0104 0B43     		orrs	r3, r3, r1
 4963 0106 1343     		orrs	r3, r3, r2
 4964 0108 E360     		str	r3, [r4, #12]
 4965              	.L364:
2596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
 4966              		.loc 1 2599 0
 4967 010a 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
 4968 010e 002B     		cmp	r3, #0
 4969 0110 40F09680 		bne	.L374
2600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
2602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 4970              		.loc 1 2602 0
 4971 0114 4D4A     		ldr	r2, .L392
 4972 0116 4D4B     		ldr	r3, .L392
 4973 0118 1B68     		ldr	r3, [r3]
 4974 011a 23F08053 		bic	r3, r3, #268435456
 4975 011e 1360     		str	r3, [r2]
2603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 4976              		.loc 1 2605 0
 4977 0120 FFF7FEFF 		bl	HAL_GetTick
 4978 0124 B863     		str	r0, [r7, #56]
2606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready to be updated */
2608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 4979              		.loc 1 2608 0
 4980 0126 0AE0     		b	.L375
 4981              	.L377:
2609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 4982              		.loc 1 2610 0
ARM GAS  /tmp/ccVwptKZ.s 			page 149


 4983 0128 FFF7FEFF 		bl	HAL_GetTick
 4984 012c 0246     		mov	r2, r0
 4985 012e BB6B     		ldr	r3, [r7, #56]
 4986 0130 D31A     		subs	r3, r2, r3
 4987 0132 022B     		cmp	r3, #2
 4988 0134 03D9     		bls	.L375
2611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
 4989              		.loc 1 2612 0
 4990 0136 0323     		movs	r3, #3
 4991 0138 87F83F30 		strb	r3, [r7, #63]
2613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 4992              		.loc 1 2613 0
 4993 013c 05E0     		b	.L376
 4994              	.L375:
2608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4995              		.loc 1 2608 0
 4996 013e 434B     		ldr	r3, .L392
 4997 0140 1B68     		ldr	r3, [r3]
 4998 0142 03F00053 		and	r3, r3, #536870912
 4999 0146 002B     		cmp	r3, #0
 5000 0148 EED1     		bne	.L377
 5001              	.L376:
2614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)    
 5002              		.loc 1 2617 0
 5003 014a 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
 5004 014e 002B     		cmp	r3, #0
 5005 0150 76D1     		bne	.L374
2618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
 5006              		.loc 1 2619 0
 5007 0152 3B68     		ldr	r3, [r7]
 5008 0154 002B     		cmp	r3, #0
 5009 0156 26D1     		bne	.L378
2620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
2622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
2623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
2624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR, 
2625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, 
2626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
2627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2PDIV)));
2628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR, 
 5010              		.loc 1 2629 0
 5011 0158 3C4C     		ldr	r4, .L392
 5012 015a 3C4B     		ldr	r3, .L392
 5013 015c 5B69     		ldr	r3, [r3, #20]
 5014 015e 23F41F33 		bic	r3, r3, #162816
 5015 0162 23F44073 		bic	r3, r3, #768
 5016 0166 7A68     		ldr	r2, [r7, #4]
 5017 0168 9168     		ldr	r1, [r2, #8]
 5018 016a 4FF4FE42 		mov	r2, #32512
 5019 016e FA61     		str	r2, [r7, #28]
ARM GAS  /tmp/ccVwptKZ.s 			page 150


 5020              	.LBB167:
 5021              	.LBB168:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 5022              		.loc 2 531 0
 5023 0170 FA69     		ldr	r2, [r7, #28]
 5024              		.syntax unified
 5025              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5026 0172 92FAA2F2 		rbit r2, r2
 5027              	@ 0 "" 2
 5028              		.thumb
 5029              		.syntax unified
 5030 0176 BA61     		str	r2, [r7, #24]
 5031              		.loc 2 544 0
 5032 0178 BA69     		ldr	r2, [r7, #24]
 5033              	.LBE168:
 5034              	.LBE167:
 5035              		.loc 1 2629 0
 5036 017a B2FA82F2 		clz	r2, r2
 5037 017e 9140     		lsls	r1, r1, r2
 5038 0180 7A68     		ldr	r2, [r7, #4]
 5039 0182 D268     		ldr	r2, [r2, #12]
 5040 0184 1009     		lsrs	r0, r2, #4
 5041 0186 4FF40032 		mov	r2, #131072
 5042 018a 7A62     		str	r2, [r7, #36]
 5043              	.LBB169:
 5044              	.LBB170:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 5045              		.loc 2 531 0
 5046 018c 7A6A     		ldr	r2, [r7, #36]
 5047              		.syntax unified
 5048              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5049 018e 92FAA2F2 		rbit r2, r2
 5050              	@ 0 "" 2
 5051              		.thumb
 5052              		.syntax unified
 5053 0192 3A62     		str	r2, [r7, #32]
 5054              		.loc 2 544 0
 5055 0194 3A6A     		ldr	r2, [r7, #32]
 5056              	.LBE170:
 5057              	.LBE169:
 5058              		.loc 1 2629 0
 5059 0196 B2FA82F2 		clz	r2, r2
 5060 019a 00FA02F2 		lsl	r2, r0, r2
 5061 019e 0A43     		orrs	r2, r2, r1
 5062 01a0 1343     		orrs	r3, r3, r2
 5063 01a2 6361     		str	r3, [r4, #20]
 5064 01a4 26E0     		b	.L381
 5065              	.L378:
2630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P, 
2631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
2632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2P)));
2633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
2634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
2636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
2638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
ARM GAS  /tmp/ccVwptKZ.s 			page 151


2639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR, 
 5066              		.loc 1 2639 0
 5067 01a6 294C     		ldr	r4, .L392
 5068 01a8 284B     		ldr	r3, .L392
 5069 01aa 5B69     		ldr	r3, [r3, #20]
 5070 01ac 23F0C063 		bic	r3, r3, #100663296
 5071 01b0 23F4FE43 		bic	r3, r3, #32512
 5072 01b4 7A68     		ldr	r2, [r7, #4]
 5073 01b6 9168     		ldr	r1, [r2, #8]
 5074 01b8 4FF4FE42 		mov	r2, #32512
 5075 01bc FA60     		str	r2, [r7, #12]
 5076              	.LBB171:
 5077              	.LBB172:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 5078              		.loc 2 531 0
 5079 01be FA68     		ldr	r2, [r7, #12]
 5080              		.syntax unified
 5081              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5082 01c0 92FAA2F2 		rbit r2, r2
 5083              	@ 0 "" 2
 5084              		.thumb
 5085              		.syntax unified
 5086 01c4 BA60     		str	r2, [r7, #8]
 5087              		.loc 2 544 0
 5088 01c6 BA68     		ldr	r2, [r7, #8]
 5089              	.LBE172:
 5090              	.LBE171:
 5091              		.loc 1 2639 0
 5092 01c8 B2FA82F2 		clz	r2, r2
 5093 01cc 9140     		lsls	r1, r1, r2
 5094 01ce 7A68     		ldr	r2, [r7, #4]
 5095 01d0 1269     		ldr	r2, [r2, #16]
 5096 01d2 5208     		lsrs	r2, r2, #1
 5097 01d4 501E     		subs	r0, r2, #1
 5098 01d6 4FF0C062 		mov	r2, #100663296
 5099 01da 7A61     		str	r2, [r7, #20]
 5100              	.LBB173:
 5101              	.LBB174:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 5102              		.loc 2 531 0
 5103 01dc 7A69     		ldr	r2, [r7, #20]
 5104              		.syntax unified
 5105              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5106 01de 92FAA2F2 		rbit r2, r2
 5107              	@ 0 "" 2
 5108              		.thumb
 5109              		.syntax unified
 5110 01e2 3A61     		str	r2, [r7, #16]
 5111              		.loc 2 544 0
 5112 01e4 3A69     		ldr	r2, [r7, #16]
 5113              	.LBE174:
 5114              	.LBE173:
 5115              		.loc 1 2639 0
 5116 01e6 B2FA82F2 		clz	r2, r2
 5117 01ea 00FA02F2 		lsl	r2, r0, r2
 5118 01ee 0A43     		orrs	r2, r2, r1
 5119 01f0 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccVwptKZ.s 			page 152


 5120 01f2 6361     		str	r3, [r4, #20]
 5121              	.L381:
2640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R, 
2641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2N)) | 
2642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI2CFGR_PLLSAI2R)));
2643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
2646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2_ENABLE();
 5122              		.loc 1 2646 0
 5123 01f4 154A     		ldr	r2, .L392
 5124 01f6 154B     		ldr	r3, .L392
 5125 01f8 1B68     		ldr	r3, [r3]
 5126 01fa 43F08053 		orr	r3, r3, #268435456
 5127 01fe 1360     		str	r3, [r2]
2647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
2649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 5128              		.loc 1 2649 0
 5129 0200 FFF7FEFF 		bl	HAL_GetTick
 5130 0204 B863     		str	r0, [r7, #56]
2650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI2 is ready */
2652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 5131              		.loc 1 2652 0
 5132 0206 0AE0     		b	.L384
 5133              	.L386:
2653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 5134              		.loc 1 2654 0
 5135 0208 FFF7FEFF 		bl	HAL_GetTick
 5136 020c 0246     		mov	r2, r0
 5137 020e BB6B     		ldr	r3, [r7, #56]
 5138 0210 D31A     		subs	r3, r2, r3
 5139 0212 022B     		cmp	r3, #2
 5140 0214 03D9     		bls	.L384
2655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
 5141              		.loc 1 2656 0
 5142 0216 0323     		movs	r3, #3
 5143 0218 87F83F30 		strb	r3, [r7, #63]
2657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 5144              		.loc 1 2657 0
 5145 021c 05E0     		b	.L385
 5146              	.L384:
2652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 5147              		.loc 1 2652 0
 5148 021e 0B4B     		ldr	r3, .L392
 5149 0220 1B68     		ldr	r3, [r3]
 5150 0222 03F00053 		and	r3, r3, #536870912
 5151 0226 002B     		cmp	r3, #0
 5152 0228 EED0     		beq	.L386
 5153              	.L385:
2658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)    
ARM GAS  /tmp/ccVwptKZ.s 			page 153


 5154              		.loc 1 2661 0
 5155 022a 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
 5156 022e 002B     		cmp	r3, #0
 5157 0230 06D1     		bne	.L374
2662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Clock output(s) */
2664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 5158              		.loc 1 2664 0
 5159 0232 0649     		ldr	r1, .L392
 5160 0234 054B     		ldr	r3, .L392
 5161 0236 5A69     		ldr	r2, [r3, #20]
 5162 0238 7B68     		ldr	r3, [r7, #4]
 5163 023a 5B69     		ldr	r3, [r3, #20]
 5164 023c 1343     		orrs	r3, r3, r2
 5165 023e 4B61     		str	r3, [r1, #20]
 5166              	.L374:
2665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   
2669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 5167              		.loc 1 2669 0
 5168 0240 97F83F30 		ldrb	r3, [r7, #63]	@ zero_extendqisi2
2670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 5169              		.loc 1 2670 0
 5170 0244 1846     		mov	r0, r3
 5171 0246 4437     		adds	r7, r7, #68
 5172              	.LCFI92:
 5173              		.cfi_def_cfa_offset 12
 5174 0248 BD46     		mov	sp, r7
 5175              	.LCFI93:
 5176              		.cfi_def_cfa_register 13
 5177              		@ sp needed
 5178 024a 90BD     		pop	{r4, r7, pc}
 5179              	.L393:
 5180              		.align	2
 5181              	.L392:
 5182 024c 00100240 		.word	1073876992
 5183              		.cfi_endproc
 5184              	.LFE145:
 5186              		.text
 5187              	.Letext0:
 5188              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 5189              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 5190              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 5191              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 5192              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 5193              		.file 8 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 5194              		.file 9 "/usr/arm-none-eabi/include/sys/lock.h"
 5195              		.file 10 "/usr/arm-none-eabi/include/sys/_types.h"
 5196              		.file 11 "/usr/lib/gcc/arm-none-eabi/6.2.0/include/stddef.h"
 5197              		.file 12 "/usr/arm-none-eabi/include/sys/reent.h"
 5198              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 5199              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 5200              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
ARM GAS  /tmp/ccVwptKZ.s 			page 154


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc_ex.c
     /tmp/ccVwptKZ.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccVwptKZ.s:25     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccVwptKZ.s:4302   .text.RCCEx_PLLSAI1_Config:0000000000000000 RCCEx_PLLSAI1_Config
     /tmp/ccVwptKZ.s:4778   .text.RCCEx_PLLSAI2_Config:0000000000000000 RCCEx_PLLSAI2_Config
     /tmp/ccVwptKZ.s:380    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000254 $d
     /tmp/ccVwptKZ.s:384    .text.HAL_RCCEx_PeriphCLKConfig:000000000000025c $t
     /tmp/ccVwptKZ.s:703    .text.HAL_RCCEx_PeriphCLKConfig:00000000000004e0 $d
     /tmp/ccVwptKZ.s:706    .text.HAL_RCCEx_PeriphCLKConfig:00000000000004e4 $t
     /tmp/ccVwptKZ.s:831    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005c4 $d
     /tmp/ccVwptKZ.s:836    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccVwptKZ.s:843    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccVwptKZ.s:1258   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000298 $d
     /tmp/ccVwptKZ.s:1264   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccVwptKZ.s:1271   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccVwptKZ.s:1674   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002e0 $d
     /tmp/ccVwptKZ.s:1682   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002f8 $t
     /tmp/ccVwptKZ.s:2108   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000059c $d
     /tmp/ccVwptKZ.s:2113   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005a8 $t
     /tmp/ccVwptKZ.s:2513   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000083c $d
     /tmp/ccVwptKZ.s:2517   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000844 $t
     /tmp/ccVwptKZ.s:2932   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000af0 $d
     /tmp/ccVwptKZ.s:2936   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000af8 $t
     /tmp/ccVwptKZ.s:2954   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 $t
     /tmp/ccVwptKZ.s:2961   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 HAL_RCCEx_EnablePLLSAI1
     /tmp/ccVwptKZ.s:3175   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000124 $d
     /tmp/ccVwptKZ.s:3180   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 $t
     /tmp/ccVwptKZ.s:3187   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 HAL_RCCEx_DisablePLLSAI1
     /tmp/ccVwptKZ.s:3284   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000080 $d
     /tmp/ccVwptKZ.s:3289   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 $t
     /tmp/ccVwptKZ.s:3296   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 HAL_RCCEx_EnablePLLSAI2
     /tmp/ccVwptKZ.s:3485   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000100 $d
     /tmp/ccVwptKZ.s:3490   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 $t
     /tmp/ccVwptKZ.s:3497   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 HAL_RCCEx_DisablePLLSAI2
     /tmp/ccVwptKZ.s:3594   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000080 $d
     /tmp/ccVwptKZ.s:3599   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/ccVwptKZ.s:3606   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/ccVwptKZ.s:3649   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
     /tmp/ccVwptKZ.s:3654   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 $t
     /tmp/ccVwptKZ.s:3661   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 HAL_RCCEx_StandbyMSIRangeConfig
     /tmp/ccVwptKZ.s:3705   .text.HAL_RCCEx_StandbyMSIRangeConfig:000000000000002c $d
     /tmp/ccVwptKZ.s:3710   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccVwptKZ.s:3717   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccVwptKZ.s:3751   .text.HAL_RCCEx_EnableLSECSS:0000000000000020 $d
     /tmp/ccVwptKZ.s:3756   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccVwptKZ.s:3763   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccVwptKZ.s:3803   .text.HAL_RCCEx_DisableLSECSS:000000000000002c $d
     /tmp/ccVwptKZ.s:3808   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccVwptKZ.s:3815   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccVwptKZ.s:3867   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000044 $d
     /tmp/ccVwptKZ.s:3873   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccVwptKZ.s:3880   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccVwptKZ.s:3925   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccVwptKZ.s:3913   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
     /tmp/ccVwptKZ.s:3918   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccVwptKZ.s:3954   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
ARM GAS  /tmp/ccVwptKZ.s 			page 155


     /tmp/ccVwptKZ.s:3961   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccVwptKZ.s:4090   .text.HAL_RCCEx_EnableLSCO:00000000000000cc $d
     /tmp/ccVwptKZ.s:4096   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccVwptKZ.s:4103   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccVwptKZ.s:4198   .text.HAL_RCCEx_DisableLSCO:0000000000000080 $d
     /tmp/ccVwptKZ.s:4204   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 $t
     /tmp/ccVwptKZ.s:4211   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 HAL_RCCEx_EnableMSIPLLMode
     /tmp/ccVwptKZ.s:4245   .text.HAL_RCCEx_EnableMSIPLLMode:000000000000001c $d
     /tmp/ccVwptKZ.s:4250   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 $t
     /tmp/ccVwptKZ.s:4257   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 HAL_RCCEx_DisableMSIPLLMode
     /tmp/ccVwptKZ.s:4291   .text.HAL_RCCEx_DisableMSIPLLMode:000000000000001c $d
     /tmp/ccVwptKZ.s:4296   .text.RCCEx_PLLSAI1_Config:0000000000000000 $t
     /tmp/ccVwptKZ.s:4767   .text.RCCEx_PLLSAI1_Config:00000000000002a4 $d
     /tmp/ccVwptKZ.s:4772   .text.RCCEx_PLLSAI2_Config:0000000000000000 $t
     /tmp/ccVwptKZ.s:5182   .text.RCCEx_PLLSAI2_Config:000000000000024c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
