--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decoder_main.twx decoder_main.ncd -o decoder_main.twr
decoder_main.pcf -ucf decoder_main.ucf

Design file:              decoder_main.ncd
Physical constraint file: decoder_main.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 300 MHz HIGH 50%;

 2009 paths analyzed, 299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.246ns.
--------------------------------------------------------------------------------

Paths for end point uut/multiplier/blk00000003 (DSP48_X3Y61.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/theta_2 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.911 - 0.906)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/theta_2 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y150.BQ     Tcko                  0.283   uut/theta<4>
                                                       uut/theta_2
    DSP48_X3Y61.A2       net (fanout=1)        0.295   uut/theta<2>
    DSP48_X3Y61.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (2.921ns logic, 0.295ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point uut/multiplier/blk00000003 (DSP48_X3Y61.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/theta_1 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.911 - 0.906)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/theta_1 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y150.AQ     Tcko                  0.283   uut/theta<4>
                                                       uut/theta_1
    DSP48_X3Y61.A1       net (fanout=1)        0.294   uut/theta<1>
    DSP48_X3Y61.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (2.921ns logic, 0.294ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point uut/multiplier/blk00000003 (DSP48_X3Y61.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/theta_4 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.911 - 0.906)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/theta_4 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y150.DQ     Tcko                  0.283   uut/theta<4>
                                                       uut/theta_4
    DSP48_X3Y61.A4       net (fanout=1)        0.269   uut/theta<4>
    DSP48_X3Y61.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (2.921ns logic, 0.269ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point t_4 (SLICE_X48Y153.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               t_0 (FF)
  Destination:          t_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: t_0 to t_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y153.AQ     Tcko                  0.115   t<3>
                                                       t_0
    SLICE_X48Y153.D5     net (fanout=12)       0.099   t<0>
    SLICE_X48Y153.CLK    Tah         (-Th)     0.100   t<3>
                                                       Mcount_t_xor<4>11
                                                       t_4
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.015ns logic, 0.099ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point t_5 (SLICE_X49Y153.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               t_5 (FF)
  Destination:          t_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: t_5 to t_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y153.AQ     Tcko                  0.098   t<5>
                                                       t_5
    SLICE_X49Y153.A5     net (fanout=11)       0.073   t<5>
    SLICE_X49Y153.CLK    Tah         (-Th)     0.055   t<5>
                                                       Mcount_t_xor<5>11
                                                       t_5
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.043ns logic, 0.073ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point i_3 (SLICE_X58Y161.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_2 (FF)
  Destination:          i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_2 to i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y161.BQ     Tcko                  0.098   i<6>
                                                       i_2
    SLICE_X58Y161.C4     net (fanout=1)        0.100   i<2>
    SLICE_X58Y161.CLK    Tah         (-Th)     0.082   i<6>
                                                       Mmux_i[8]_cw_word[8]_mux_160_OUT41
                                                       i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.016ns logic, 0.100ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.767ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.566ns (638.570MHz) (Tdspper_PREG)
  Physical resource: uut/multiplier/blk00000003/CLK
  Logical resource: uut/multiplier/blk00000003/CLK
  Location pin: DSP48_X3Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: done_1/CLK
  Logical resource: done_1/CK
  Location pin: OLOGIC_X1Y175.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.246|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2009 paths, 0 nets, and 392 connections

Design statistics:
   Minimum period:   3.246ns{1}   (Maximum frequency: 308.071MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 07 22:35:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 613 MB



