#contributor : Aaron , generated by script from template provided by Xilinx
#name : S6_BUFPLL
#key:S6_BUFPLL
# --

BUFPLL #(
   .DIVIDE(1),           // DIVCLK divider (1-8)
   .ENABLE_SYNC("TRUE")  // Enable synchrnonization between PLL and GCLK (TRUE/FALSE)
)
BUFPLL_inst (
   .IOCLK(IOCLK),               // 1-bit output: Output I/O clock
   .LOCK(LOCK),                 // 1-bit output: Synchronized LOCK output
   .SERDESSTROBE(SERDESSTROBE), // 1-bit output: Output SERDES strobe (connect to ISERDES2/OSERDES2)
   .GCLK(GCLK),                 // 1-bit input: BUFG clock input
   .LOCKED(LOCKED),             // 1-bit input: LOCKED input from PLL
   .PLLIN(PLLIN)                // 1-bit input: Clock input from PLL
);

