#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c5a449d190 .scope module, "tb_ALU" "tb_ALU" 2 3;
 .timescale -9 -12;
P_000001c5a447b400 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v000001c5a450ad60_0 .var "A", 31 0;
v000001c5a4509640_0 .var "ALUctr", 2 0;
v000001c5a45096e0_0 .net "Add_Result", 31 0, v000001c5a447fde0_0;  1 drivers
v000001c5a450ae00_0 .var "B", 31 0;
v000001c5a450a720_0 .net "Less_Result", 31 0, v000001c5a447fc00_0;  1 drivers
v000001c5a4509460_0 .net "OR_Result", 31 0, v000001c5a4509320_0;  1 drivers
v000001c5a450aea0_0 .net "Overflow", 0 0, L_000001c5a44a19d0;  1 drivers
v000001c5a450a7c0_0 .net "Result", 31 0, v000001c5a45095a0_0;  1 drivers
v000001c5a45090a0_0 .net "Zero", 0 0, v000001c5a4480100_0;  1 drivers
S_000001c5a449d320 .scope module, "u_ALU" "ALU" 2 23, 3 8 0, S_000001c5a449d190;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Add_Result";
    .port_info 6 /OUTPUT 32 "Less_Result";
    .port_info 7 /OUTPUT 32 "OR_Result";
    .port_info 8 /INPUT 3 "ALUctr";
L_000001c5a44a1650 .functor XOR 1, v000001c5a447fac0_0, v000001c5a4480060_0, C4<0>, C4<0>;
L_000001c5a44a16c0 .functor XOR 1, v000001c5a447f480_0, v000001c5a447f520_0, C4<0>, C4<0>;
L_000001c5a44a19d0 .functor AND 1, v000001c5a447f480_0, v000001c5a447fa20_0, C4<1>, C4<1>;
v000001c5a450a400_0 .net "A", 31 0, v000001c5a450ad60_0;  1 drivers
v000001c5a450a540_0 .net "ALUctr", 2 0, v000001c5a4509640_0;  1 drivers
v000001c5a450ac20_0 .net "Add_Carry", 0 0, v000001c5a4480060_0;  1 drivers
v000001c5a450a4a0_0 .net "Add_Overflow", 0 0, v000001c5a447f480_0;  1 drivers
v000001c5a450aae0_0 .net "Add_Result", 31 0, v000001c5a447fde0_0;  alias, 1 drivers
v000001c5a450ab80_0 .net "Add_Sign", 0 0, v000001c5a447f520_0;  1 drivers
v000001c5a450aa40_0 .net "B", 31 0, v000001c5a450ae00_0;  1 drivers
v000001c5a45098c0_0 .net "Less", 0 0, v000001c5a447f3e0_0;  1 drivers
v000001c5a450a900_0 .net "Less_Result", 31 0, v000001c5a447fc00_0;  alias, 1 drivers
v000001c5a4509d20_0 .net "OPctr", 1 0, v000001c5a447f200_0;  1 drivers
v000001c5a450a5e0_0 .net "OR_Result", 31 0, v000001c5a4509320_0;  alias, 1 drivers
v000001c5a4509dc0_0 .net "OVctr", 0 0, v000001c5a447fa20_0;  1 drivers
v000001c5a4509e60_0 .net "Overflow", 0 0, L_000001c5a44a19d0;  alias, 1 drivers
v000001c5a450a360_0 .net "Result", 31 0, v000001c5a45095a0_0;  alias, 1 drivers
v000001c5a450af40_0 .net "SIGctr", 0 0, v000001c5a447f2a0_0;  1 drivers
v000001c5a450a680_0 .net "SUBctr", 0 0, v000001c5a447fac0_0;  1 drivers
v000001c5a450acc0_0 .net "Zero", 0 0, v000001c5a4480100_0;  alias, 1 drivers
S_000001c5a449d4b0 .scope module, "adder_32" "Adder_32" 3 29, 4 1 0, S_000001c5a449d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "Add_Carry";
    .port_info 4 /OUTPUT 1 "Add_Overflow";
    .port_info 5 /OUTPUT 1 "Add_Sign";
    .port_info 6 /OUTPUT 32 "Add_Result";
    .port_info 7 /OUTPUT 1 "Zero";
v000001c5a447f980_0 .net "A", 31 0, v000001c5a450ad60_0;  alias, 1 drivers
v000001c5a4480060_0 .var "Add_Carry", 0 0;
v000001c5a447f480_0 .var "Add_Overflow", 0 0;
v000001c5a447fde0_0 .var "Add_Result", 31 0;
v000001c5a447f520_0 .var "Add_Sign", 0 0;
v000001c5a447ffc0_0 .net "B", 31 0, v000001c5a450ae00_0;  alias, 1 drivers
v000001c5a4480100_0 .var "Zero", 0 0;
v000001c5a447f840_0 .net "cin", 0 0, v000001c5a447fac0_0;  alias, 1 drivers
E_000001c5a447b500 .event anyedge, v000001c5a447f840_0, v000001c5a447f980_0, v000001c5a447ffc0_0, v000001c5a447fde0_0;
S_000001c5a4484dc0 .scope module, "ctr" "Ctr" 3 20, 5 1 0, S_000001c5a449d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUctr";
    .port_info 1 /OUTPUT 1 "SUBctr";
    .port_info 2 /OUTPUT 2 "OPctr";
    .port_info 3 /OUTPUT 1 "SIGctr";
    .port_info 4 /OUTPUT 1 "OVctr";
v000001c5a447f8e0_0 .net "ALUctr", 2 0, v000001c5a4509640_0;  alias, 1 drivers
v000001c5a447f200_0 .var "OPctr", 1 0;
v000001c5a447fa20_0 .var "OVctr", 0 0;
v000001c5a447f2a0_0 .var "SIGctr", 0 0;
v000001c5a447fac0_0 .var "SUBctr", 0 0;
E_000001c5a447be00 .event anyedge, v000001c5a447f8e0_0;
S_000001c5a44915a0 .scope module, "mux2_1" "MUX2_1" 3 44, 6 1 0, S_000001c5a449d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "choice";
    .port_info 3 /OUTPUT 1 "res";
v000001c5a447fb60_0 .net "choice", 0 0, v000001c5a447f2a0_0;  alias, 1 drivers
v000001c5a447f340_0 .net "in0", 0 0, L_000001c5a44a1650;  1 drivers
v000001c5a447fd40_0 .net "in1", 0 0, L_000001c5a44a16c0;  1 drivers
v000001c5a447f3e0_0 .var "res", 0 0;
E_000001c5a447bf40 .event anyedge, v000001c5a447fd40_0, v000001c5a447f340_0, v000001c5a447f2a0_0;
S_000001c5a4491730 .scope module, "mux2_32" "MUX2_32" 3 51, 7 1 0, S_000001c5a449d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "choice";
    .port_info 3 /OUTPUT 32 "res";
v000001c5a447f5c0_0 .net "choice", 0 0, v000001c5a447f3e0_0;  alias, 1 drivers
L_000001c5a48c0088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c5a447f660_0 .net "in0", 31 0, L_000001c5a48c0088;  1 drivers
L_000001c5a48c00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c5a447fe80_0 .net "in1", 31 0, L_000001c5a48c00d0;  1 drivers
v000001c5a447fc00_0 .var "res", 31 0;
E_000001c5a447b580 .event anyedge, v000001c5a447fe80_0, v000001c5a447f660_0, v000001c5a447f3e0_0;
S_000001c5a44918c0 .scope module, "mux3" "MUX3" 3 66, 8 1 0, S_000001c5a449d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 32 "in2";
    .port_info 4 /OUTPUT 32 "res";
v000001c5a447fca0_0 .net "choice", 1 0, v000001c5a447f200_0;  alias, 1 drivers
v000001c5a447f700_0 .net "in0", 31 0, v000001c5a447fde0_0;  alias, 1 drivers
v000001c5a450a040_0 .net "in1", 31 0, v000001c5a4509320_0;  alias, 1 drivers
v000001c5a4509500_0 .net "in2", 31 0, v000001c5a447fc00_0;  alias, 1 drivers
v000001c5a45095a0_0 .var "res", 31 0;
E_000001c5a447c6c0 .event anyedge, v000001c5a447f200_0, v000001c5a447fde0_0, v000001c5a450a040_0, v000001c5a447fc00_0;
S_000001c5a448fe80 .scope module, "or_32" "OR_32" 3 59, 9 1 0, S_000001c5a449d320;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
v000001c5a450a860_0 .net "A", 31 0, v000001c5a450ad60_0;  alias, 1 drivers
v000001c5a4509c80_0 .net "B", 31 0, v000001c5a450ae00_0;  alias, 1 drivers
v000001c5a4509320_0 .var "res", 31 0;
E_000001c5a447cd80 .event anyedge, v000001c5a447f980_0, v000001c5a447ffc0_0;
    .scope S_000001c5a4484dc0;
T_0 ;
    %wait E_000001c5a447be00;
    %load/vec4 v000001c5a447f8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a447fa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a447f2a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c5a447f200_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c5a449d4b0;
T_1 ;
    %wait E_000001c5a447b500;
    %load/vec4 v000001c5a447f840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001c5a447f980_0;
    %pad/u 33;
    %load/vec4 v000001c5a447ffc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001c5a447fde0_0, 0, 32;
    %store/vec4 v000001c5a4480060_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c5a447f980_0;
    %pad/u 33;
    %load/vec4 v000001c5a447ffc0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001c5a447fde0_0, 0, 32;
    %store/vec4 v000001c5a4480060_0, 0, 1;
T_1.1 ;
    %load/vec4 v000001c5a447f980_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c5a447ffc0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c5a447fde0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001c5a447f980_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v000001c5a447f480_0, 0, 1;
    %load/vec4 v000001c5a447fde0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001c5a447f520_0, 0, 1;
    %load/vec4 v000001c5a447fde0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c5a4480100_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5a4480100_0, 0, 1;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c5a44915a0;
T_2 ;
    %wait E_000001c5a447bf40;
    %load/vec4 v000001c5a447fb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001c5a447f340_0;
    %store/vec4 v000001c5a447f3e0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c5a447fd40_0;
    %store/vec4 v000001c5a447f3e0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c5a4491730;
T_3 ;
    %wait E_000001c5a447b580;
    %load/vec4 v000001c5a447f5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c5a447f660_0;
    %store/vec4 v000001c5a447fc00_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c5a447fe80_0;
    %store/vec4 v000001c5a447fc00_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c5a448fe80;
T_4 ;
    %wait E_000001c5a447cd80;
    %load/vec4 v000001c5a450a860_0;
    %load/vec4 v000001c5a4509c80_0;
    %or;
    %store/vec4 v000001c5a4509320_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c5a44918c0;
T_5 ;
    %wait E_000001c5a447c6c0;
    %load/vec4 v000001c5a447fca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000001c5a45095a0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001c5a447f700_0;
    %store/vec4 v000001c5a45095a0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001c5a450a040_0;
    %store/vec4 v000001c5a45095a0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001c5a4509500_0;
    %store/vec4 v000001c5a45095a0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c5a449d190;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_000001c5a449d190;
T_7 ;
    %vpi_call 2 37 "$dumpfile", "tb_ALU.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 4063494144, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 1879048193, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 4063494144, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 1879048193, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4026531841, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4026531841, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 1916010496, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 1610612736, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4026531841, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 268435455, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 1916010496, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 1610612736, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4026531841, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4027580415, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2147483633, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 268435455, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 1916010496, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1879048207, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2130706433, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4026536497, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2059617605, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001c5a4509640_0, 0, 3;
    %pushi/vec4 1916010496, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1879048207, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2130706433, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4026536497, 0, 32;
    %store/vec4 v000001c5a450ad60_0, 0, 32;
    %pushi/vec4 2059617605, 0, 32;
    %store/vec4 v000001c5a450ae00_0, 0, 32;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb_ALU.v";
    "./ALU.v";
    "./Adder_32.v";
    "./Ctr.v";
    "./MUX2_1.v";
    "./MUX2_32.v";
    "./MUX3.v";
    "./OR_32.v";
