{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621300778171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621300778171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 09:19:38 2021 " "Processing started: Tue May 18 09:19:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621300778171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621300778171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex04 -c ex04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex04 -c ex04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621300778171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1621300778343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/wzy/YingBuXian/ex04/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "D:/wzy/YingBuXian/ex04/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/wzy/YingBuXian/ex04/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.v" "" { Text "D:/wzy/YingBuXian/ex04/add1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetoeight.v 1 1 " "Found 1 design units, including 1 entities, in source file threetoeight.v" { { "Info" "ISGN_ENTITY_NAME" "1 threeToEight " "Found entity 1: threeToEight" {  } { { "threeToEight.v" "" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiunit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiunit " "Found entity 1: multiunit" {  } { { "multiunit.v" "" { Text "D:/wzy/YingBuXian/ex04/multiunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.v 1 1 " "Found 1 design units, including 1 entities, in source file upc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UPC " "Found entity 1: UPC" {  } { { "UPC.v" "" { Text "D:/wzy/YingBuXian/ex04/UPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file nextaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 nextAddress " "Found entity 1: nextAddress" {  } { { "nextAddress.v" "" { Text "D:/wzy/YingBuXian/ex04/nextAddress.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector8_2.v 1 1 " "Found 1 design units, including 1 entities, in source file selector8_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector8_2 " "Found entity 1: selector8_2" {  } { { "selector8_2.v" "" { Text "D:/wzy/YingBuXian/ex04/selector8_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift16 " "Found entity 1: shift16" {  } { { "shift16.v" "" { Text "D:/wzy/YingBuXian/ex04/shift16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "D:/wzy/YingBuXian/ex04/register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/wzy/YingBuXian/ex04/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "MCU.v" "" { Text "D:/wzy/YingBuXian/ex04/MCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "74173 74173.v " "Entity \"74173\" obtained from \"74173.v\" instead of from Quartus II megafunction library" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 20 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74173.v 1 1 " "Found 1 design units, including 1 entities, in source file 74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 74173 " "Found entity 1: 74173" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "numA NUMA ALU16.v(17) " "Verilog HDL Declaration information at ALU16.v(17): object \"numA\" differs only in case from object \"NUMA\" in the same scope" {  } { { "ALU16.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU16.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778390 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ex04.v(107) " "Verilog HDL Module Instantiation warning at ex04.v(107): ignored dangling comma in List of Port Connections" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex04.v 1 1 " "Found 1 design units, including 1 entities, in source file ex04.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex04 " "Found entity 1: ex04" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.v 1 1 " "Found 1 design units, including 1 entities, in source file add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.v" "" { Text "D:/wzy/YingBuXian/ex04/ADD16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotofour.v 1 1 " "Found 1 design units, including 1 entities, in source file twotofour.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToFour " "Found entity 1: twoToFour" {  } { { "twoToFour.v" "" { Text "D:/wzy/YingBuXian/ex04/twoToFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPR cpr CPU.v(134) " "Verilog HDL Declaration information at CPU.v(134): object \"CPR\" differs only in case from object \"cpr\" in the same scope" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "union multi16row.v(17) " "Verilog HDL Declaration warning at multi16row.v(17): \"union\" is SystemVerilog-2005 keyword" {  } { { "multi16row.v" "" { Text "D:/wzy/YingBuXian/ex04/multi16row.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multi16row.v(26) " "Verilog HDL Module Instantiation warning at multi16row.v(26): ignored dangling comma in List of Port Connections" {  } { { "multi16row.v" "" { Text "D:/wzy/YingBuXian/ex04/multi16row.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi16row.v 1 1 " "Found 1 design units, including 1 entities, in source file multi16row.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi16row " "Found entity 1: multi16row" {  } { { "multi16row.v" "" { Text "D:/wzy/YingBuXian/ex04/multi16row.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom_bb.v" "" { Text "D:/wzy/YingBuXian/ex04/rom_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector8.v 1 1 " "Found 1 design units, including 1 entities, in source file selector8.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector8 " "Found entity 1: selector8" {  } { { "selector8.v" "" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "union multiplication16.v(16) " "Verilog HDL Declaration warning at multiplication16.v(16): \"union\" is SystemVerilog-2005 keyword" {  } { { "multiplication16.v" "" { Text "D:/wzy/YingBuXian/ex04/multiplication16.v" 16 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication16 " "Found entity 1: multiplication16" {  } { { "multiplication16.v" "" { Text "D:/wzy/YingBuXian/ex04/multiplication16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock3.v 1 1 " "Found 1 design units, including 1 entities, in source file clock3.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock3 " "Found entity 1: clock3" {  } { { "clock3.v" "" { Text "D:/wzy/YingBuXian/ex04/clock3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_inst.v " "Can't analyze file -- file test_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1621300778405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement16.v 1 1 " "Found 1 design units, including 1 entities, in source file complement16.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement16 " "Found entity 1: complement16" {  } { { "complement16.v" "" { Text "D:/wzy/YingBuXian/ex04/complement16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLR ex04.v(54) " "Verilog HDL Implicit Net warning at ex04.v(54): created implicit net for \"CLR\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jumpTagO ex04.v(65) " "Verilog HDL Implicit Net warning at ex04.v(65): created implicit net for \"jumpTagO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rden_RAMO ex04.v(66) " "Verilog HDL Implicit Net warning at ex04.v(66): created implicit net for \"rden_RAMO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren_RAMO ex04.v(67) " "Verilog HDL Implicit Net warning at ex04.v(67): created implicit net for \"wren_RAMO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_RAMO ex04.v(68) " "Verilog HDL Implicit Net warning at ex04.v(68): created implicit net for \"data_RAMO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_RAMO ex04.v(69) " "Verilog HDL Implicit Net warning at ex04.v(69): created implicit net for \"address_RAMO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARO ex04.v(70) " "Verilog HDL Implicit Net warning at ex04.v(70): created implicit net for \"MARO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7O ex04.v(71) " "Verilog HDL Implicit Net warning at ex04.v(71): created implicit net for \"R7O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6O ex04.v(72) " "Verilog HDL Implicit Net warning at ex04.v(72): created implicit net for \"R6O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5O ex04.v(73) " "Verilog HDL Implicit Net warning at ex04.v(73): created implicit net for \"R5O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4O ex04.v(74) " "Verilog HDL Implicit Net warning at ex04.v(74): created implicit net for \"R4O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3O ex04.v(75) " "Verilog HDL Implicit Net warning at ex04.v(75): created implicit net for \"R3O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAO ex04.v(76) " "Verilog HDL Implicit Net warning at ex04.v(76): created implicit net for \"RAO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBO ex04.v(77) " "Verilog HDL Implicit Net warning at ex04.v(77): created implicit net for \"RBO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR_select_control4O ex04.v(78) " "Verilog HDL Implicit Net warning at ex04.v(78): created implicit net for \"CPR_select_control4O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR_select_control2O ex04.v(79) " "Verilog HDL Implicit Net warning at ex04.v(79): created implicit net for \"CPR_select_control2O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR0O ex04.v(80) " "Verilog HDL Implicit Net warning at ex04.v(80): created implicit net for \"CPR0O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR2O ex04.v(81) " "Verilog HDL Implicit Net warning at ex04.v(81): created implicit net for \"CPR2O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0O ex04.v(82) " "Verilog HDL Implicit Net warning at ex04.v(82): created implicit net for \"R0O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_RAMO ex04.v(83) " "Verilog HDL Implicit Net warning at ex04.v(83): created implicit net for \"q_RAMO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selectAO ex04.v(84) " "Verilog HDL Implicit Net warning at ex04.v(84): created implicit net for \"selectAO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selectBO ex04.v(85) " "Verilog HDL Implicit Net warning at ex04.v(85): created implicit net for \"selectBO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_FO ex04.v(86) " "Verilog HDL Implicit Net warning at ex04.v(86): created implicit net for \"ALU_FO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immediate8O ex04.v(89) " "Verilog HDL Implicit Net warning at ex04.v(89): created implicit net for \"immediate8O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_SO ex04.v(91) " "Verilog HDL Implicit Net warning at ex04.v(91): created implicit net for \"ALU_SO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2O ex04.v(92) " "Verilog HDL Implicit Net warning at ex04.v(92): created implicit net for \"R2O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRO ex04.v(93) " "Verilog HDL Implicit Net warning at ex04.v(93): created implicit net for \"IRO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1O ex04.v(94) " "Verilog HDL Implicit Net warning at ex04.v(94): created implicit net for \"R1O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPIR0 ex04.v(95) " "Verilog HDL Implicit Net warning at ex04.v(95): created implicit net for \"CPIR0\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "select_control_A0 ex04.v(96) " "Verilog HDL Implicit Net warning at ex04.v(96): created implicit net for \"select_control_A0\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YYAO ex04.v(97) " "Verilog HDL Implicit Net warning at ex04.v(97): created implicit net for \"YYAO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR_PO ex04.v(98) " "Verilog HDL Implicit Net warning at ex04.v(98): created implicit net for \"CPR_PO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CPR1O ex04.v(99) " "Verilog HDL Implicit Net warning at ex04.v(99): created implicit net for \"CPR1O\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1_INO ex04.v(100) " "Verilog HDL Implicit Net warning at ex04.v(100): created implicit net for \"R1_INO\"" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(45) " "Verilog HDL Instantiation warning at ALU.v(45): instance has no name" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(53) " "Verilog HDL Instantiation warning at ALU.v(53): instance has no name" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ALU.v(76) " "Verilog HDL Instantiation warning at ALU.v(76): instance has no name" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(448) " "Verilog HDL Instantiation warning at CPU.v(448): instance has no name" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 448 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1621300778421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex04 " "Elaborating entity \"ex04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621300778452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "ex04.v" "cpu" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock CPU:cpu\|clock:make_clock " "Elaborating entity \"clock\" for hierarchy \"CPU:cpu\|clock:make_clock\"" {  } { { "CPU.v" "make_clock" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToEight CPU:cpu\|threeToEight:cpr_three_eight1 " "Elaborating entity \"threeToEight\" for hierarchy \"CPU:cpu\|threeToEight:cpr_three_eight1\"" {  } { { "CPU.v" "cpr_three_eight1" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1 " "Elaborating entity \"74138\" for hierarchy \"CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1\"" {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1 " "Elaborated megafunction instantiation \"CPU:cpu\|threeToEight:cpr_three_eight1\|74138:three_eight_translator1\"" {  } { { "threeToEight.v" "" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToFour CPU:cpu\|twoToFour:cpr_tow_four1 " "Elaborating entity \"twoToFour\" for hierarchy \"CPU:cpu\|twoToFour:cpr_tow_four1\"" {  } { { "CPU.v" "cpr_tow_four1" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 CPU:cpu\|register16:R_add_register_0 " "Elaborating entity \"register16\" for hierarchy \"CPU:cpu\|register16:R_add_register_0\"" {  } { { "CPU.v" "R_add_register_0" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74173 CPU:cpu\|register16:R_add_register_0\|74173:register8_1 " "Elaborating entity \"74173\" for hierarchy \"CPU:cpu\|register16:R_add_register_0\|74173:register8_1\"" {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector8_2 CPU:cpu\|selector8_2:select_RA " "Elaborating entity \"selector8_2\" for hierarchy \"CPU:cpu\|selector8_2:select_RA\"" {  } { { "CPU.v" "select_RA" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram CPU:cpu\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"CPU:cpu\|ram:RAM\"" {  } { { "CPU.v" "RAM" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "D:/wzy/YingBuXian/ex04/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "D:/wzy/YingBuXian/ex04/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778530 ""}  } { { "ram.v" "" { Text "D:/wzy/YingBuXian/ex04/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621300778530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akk1 " "Found entity 1: altsyncram_akk1" {  } { { "db/altsyncram_akk1.tdf" "" { Text "D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akk1 CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated " "Elaborating entity \"altsyncram_akk1\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qva2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qva2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qva2 " "Found entity 1: altsyncram_qva2" {  } { { "db/altsyncram_qva2.tdf" "" { Text "D:/wzy/YingBuXian/ex04/db/altsyncram_qva2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621300778624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621300778624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qva2 CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|altsyncram_qva2:altsyncram1 " "Elaborating entity \"altsyncram_qva2\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|altsyncram_qva2:altsyncram1\"" {  } { { "db/altsyncram_akk1.tdf" "altsyncram1" { Text "D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akk1.tdf" "mgl_prim2" { Text "D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_akk1.tdf" "" { Text "D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987568 " "Parameter \"NODE_NAME\" = \"1918987568\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778920 ""}  } { { "db/altsyncram_akk1.tdf" "" { Text "D:/wzy/YingBuXian/ex04/db/altsyncram_akk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621300778920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"CPU:cpu\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_akk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector8 CPU:cpu\|selector8:select_A " "Elaborating entity \"selector8\" for hierarchy \"CPU:cpu\|selector8:select_A\"" {  } { { "CPU.v" "select_A" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:comb_932 " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:comb_932\"" {  } { { "CPU.v" "comb_932" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(126) " "Verilog HDL assignment warning at ALU.v(126): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(129) " "Verilog HDL assignment warning at ALU.v(129): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(132) " "Verilog HDL assignment warning at ALU.v(132): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(135) " "Verilog HDL assignment warning at ALU.v(135): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(138) " "Verilog HDL assignment warning at ALU.v(138): truncated value with size 32 to match size of target (17)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jumpTag ALU.v(195) " "Verilog HDL Always Construct warning at ALU.v(195): variable \"jumpTag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "jumpTag ALU.v(198) " "Verilog HDL Always Construct warning at ALU.v(198): variable \"jumpTag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(110) " "Verilog HDL Case Statement warning at ALU.v(110): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_direction ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable \"shift_direction\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CN4 ALU.v(109) " "Verilog HDL Always Construct warning at ALU.v(109): inferring latch(es) for variable \"CN4\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CN4 ALU.v(109) " "Inferred latch for \"CN4\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_direction ALU.v(109) " "Inferred latch for \"shift_direction\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ALU.v(109) " "Inferred latch for \"F\[0\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ALU.v(109) " "Inferred latch for \"F\[1\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ALU.v(109) " "Inferred latch for \"F\[2\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ALU.v(109) " "Inferred latch for \"F\[3\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] ALU.v(109) " "Inferred latch for \"F\[4\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] ALU.v(109) " "Inferred latch for \"F\[5\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[6\] ALU.v(109) " "Inferred latch for \"F\[6\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[7\] ALU.v(109) " "Inferred latch for \"F\[7\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[8\] ALU.v(109) " "Inferred latch for \"F\[8\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[9\] ALU.v(109) " "Inferred latch for \"F\[9\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[10\] ALU.v(109) " "Inferred latch for \"F\[10\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[11\] ALU.v(109) " "Inferred latch for \"F\[11\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[12\] ALU.v(109) " "Inferred latch for \"F\[12\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[13\] ALU.v(109) " "Inferred latch for \"F\[13\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[14\] ALU.v(109) " "Inferred latch for \"F\[14\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[15\] ALU.v(109) " "Inferred latch for \"F\[15\]\" at ALU.v(109)" {  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1621300778951 "|ex04|CPU:cpu|ALU:comb_932"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16 CPU:cpu\|ALU:comb_932\|shift16:comb_20 " "Elaborating entity \"shift16\" for hierarchy \"CPU:cpu\|ALU:comb_932\|shift16:comb_20\"" {  } { { "ALU.v" "comb_20" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement16 CPU:cpu\|ALU:comb_932\|complement16:complementA " "Elaborating entity \"complement16\" for hierarchy \"CPU:cpu\|ALU:comb_932\|complement16:complementA\"" {  } { { "ALU.v" "complementA" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication16 CPU:cpu\|ALU:comb_932\|multiplication16:comb_22 " "Elaborating entity \"multiplication16\" for hierarchy \"CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\"" {  } { { "ALU.v" "comb_22" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi16row CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\|multi16row:union\[0\].row " "Elaborating entity \"multi16row\" for hierarchy \"CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\|multi16row:union\[0\].row\"" {  } { { "multiplication16.v" "union\[0\].row" { Text "D:/wzy/YingBuXian/ex04/multiplication16.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiunit CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit " "Elaborating entity \"multiunit\" for hierarchy \"CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit\"" {  } { { "multi16row.v" "union\[0\].unit" { Text "D:/wzy/YingBuXian/ex04/multi16row.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit\|add1:add " "Elaborating entity \"add1\" for hierarchy \"CPU:cpu\|ALU:comb_932\|multiplication16:comb_22\|multi16row:union\[0\].row\|multiunit:union\[0\].unit\|add1:add\"" {  } { { "multiunit.v" "add" { Text "D:/wzy/YingBuXian/ex04/multiunit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621300778967 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_two_translator 32 1 " "Port \"G1\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_two_translator 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_two_translator 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_two_translator 32 1 " "Port \"G1\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_two_translator 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_two_translator 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_two_translator\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "selector8.v" "three_two_translator" { Text "D:/wzy/YingBuXian/ex04/selector8.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|selector8:select_A|74138:three_two_translator"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779341 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_4 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_4 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_4 32 1 " "Port \"MN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_4 32 1 " "Port \"NN\" on the entity instantiation of \"register8_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_4" { Text "D:/wzy/YingBuXian/ex04/register16.v" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_3 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_3 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_3 32 1 " "Port \"MN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_3 32 1 " "Port \"NN\" on the entity instantiation of \"register8_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_3" { Text "D:/wzy/YingBuXian/ex04/register16.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_2 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_2 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_2 32 1 " "Port \"MN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_2 32 1 " "Port \"NN\" on the entity instantiation of \"register8_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_2" { Text "D:/wzy/YingBuXian/ex04/register16.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1N register8_1 32 1 " "Port \"G1N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2N register8_1 32 1 " "Port \"G2N\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "MN register8_1 32 1 " "Port \"MN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "NN register8_1 32 1 " "Port \"NN\" on the entity instantiation of \"register8_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "register16.v" "register8_1" { Text "D:/wzy/YingBuXian/ex04/register16.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|register16:R_add_register_0|74173:register8_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779357 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G1 three_eight_translator1 32 1 " "Port \"G1\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2AN three_eight_translator1 32 1 " "Port \"G2AN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "G2BN three_eight_translator1 32 1 " "Port \"G2BN\" on the entity instantiation of \"three_eight_translator1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "threeToEight.v" "three_eight_translator1" { Text "D:/wzy/YingBuXian/ex04/threeToEight.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1621300779373 "|ex04|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:MAR\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:MAR\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:IR\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:IR\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[7\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[6\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[5\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[4\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[3\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[2\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:add_register\[1\].R\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_4\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_3\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_2\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q4 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q4\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q1 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q1\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q3 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q3\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q2 " "Converted tri-state buffer \"CPU:cpu\|register16:R_add_register_0\|74173:register8_1\|Q2\" feeding internal logic into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1621300780309 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1621300780309 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLK~0 " "Found clock multiplexer CLK~0" {  } { { "ex04.v" "" { Text "D:/wzy/YingBuXian/ex04/ex04.v" 52 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CLK~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~0 " "Found clock multiplexer CPU:cpu\|control_singal~0" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~1 " "Found clock multiplexer CPU:cpu\|control_singal~1" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~2 " "Found clock multiplexer CPU:cpu\|control_singal~2" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~3 " "Found clock multiplexer CPU:cpu\|control_singal~3" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~4 " "Found clock multiplexer CPU:cpu\|control_singal~4" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~5 " "Found clock multiplexer CPU:cpu\|control_singal~5" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~6 " "Found clock multiplexer CPU:cpu\|control_singal~6" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~7 " "Found clock multiplexer CPU:cpu\|control_singal~7" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~8 " "Found clock multiplexer CPU:cpu\|control_singal~8" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~9 " "Found clock multiplexer CPU:cpu\|control_singal~9" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~10 " "Found clock multiplexer CPU:cpu\|control_singal~10" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~11 " "Found clock multiplexer CPU:cpu\|control_singal~11" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~12 " "Found clock multiplexer CPU:cpu\|control_singal~12" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~13 " "Found clock multiplexer CPU:cpu\|control_singal~13" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~14 " "Found clock multiplexer CPU:cpu\|control_singal~14" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~15 " "Found clock multiplexer CPU:cpu\|control_singal~15" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~16 " "Found clock multiplexer CPU:cpu\|control_singal~16" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~17 " "Found clock multiplexer CPU:cpu\|control_singal~17" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~18 " "Found clock multiplexer CPU:cpu\|control_singal~18" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300780605 "|ex04|CPU:cpu|control_singal~18"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1621300780605 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CPU:cpu\|control_singal~19 " "Found clock multiplexer CPU:cpu\|control_singal~19" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 98 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621300781416 "|ex04|CPU:cpu|control_singal~19"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1621300781416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1621300782383 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_1\|Q1 PCO\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q1\" to the node \"PCO\[0\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_1\|Q2 PCO\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q2\" to the node \"PCO\[1\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_1\|Q3 PCO\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q3\" to the node \"PCO\[2\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_1\|Q4 PCO\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q4\" to the node \"PCO\[3\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_2\|Q1 PCO\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q1\" to the node \"PCO\[4\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_2\|Q2 PCO\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q2\" to the node \"PCO\[5\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_2\|Q3 PCO\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q3\" to the node \"PCO\[6\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_2\|Q4 PCO\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q4\" to the node \"PCO\[7\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_3\|Q1 PCO\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q1\" to the node \"PCO\[8\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_3\|Q2 PCO\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q2\" to the node \"PCO\[9\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_3\|Q3 PCO\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q3\" to the node \"PCO\[10\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_3\|Q4 PCO\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q4\" to the node \"PCO\[11\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_4\|Q1 PCO\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q1\" to the node \"PCO\[12\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_4\|Q2 PCO\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q2\" to the node \"PCO\[13\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_4\|Q3 PCO\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q3\" to the node \"PCO\[14\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:cpu\|register16:PC\|74173:register8_4\|Q4 PCO\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q4\" to the node \"PCO\[15\]\" into a wire" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_1\|Q1 CPU:cpu\|selector8:select_A\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q1\" to the node \"CPU:cpu\|selector8:select_A\|Q\[0\]\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_1\|Q2 CPU:cpu\|selector8:select_A\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q2\" to the node \"CPU:cpu\|selector8:select_A\|Q\[1\]\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_1\|Q3 CPU:cpu\|selector8:select_A\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q3\" to the node \"CPU:cpu\|selector8:select_A\|Q\[2\]\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_1\|Q4 CPU:cpu\|selector8:select_A\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_1\|Q4\" to the node \"CPU:cpu\|selector8:select_A\|Q\[3\]\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_2\|Q1 CPU:cpu\|selector8:select_A\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q1\" to the node \"CPU:cpu\|selector8:select_A\|Q\[4\]\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_2\|Q2 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q2\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_2\|Q3 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q3\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_2\|Q4 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_2\|Q4\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_3\|Q1 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q1\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_3\|Q2 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q2\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_3\|Q3 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q3\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_3\|Q4 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_3\|Q4\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_4\|Q1 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q1\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_4\|Q2 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q2\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 50 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_4\|Q3 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q3\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 49 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:cpu\|register16:PC\|74173:register8_4\|Q4 CPU:cpu\|selector8:select_A\|Q " "Converted the fan-out from the tri-state buffer \"CPU:cpu\|register16:PC\|74173:register8_4\|Q4\" to the node \"CPU:cpu\|selector8:select_A\|Q\" into an OR gate" {  } { { "74173.v" "" { Text "D:/wzy/YingBuXian/ex04/74173.v" 48 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[0\] " "Latch CPU:cpu\|ALU:comb_932\|F\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[4\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[1\] " "Latch CPU:cpu\|ALU:comb_932\|F\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[2\] " "Latch CPU:cpu\|ALU:comb_932\|F\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[3\] " "Latch CPU:cpu\|ALU:comb_932\|F\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[4\] " "Latch CPU:cpu\|ALU:comb_932\|F\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[5\] " "Latch CPU:cpu\|ALU:comb_932\|F\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[6\] " "Latch CPU:cpu\|ALU:comb_932\|F\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[7\] " "Latch CPU:cpu\|ALU:comb_932\|F\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|clock:make_clock\|Wx\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|clock:make_clock\|Wx\[1\]" {  } { { "clock.v" "" { Text "D:/wzy/YingBuXian/ex04/clock.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782430 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[8\] " "Latch CPU:cpu\|ALU:comb_932\|F\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[9\] " "Latch CPU:cpu\|ALU:comb_932\|F\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[10\] " "Latch CPU:cpu\|ALU:comb_932\|F\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[11\] " "Latch CPU:cpu\|ALU:comb_932\|F\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[12\] " "Latch CPU:cpu\|ALU:comb_932\|F\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[13\] " "Latch CPU:cpu\|ALU:comb_932\|F\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[14\] " "Latch CPU:cpu\|ALU:comb_932\|F\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[3\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[3\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|F\[15\] " "Latch CPU:cpu\|ALU:comb_932\|F\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[4\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:comb_932\|shift_direction " "Latch CPU:cpu\|ALU:comb_932\|shift_direction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|ALU_S\[4\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|ALU_S\[4\]" {  } { { "CPU.v" "" { Text "D:/wzy/YingBuXian/ex04/CPU.v" 428 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1621300782446 ""}  } { { "ALU.v" "" { Text "D:/wzy/YingBuXian/ex04/ALU.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1621300782446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300784146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/wzy/YingBuXian/ex04/output_files/ex04.map.smsg " "Generated suppressed messages file D:/wzy/YingBuXian/ex04/output_files/ex04.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1621300785659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621300785940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621300785940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1681 " "Implemented 1681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621300786049 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621300786049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1631 " "Implemented 1631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621300786049 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621300786049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621300786049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 510 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 510 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621300786081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 09:19:46 2021 " "Processing ended: Tue May 18 09:19:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621300786081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621300786081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621300786081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621300786081 ""}
