<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    build/lowrisc_systems_top_earlgrey_0.1/sim-icarus/generated/lowrisc_prim_otp-impl_0/prim_otp.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// This file is auto-generated.</span>
<a name="l-6"></a>
<a name="l-7"></a>
<a name="l-8"></a><span class="c1">// This is to prevent AscentLint warnings in the generated</span>
<a name="l-9"></a><span class="c1">// abstract prim wrapper. These warnings occur due to the .*</span>
<a name="l-10"></a><span class="c1">// use. TODO: we may want to move these inline waivers</span>
<a name="l-11"></a><span class="c1">// into a separate, generated waiver file for consistency.</span>
<a name="l-12"></a><span class="c1">//ri lint_check_off OUTPUT_NOT_DRIVEN INPUT_NOT_READ</span>
<a name="l-13"></a><span class="k">module</span> <span class="n">prim_otp</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="p">#(</span>
<a name="l-16"></a>
<a name="l-17"></a>  <span class="c1">// Native OTP word size. This determines the size_i granule.</span>
<a name="l-18"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">Width</span>       <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
<a name="l-19"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">Depth</span>       <span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>
<a name="l-20"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">CmdWidth</span>    <span class="o">=</span> <span class="n">otp_ctrl_pkg</span><span class="o">::</span><span class="n">OtpCmdWidth</span><span class="p">,</span>
<a name="l-21"></a>  <span class="c1">// This determines the maximum number of native words that</span>
<a name="l-22"></a>  <span class="c1">// can be transferred accross the interface in one cycle.</span>
<a name="l-23"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">SizeWidth</span>   <span class="o">=</span> <span class="n">otp_ctrl_pkg</span><span class="o">::</span><span class="n">OtpSizeWidth</span><span class="p">,</span>
<a name="l-24"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">ErrWidth</span>    <span class="o">=</span> <span class="n">otp_ctrl_pkg</span><span class="o">::</span><span class="n">OtpErrWidth</span><span class="p">,</span>
<a name="l-25"></a>  <span class="c1">// Width of the power sequencing signal.</span>
<a name="l-26"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">PwrSeqWidth</span> <span class="o">=</span> <span class="n">otp_ctrl_pkg</span><span class="o">::</span><span class="n">OtpPwrSeqWidth</span><span class="p">,</span>
<a name="l-27"></a>  <span class="c1">// Number of Test TL-UL words</span>
<a name="l-28"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">TlDepth</span>     <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
<a name="l-29"></a>  <span class="c1">// Derived parameters</span>
<a name="l-30"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">AddrWidth</span>   <span class="o">=</span> <span class="n">prim_util_pkg</span><span class="o">::</span><span class="n">vbits</span><span class="p">(</span><span class="n">Depth</span><span class="p">),</span>
<a name="l-31"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">IfWidth</span>     <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="n">SizeWidth</span><span class="o">*</span><span class="n">Width</span><span class="p">,</span>
<a name="l-32"></a>  <span class="c1">// VMEM file to initialize the memory with</span>
<a name="l-33"></a>  <span class="k">parameter</span>      <span class="n">MemInitFile</span> <span class="o">=</span> <span class="s">&quot;&quot;</span>
<a name="l-34"></a>
<a name="l-35"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-36"></a>  <span class="k">input</span>                          <span class="n">clk_i</span><span class="p">,</span>
<a name="l-37"></a>  <span class="k">input</span>                          <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-38"></a>  <span class="c1">// Macro-specific power sequencing signals to/from AST</span>
<a name="l-39"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">PwrSeqWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">pwr_seq_o</span><span class="p">,</span>
<a name="l-40"></a>  <span class="k">input</span>        <span class="p">[</span><span class="n">PwrSeqWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">pwr_seq_h_i</span><span class="p">,</span>
<a name="l-41"></a>  <span class="c1">// Test interface</span>
<a name="l-42"></a>  <span class="k">input</span>  <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_h2d_t</span>      <span class="n">test_tl_i</span><span class="p">,</span>
<a name="l-43"></a>  <span class="k">output</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_d2h_t</span>      <span class="n">test_tl_o</span><span class="p">,</span>
<a name="l-44"></a>  <span class="c1">// Ready valid handshake for read/write command</span>
<a name="l-45"></a>  <span class="k">output</span> <span class="kt">logic</span>                   <span class="n">ready_o</span><span class="p">,</span>
<a name="l-46"></a>  <span class="k">input</span>                          <span class="n">valid_i</span><span class="p">,</span>
<a name="l-47"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">SizeWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>          <span class="n">size_i</span><span class="p">,</span> <span class="c1">// #(Native words)-1, e.g. size == 0 for 1 native word.</span>
<a name="l-48"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">CmdWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">cmd_i</span><span class="p">,</span>  <span class="c1">// 00: read command, 01: write command, 11: init command</span>
<a name="l-49"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">AddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>          <span class="n">addr_i</span><span class="p">,</span>
<a name="l-50"></a>  <span class="k">input</span> <span class="p">[</span><span class="n">IfWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">wdata_i</span><span class="p">,</span>
<a name="l-51"></a>  <span class="c1">// Response channel</span>
<a name="l-52"></a>  <span class="k">output</span> <span class="kt">logic</span>                   <span class="n">valid_o</span><span class="p">,</span>
<a name="l-53"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">IfWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">rdata_o</span><span class="p">,</span>
<a name="l-54"></a>  <span class="k">output</span> <span class="n">otp_ctrl_pkg</span><span class="o">::</span><span class="n">otp_err_e</span> <span class="n">err_o</span>
<a name="l-55"></a><span class="p">);</span>
<a name="l-56"></a>
<a name="l-57"></a>  <span class="k">if</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_generic</span>
<a name="l-58"></a>    <span class="n">prim_generic_otp</span> <span class="p">#(</span>
<a name="l-59"></a>      <span class="p">.</span><span class="n">CmdWidth</span><span class="p">(</span><span class="n">CmdWidth</span><span class="p">),</span>
<a name="l-60"></a>      <span class="p">.</span><span class="n">Width</span><span class="p">(</span><span class="n">Width</span><span class="p">),</span>
<a name="l-61"></a>      <span class="p">.</span><span class="n">SizeWidth</span><span class="p">(</span><span class="n">SizeWidth</span><span class="p">),</span>
<a name="l-62"></a>      <span class="p">.</span><span class="n">MemInitFile</span><span class="p">(</span><span class="n">MemInitFile</span><span class="p">),</span>
<a name="l-63"></a>      <span class="p">.</span><span class="n">ErrWidth</span><span class="p">(</span><span class="n">ErrWidth</span><span class="p">),</span>
<a name="l-64"></a>      <span class="p">.</span><span class="n">PwrSeqWidth</span><span class="p">(</span><span class="n">PwrSeqWidth</span><span class="p">),</span>
<a name="l-65"></a>      <span class="p">.</span><span class="n">TlDepth</span><span class="p">(</span><span class="n">TlDepth</span><span class="p">),</span>
<a name="l-66"></a>      <span class="p">.</span><span class="n">Depth</span><span class="p">(</span><span class="n">Depth</span><span class="p">)</span>
<a name="l-67"></a>    <span class="p">)</span> <span class="n">u_impl_generic</span> <span class="p">(</span>
<a name="l-68"></a>      <span class="p">.</span><span class="o">*</span>
<a name="l-69"></a>    <span class="p">);</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="k">end</span>
<a name="l-72"></a>
<a name="l-73"></a><span class="k">endmodule</span>
<a name="l-74"></a><span class="c1">//ri lint_check_on OUTPUT_NOT_DRIVEN INPUT_NOT_READ</span>
</pre></div>
</td></tr></table>
  </body>
</html>