// Seed: 3090821667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6 = id_4;
  tri1  id_7;
  assign #id_8 id_7 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6
    , id_13,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input supply1 id_10,
    input wire id_11
    , id_14
);
  logic id_15;
  ;
  assign id_15[-1'h0/-1] = id_3;
  logic [7:0]
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44;
  assign id_15 = id_16[1];
  module_0 modCall_1 (
      id_13,
      id_13,
      id_14,
      id_13,
      id_14
  );
  logic id_45, id_46;
  wire id_47 = id_46;
endmodule
