{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 11:52:50 2015 " "Info: Processing started: Sun Apr 12 11:52:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g48_Lab_5 -c g48_Lab_5 " "Info: Command: quartus_sta g48_Lab_5 -c g48_Lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "g48_music_box.sdc " "Info: Reading SDC File: 'g48_music_box.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_BCLK clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port AUD_BCLK relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_BCLK clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port AUD_BCLK relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_DACDAT clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port AUD_DACDAT relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_DACDAT clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port AUD_DACDAT relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_DACLRCK clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port AUD_DACLRCK relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_DACLRCK clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port AUD_DACLRCK relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_MCLK clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port AUD_MCLK relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "AUD_MCLK clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port AUD_MCLK relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[0\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[0\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[0\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[0\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[10\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[10\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[10\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[10\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[11\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[11\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[11\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[11\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[12\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[12\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[12\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[12\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[13\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[13\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[13\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[13\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[14\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[14\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[14\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[14\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[15\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[15\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[15\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[15\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[16\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[16\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[16\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[16\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[17\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[17\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[17\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[17\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[18\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[18\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[18\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[18\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[19\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[19\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[19\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[19\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[1\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[1\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[1\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[1\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[20\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[20\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[20\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[20\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[21\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[21\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[21\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[21\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[2\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[2\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[2\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[2\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[3\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[3\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[3\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[3\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[4\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[4\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[4\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[4\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[5\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[5\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[5\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[5\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[6\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[6\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[6\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[6\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[7\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[7\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[7\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[7\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[8\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[8\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[8\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[8\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[9\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[9\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_ADDR\[9\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_ADDR\[9\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_CE_N clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_CE_N relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_CE_N clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_CE_N relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[0\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[0\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[0\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[0\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[1\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[1\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[1\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[1\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[2\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[2\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[2\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[2\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[3\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[3\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[3\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[3\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[4\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[4\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[4\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[4\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[5\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[5\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[5\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[5\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[6\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[6\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[6\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[6\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[7\] clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[7\] relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_DQ\[7\] clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_DQ\[7\] relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_OE_N clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_OE_N relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_OE_N clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_OE_N relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_RST_N clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_RST_N relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_RST_N clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_RST_N relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_WE_N clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port FL_WE_N relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "FL_WE_N clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port FL_WE_N relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "I2C_SCLK clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port I2C_SCLK relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "I2C_SCLK clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port I2C_SCLK relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "I2C_SDAT clk_50 fall min " "Warning: For set_input_delay/set_output_delay, port I2C_SDAT relative to clock clk_50 does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "I2C_SDAT clk_50 rise min " "Warning: For set_input_delay/set_output_delay, port I2C_SDAT relative to clock clk_50 does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.274 " "Info: Worst-case setup slack is 4.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.274         0.000 clk_50  " "Info:     4.274         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Info: Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk_50  " "Info:     0.445         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.686 " "Info: Worst-case minimum pulse width slack is 7.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.686         0.000 clk_50  " "Info:     7.686         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "69 " "Warning: Found 69 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[0\] 0 " "Info: Pin \"d0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[1\] 0 " "Info: Pin \"d0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[2\] 0 " "Info: Pin \"d0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[3\] 0 " "Info: Pin \"d0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[4\] 0 " "Info: Pin \"d0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[5\] 0 " "Info: Pin \"d0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0\[6\] 0 " "Info: Pin \"d0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[0\] 0 " "Info: Pin \"d1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[1\] 0 " "Info: Pin \"d1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[2\] 0 " "Info: Pin \"d1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[3\] 0 " "Info: Pin \"d1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[4\] 0 " "Info: Pin \"d1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[5\] 0 " "Info: Pin \"d1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1\[6\] 0 " "Info: Pin \"d1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[0\] 0 " "Info: Pin \"d2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[1\] 0 " "Info: Pin \"d2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[2\] 0 " "Info: Pin \"d2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[3\] 0 " "Info: Pin \"d2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[4\] 0 " "Info: Pin \"d2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[5\] 0 " "Info: Pin \"d2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2\[6\] 0 " "Info: Pin \"d2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[0\] 0 " "Info: Pin \"d3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[1\] 0 " "Info: Pin \"d3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[2\] 0 " "Info: Pin \"d3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[3\] 0 " "Info: Pin \"d3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[4\] 0 " "Info: Pin \"d3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[5\] 0 " "Info: Pin \"d3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3\[6\] 0 " "Info: Pin \"d3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "beat 0 " "Info: Pin \"beat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_MCLK 0 " "Info: Pin \"AUD_MCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.771 " "Info: Worst-case setup slack is 6.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.771         0.000 clk_50  " "Info:     6.771         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Info: Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_50  " "Info:     0.215         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.077 " "Info: Worst-case minimum pulse width slack is 8.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.077         0.000 clk_50  " "Info:     8.077         0.000 clk_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Info: Design is fully constrained for setup requirements" {  } {  } 0 0 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Info: Design is fully constrained for hold requirements" {  } {  } 0 0 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 81 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Info: Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 11:52:53 2015 " "Info: Processing ended: Sun Apr 12 11:52:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
