<!doctype html>
<html>
<head>
<title>GLOBAL_CNTRL (PMU_GLOBAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_global.html")>PMU_GLOBAL Module</a> &gt; GLOBAL_CNTRL (PMU_GLOBAL) Register</p><h1>GLOBAL_CNTRL (PMU_GLOBAL) Register</h1>
<h2>GLOBAL_CNTRL (PMU_GLOBAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GLOBAL_CNTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD80000 (PMU_GLOBAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00008800</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PMU control and status register.</td></tr>
</table>
<p>Wakeup, SLVERR signal, Coherency, Firmware loaded, QoS, PMU activity state.</p>
<h2>GLOBAL_CNTRL (PMU_GLOBAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:17</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>MB_Sleep</td><td class="center">16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>PMU processing mode:<br/>0: active.<br/>1: sleep.<br/>Read-only.</td></tr>
<tr valign=top><td>Write_QOS</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>QoS regulator setting used by PMU for AXI Write requests.<br/>4-bit read/write.</td></tr>
<tr valign=top><td>Read_QOS</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>QoS regulator setting used by PMU for AXI Read requests.<br/>4-bit read/write.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7:5</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>FW_Is_Present</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Software sets this bit to indicate that the PMU firmware has been loaded in the PMU RAM.<br/>0: not loaded.<br/>1: loaded.<br/>After the firmware is loaded, the software can call its service routines.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 3</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>Coherent</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PMU coherency with APU setting.<br/>0: outside of APU coherency.<br/>1: coherent using the legacy ACP port on the APU.</td></tr>
<tr valign=top><td>SLVERR_Enable</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable the SLVERR error signal back to the interconnect when a Register Access Error occurs.<br/>0: disable error signal.<br/>1: assert error signal; write data is ignored and reads returns 0.</td></tr>
<tr valign=top><td>Dont_Sleep</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PMU wake-up when the PMU is in sleep mode and the interrupts are disabled.<br/>0: no signal.<br/>1: assert wake up signal.<br/>This feature is used after the PMU firmware is loaded into RAM.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>