

================================================================
== Vivado HLS Report for 'store_slice16_c'
================================================================
* Date:           Tue May 26 00:53:51 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavfiltervf_spp.c_store_slice16_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.619|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    3206|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     259|    -|
|Register         |        -|      -|     594|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     594|    3465|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln33_1_fu_397_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_392_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln35_fu_542_p2       |     +    |      0|  0|  39|          32|           3|
    |add_ln37_1_fu_645_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln37_2_fu_711_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln37_fu_615_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln38_1_fu_758_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln38_2_fu_824_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln38_fu_728_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln39_1_fu_870_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln39_2_fu_936_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln39_fu_840_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln40_1_fu_982_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln40_2_fu_1048_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln40_fu_952_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln41_1_fu_1094_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_2_fu_1160_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_fu_1064_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln42_1_fu_1206_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln42_2_fu_1272_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln42_fu_1176_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln43_1_fu_1353_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln43_2_fu_1299_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln43_fu_1288_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln44_1_fu_1442_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln44_2_fu_1322_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln44_fu_1311_p2      |     +    |      0|  0|  39|          32|          32|
    |x_fu_1328_p2             |     +    |      0|  0|  39|           4|          32|
    |y_fu_411_p2              |     +    |      0|  0|  38|          31|           1|
    |sub_ln35_1_fu_570_p2     |     -    |      0|  0|  36|           1|          29|
    |sub_ln35_fu_555_p2       |     -    |      0|  0|  39|           4|          32|
    |and_ln37_fu_665_p2       |    and   |      0|  0|  32|          32|          32|
    |and_ln38_fu_778_p2       |    and   |      0|  0|  32|          32|          32|
    |and_ln39_fu_890_p2       |    and   |      0|  0|  32|          32|          32|
    |and_ln40_fu_1002_p2      |    and   |      0|  0|  32|          32|          32|
    |and_ln41_fu_1114_p2      |    and   |      0|  0|  32|          32|          32|
    |and_ln42_fu_1226_p2      |    and   |      0|  0|  32|          32|          32|
    |and_ln43_fu_1373_p2      |    and   |      0|  0|  32|          32|          32|
    |and_ln44_fu_1462_p2      |    and   |      0|  0|  32|          32|          32|
    |icmp_ln33_fu_406_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln35_fu_610_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln37_fu_670_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln38_fu_783_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln39_fu_895_p2      |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln40_fu_1007_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln41_fu_1119_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln42_fu_1231_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln43_fu_1378_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln44_fu_1467_p2     |   icmp   |      0|  0|  18|          32|           1|
    |or_ln38_1_fu_430_p2      |    or    |      0|  0|  34|          34|           1|
    |or_ln38_fu_722_p2        |    or    |      0|  0|  32|          32|           1|
    |or_ln39_1_fu_445_p2      |    or    |      0|  0|  34|          34|           2|
    |or_ln39_fu_834_p2        |    or    |      0|  0|  32|          32|           2|
    |or_ln40_1_fu_460_p2      |    or    |      0|  0|  34|          34|           2|
    |or_ln40_fu_946_p2        |    or    |      0|  0|  32|          32|           2|
    |or_ln41_1_fu_475_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln41_fu_1058_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln42_1_fu_490_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln42_fu_1170_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln43_1_fu_505_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln43_fu_1282_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln44_1_fu_520_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln44_fu_1305_p2       |    or    |      0|  0|  32|          32|           3|
    |select_ln35_1_fu_594_p3  |  select  |      0|  0|  29|           1|           1|
    |select_ln35_fu_586_p3    |  select  |      0|  0|  29|           1|          29|
    |select_ln37_fu_690_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln38_fu_803_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln39_fu_915_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln40_fu_1027_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln41_fu_1139_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln42_fu_1251_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln43_fu_1398_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln44_fu_1487_p3   |  select  |      0|  0|   2|           1|           2|
    |temp_11_fu_1035_p3       |  select  |      0|  0|  27|           1|          27|
    |temp_14_fu_1147_p3       |  select  |      0|  0|  27|           1|          27|
    |temp_17_fu_1259_p3       |  select  |      0|  0|  27|           1|          27|
    |temp_20_fu_1406_p3       |  select  |      0|  0|  27|           1|          27|
    |temp_23_fu_1495_p3       |  select  |      0|  0|  27|           1|          27|
    |temp_2_fu_698_p3         |  select  |      0|  0|  27|           1|          27|
    |temp_5_fu_811_p3         |  select  |      0|  0|  27|           1|          27|
    |temp_8_fu_923_p3         |  select  |      0|  0|  27|           1|          27|
    |mask_fu_386_p2           |    shl   |      0|  0|  85|           2|          32|
    |shl_ln37_fu_626_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln38_fu_739_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln39_fu_851_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln40_fu_963_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln41_fu_1075_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln42_fu_1187_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln43_fu_1334_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln44_fu_1423_p2      |    shl   |      0|  0|  85|          32|          32|
    |temp_10_fu_1021_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_13_fu_1133_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_16_fu_1245_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_19_fu_1392_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_1_fu_684_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_22_fu_1481_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_4_fu_797_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_7_fu_909_p2         |    xor   |      0|  0|   6|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|3206|        2226|        1857|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |dither_address0   |  41|          8|    6|         48|
    |dst_address0      |  44|          9|    3|         27|
    |dst_d0            |  44|          9|   32|        288|
    |phi_mul1_reg_362  |   9|          2|   32|         64|
    |phi_mul_reg_350   |   9|          2|   32|         64|
    |src_address0      |  41|          8|    3|         24|
    |x_0_reg_374       |   9|          2|   32|         64|
    |y_0_reg_339       |   9|          2|   31|         62|
    +------------------+----+-----------+-----+-----------+
    |Total             | 259|         54|  172|        653|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln33_1_reg_1562     |  32|   0|   32|          0|
    |add_ln33_reg_1557       |  32|   0|   32|          0|
    |add_ln43_2_reg_1683     |  32|   0|   32|          0|
    |add_ln44_2_reg_1693     |  32|   0|   32|          0|
    |ap_CS_fsm               |  11|   0|   11|          0|
    |d_reg_1575              |   3|   0|    6|          3|
    |dither_addr_1_reg_1585  |   3|   0|    6|          3|
    |dither_addr_2_reg_1590  |   3|   0|    6|          3|
    |dither_addr_3_reg_1595  |   3|   0|    6|          3|
    |dither_addr_4_reg_1600  |   3|   0|    6|          3|
    |dither_addr_5_reg_1605  |   3|   0|    6|          3|
    |dither_addr_6_reg_1610  |   3|   0|    6|          3|
    |dither_addr_reg_1580    |   3|   0|    6|          3|
    |mask_reg_1545           |  32|   0|   32|          0|
    |or_ln38_reg_1628        |  31|   0|   32|          1|
    |or_ln39_reg_1638        |  31|   0|   32|          1|
    |or_ln40_reg_1648        |  30|   0|   32|          2|
    |or_ln41_reg_1658        |  31|   0|   32|          1|
    |or_ln42_reg_1668        |  30|   0|   32|          2|
    |phi_mul1_reg_362        |  32|   0|   32|          0|
    |phi_mul_reg_350         |  32|   0|   32|          0|
    |temp_23_reg_1703        |  27|   0|   27|          0|
    |tmp_11_reg_1615         |  29|   0|   32|          3|
    |x_0_reg_374             |  32|   0|   32|          0|
    |x_reg_1698              |  32|   0|   32|          0|
    |y_0_reg_339             |  31|   0|   31|          0|
    |y_reg_1570              |  31|   0|   31|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 594|   0|  628|         34|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | store_slice16_c | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | store_slice16_c | return value |
|ap_start         |  in |    1| ap_ctrl_hs | store_slice16_c | return value |
|ap_done          | out |    1| ap_ctrl_hs | store_slice16_c | return value |
|ap_idle          | out |    1| ap_ctrl_hs | store_slice16_c | return value |
|ap_ready         | out |    1| ap_ctrl_hs | store_slice16_c | return value |
|dst_address0     | out |    3|  ap_memory |       dst       |     array    |
|dst_ce0          | out |    1|  ap_memory |       dst       |     array    |
|dst_we0          | out |    1|  ap_memory |       dst       |     array    |
|dst_d0           | out |   32|  ap_memory |       dst       |     array    |
|src_address0     | out |    3|  ap_memory |       src       |     array    |
|src_ce0          | out |    1|  ap_memory |       src       |     array    |
|src_q0           |  in |   32|  ap_memory |       src       |     array    |
|src_address1     | out |    3|  ap_memory |       src       |     array    |
|src_ce1          | out |    1|  ap_memory |       src       |     array    |
|src_q1           |  in |   32|  ap_memory |       src       |     array    |
|dst_linesize     |  in |   32|   ap_none  |   dst_linesize  |    scalar    |
|src_linesize     |  in |   32|   ap_none  |   src_linesize  |    scalar    |
|width            |  in |   32|   ap_none  |      width      |    scalar    |
|height           |  in |   32|   ap_none  |      height     |    scalar    |
|log2_scale       |  in |   32|   ap_none  |    log2_scale   |    scalar    |
|dither_address0  | out |    6|  ap_memory |      dither     |     array    |
|dither_ce0       | out |    1|  ap_memory |      dither     |     array    |
|dither_q0        |  in |   32|  ap_memory |      dither     |     array    |
|dither_address1  | out |    6|  ap_memory |      dither     |     array    |
|dither_ce1       | out |    1|  ap_memory |      dither     |     array    |
|dither_q1        |  in |   32|  ap_memory |      dither     |     array    |
|depth            |  in |   32|   ap_none  |      depth      |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

