// Seed: 413498185
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output wire  id_2
);
  wire id_4 = id_1;
  assign module_1.id_4 = 0;
  assign id_0 = id_4;
endmodule
module module_1 (
    input tri0 id_0
    , id_17,
    output tri0 id_1,
    input wand id_2,
    inout wire id_3,
    input supply1 id_4,
    input wand id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15
);
  always id_17 = -1;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3
  );
  assign id_12 = 1;
  always $unsigned(91);
  ;
endmodule
