# JTAG adapter configuration
# jtag_vpi == TCP-based "virtual" JTAG for connection to RTL simulations
source [find interface/jtag_vpi.cfg]

# Configure JTAG chain and the target processor
set _CHIPNAME riscv

jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x01

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME

# Memory access method 
# (prefer System Bus Access as there is no Debug Program Buffer in SweRV EH1)
riscv set_prefer_sba on

# Expose custom SweRV's CSR dmst (csr1988)
riscv expose_csrs 1988

# Custom event hooks to flush SweRV ICACHE prior to step/resume
proc swerv_eh1_execute_fence {} {
    # Execute fence + fence.i via "dmst" register
    reg csr1988 0x3
}

$_TARGETNAME configure -event resume-start {
    swerv_eh1_execute_fence
}

$_TARGETNAME configure -event step-start {
    # Note: As of Q2/2020, "step-start" event is a new feature in OpenOCD.
    # A very recent version of OpenOCD is needed (upstream commit 25efc150 or newer).
    swerv_eh1_execute_fence
}

# Conclude OpenOCD configuration
init

# Halt the target
halt
