

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S_entry17'
================================================================
* Date:           Fri Jan 14 19:05:40 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.458 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        2|      119|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |co_2_c2_blk_n  |   9|          2|    1|          2|
    |co_2_c_blk_n   |   9|          2|    1|          2|
    |ko_1_c_blk_n   |   9|          2|    1|          2|
    |p_c1_blk_n     |   9|          2|    1|          2|
    |p_c5_blk_n     |   9|          2|    1|          2|
    |p_c6_blk_n     |   9|          2|    1|          2|
    |p_c7_blk_n     |   9|          2|    1|          2|
    |p_c_blk_n      |   9|          2|    1|          2|
    |r_c3_blk_n     |   9|          2|    1|          2|
    |r_c_blk_n      |   9|          2|    1|          2|
    |s_c4_blk_n     |   9|          2|    1|          2|
    |s_c_blk_n      |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 117|         26|   13|         26|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|ap_done         | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S.entry17 | return value |
|p_read          |  in |   11|   ap_none  |              p_read             |    scalar    |
|p_read1         |  in |   11|   ap_none  |             p_read1             |    scalar    |
|ko_1            |  in |    9|   ap_none  |               ko_1              |    scalar    |
|co_2            |  in |   10|   ap_none  |               co_2              |    scalar    |
|r               |  in |   11|   ap_none  |                r                |    scalar    |
|s               |  in |   32|   ap_none  |                s                |    scalar    |
|p_read2         |  in |   32|   ap_none  |             p_read2             |    scalar    |
|p_read3         |  in |   10|   ap_none  |             p_read3             |    scalar    |
|p_c_din         | out |   11|   ap_fifo  |               p_c               |    pointer   |
|p_c_full_n      |  in |    1|   ap_fifo  |               p_c               |    pointer   |
|p_c_write       | out |    1|   ap_fifo  |               p_c               |    pointer   |
|p_c1_din        | out |   11|   ap_fifo  |               p_c1              |    pointer   |
|p_c1_full_n     |  in |    1|   ap_fifo  |               p_c1              |    pointer   |
|p_c1_write      | out |    1|   ap_fifo  |               p_c1              |    pointer   |
|ko_1_c_din      | out |    9|   ap_fifo  |              ko_1_c             |    pointer   |
|ko_1_c_full_n   |  in |    1|   ap_fifo  |              ko_1_c             |    pointer   |
|ko_1_c_write    | out |    1|   ap_fifo  |              ko_1_c             |    pointer   |
|co_2_c_din      | out |    9|   ap_fifo  |              co_2_c             |    pointer   |
|co_2_c_full_n   |  in |    1|   ap_fifo  |              co_2_c             |    pointer   |
|co_2_c_write    | out |    1|   ap_fifo  |              co_2_c             |    pointer   |
|co_2_c2_din     | out |   10|   ap_fifo  |             co_2_c2             |    pointer   |
|co_2_c2_full_n  |  in |    1|   ap_fifo  |             co_2_c2             |    pointer   |
|co_2_c2_write   | out |    1|   ap_fifo  |             co_2_c2             |    pointer   |
|r_c_din         | out |   11|   ap_fifo  |               r_c               |    pointer   |
|r_c_full_n      |  in |    1|   ap_fifo  |               r_c               |    pointer   |
|r_c_write       | out |    1|   ap_fifo  |               r_c               |    pointer   |
|r_c3_din        | out |   10|   ap_fifo  |               r_c3              |    pointer   |
|r_c3_full_n     |  in |    1|   ap_fifo  |               r_c3              |    pointer   |
|r_c3_write      | out |    1|   ap_fifo  |               r_c3              |    pointer   |
|s_c_din         | out |   11|   ap_fifo  |               s_c               |    pointer   |
|s_c_full_n      |  in |    1|   ap_fifo  |               s_c               |    pointer   |
|s_c_write       | out |    1|   ap_fifo  |               s_c               |    pointer   |
|s_c4_din        | out |   10|   ap_fifo  |               s_c4              |    pointer   |
|s_c4_full_n     |  in |    1|   ap_fifo  |               s_c4              |    pointer   |
|s_c4_write      | out |    1|   ap_fifo  |               s_c4              |    pointer   |
|p_c5_din        | out |   32|   ap_fifo  |               p_c5              |    pointer   |
|p_c5_full_n     |  in |    1|   ap_fifo  |               p_c5              |    pointer   |
|p_c5_write      | out |    1|   ap_fifo  |               p_c5              |    pointer   |
|p_c6_din        | out |   32|   ap_fifo  |               p_c6              |    pointer   |
|p_c6_full_n     |  in |    1|   ap_fifo  |               p_c6              |    pointer   |
|p_c6_write      | out |    1|   ap_fifo  |               p_c6              |    pointer   |
|p_c7_din        | out |   10|   ap_fifo  |               p_c7              |    pointer   |
|p_c7_full_n     |  in |    1|   ap_fifo  |               p_c7              |    pointer   |
|p_c7_write      | out |    1|   ap_fifo  |               p_c7              |    pointer   |
+----------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 2 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 3 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 4 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 5 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%co_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %co_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 6 'read' 'co_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 7 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read15 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 8 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_10 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 9 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i32 %s_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 10 'trunc' 'trunc_ln301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i32 %s_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_46 = trunc i11 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 12 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_47 = trunc i10 %co_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 13 'trunc' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %p_c, i11 %p_read_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 15 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %p_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %p_c1, i11 %p_read15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 17 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i9P, i9 %ko_1_c, i9 %ko_1_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 19 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %co_2_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i9P, i9 %co_2_c, i9 %empty_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 21 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %co_2_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i10P, i10 %co_2_c2, i10 %co_2_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 23 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %r_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %r_c, i11 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 25 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %r_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i10P, i10 %r_c3, i10 %empty_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 27 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %s_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %s_c, i11 %trunc_ln301" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 29 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %s_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i10P, i10 %s_c4, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 31 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %p_c5, i32 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 33 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %p_c6, i32 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 35 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %p_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i10P, i10 %p_c7, i10 %p_read_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 37 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln301 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 38 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_2_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_2_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_8          (read         ) [ 00]
p_read_9          (read         ) [ 00]
s_read            (read         ) [ 00]
r_read            (read         ) [ 00]
co_2_read         (read         ) [ 00]
ko_1_read         (read         ) [ 00]
p_read15          (read         ) [ 00]
p_read_10         (read         ) [ 00]
trunc_ln301       (trunc        ) [ 00]
empty             (trunc        ) [ 00]
empty_46          (trunc        ) [ 00]
empty_47          (trunc        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln301       (write        ) [ 00]
ret_ln301         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ko_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="co_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_c1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ko_1_c">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1_c"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="co_2_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_2_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="co_2_c2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_2_c2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="r_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="r_c3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_c3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="s_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s_c4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_c4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_c5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_c6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_c7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_8_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="0"/>
<pin id="73" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_9_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="s_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="co_2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_2_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ko_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read15_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_10_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln301_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln301_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln301_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln301_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln301_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln301_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln301_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln301_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln301_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln301_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln301_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln301_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln301_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln301/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="empty_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_46_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_47_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="112" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="106" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="100" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="88" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="76" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="76" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="70" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="82" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="218"><net_src comp="82" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="223"><net_src comp="88" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="228"><net_src comp="94" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_c | {1 }
	Port: p_c1 | {1 }
	Port: ko_1_c | {1 }
	Port: co_2_c | {1 }
	Port: co_2_c2 | {1 }
	Port: r_c | {1 }
	Port: r_c3 | {1 }
	Port: s_c | {1 }
	Port: s_c4 | {1 }
	Port: p_c5 | {1 }
	Port: p_c6 | {1 }
	Port: p_c7 | {1 }
 - Input state : 
	Port: dataflow_in_loop_LOOP_S.entry17 : p_read | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : p_read1 | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : ko_1 | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : co_2 | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : r | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : s | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : p_read2 | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : p_read3 | {1 }
	Port: dataflow_in_loop_LOOP_S.entry17 : p_c | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : p_c1 | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : ko_1_c | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : co_2_c | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : co_2_c2 | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : r_c | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : r_c3 | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : s_c | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : s_c4 | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : p_c5 | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : p_c6 | {}
	Port: dataflow_in_loop_LOOP_S.entry17 : p_c7 | {}
  - Chain level:
	State 1
		write_ln301 : 1
		write_ln301 : 1
		write_ln301 : 1
		write_ln301 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|          |    p_read_8_read_fu_70   |
|          |    p_read_9_read_fu_76   |
|          |     s_read_read_fu_82    |
|   read   |     r_read_read_fu_88    |
|          |   co_2_read_read_fu_94   |
|          |   ko_1_read_read_fu_100  |
|          |   p_read15_read_fu_106   |
|          |   p_read_10_read_fu_112  |
|----------|--------------------------|
|          | write_ln301_write_fu_118 |
|          | write_ln301_write_fu_126 |
|          | write_ln301_write_fu_134 |
|          | write_ln301_write_fu_142 |
|          | write_ln301_write_fu_149 |
|   write  | write_ln301_write_fu_157 |
|          | write_ln301_write_fu_165 |
|          | write_ln301_write_fu_172 |
|          | write_ln301_write_fu_179 |
|          | write_ln301_write_fu_186 |
|          | write_ln301_write_fu_194 |
|          | write_ln301_write_fu_202 |
|----------|--------------------------|
|          |    trunc_ln301_fu_210    |
|   trunc  |       empty_fu_215       |
|          |      empty_46_fu_220     |
|          |      empty_47_fu_225     |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
