# FSM Reduction and mapping (C) Univ. of Colorado VLSI
#
# JEDI, official release 1.2
#
# States.S0 11
# States.S1 01
# States.S2 10
#
.type fr
.i 6
.o 4
.ilb v.0 v.1 v.2 v.3 v.4.0 v.4.1
.ob v.5.0 v.5.1 v.6 v.7
.p 18
-1--11 1~~~
-1-00- ~~~1
1-0--0 ~~~1
0----0 1~~~
--10-- 1~1~
--0--- ~1~~
---1-- 11~~
-00011 0~00
-00001 0~00
-10011 ~~00
-10001 0~0~
-10111 ~~00
-10101 ~~00
-11011 ~0~0
-11111 ~~00
110010 0~0~
010010 ~~00
-11010 ~0~0
.end
