Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Aug 16 16:40 2024
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
The file '/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_vcs/inter.vpd' was opened successfully.
$finish called from file "tb_decoder6_64.v", line 39.
$finish at simulation time                   32
Simulation complete, time is 32.
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Aug 16 16:40 2024
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
The file '/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_vcs/inter.vpd' was opened successfully.
$finish called from file "tb_decoder6_64.v", line 39.
$finish at simulation time                   32
Simulation complete, time is 32.
0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 32
CPU Time:      0.160 seconds;       Data structure size:   0.0Mb
Fri Aug 16 16:49:37 2024
