
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036946                       # Number of seconds simulated
sim_ticks                                 36945606609                       # Number of ticks simulated
final_tick                               566509986546                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266328                       # Simulator instruction rate (inst/s)
host_op_rate                                   342560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2269581                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933836                       # Number of bytes of host memory used
host_seconds                                 16278.61                       # Real time elapsed on the host
sim_insts                                  4335448833                       # Number of instructions simulated
sim_ops                                    5576406116                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2353664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2028416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2503680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       569600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7462528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1685888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1685888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18388                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15847                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        19560                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4450                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 58301                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13171                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13171                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63706194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54902766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     67766650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        58897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15417259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               201986885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38110                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        58897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             194015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45631623                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45631623                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45631623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63706194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54902766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     67766650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        58897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15417259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              247618508                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88598578                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30993653                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25420183                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018044                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13142656                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093961                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159093                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87291                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32051696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170385598                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30993653                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15253054                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10823547                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8060869                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673591                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800415                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85492586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.449183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48885276     57.18%     57.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3652236      4.27%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200402      3.74%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439119      4.02%     69.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001123      3.51%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575177      1.84%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029739      1.20%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718316      3.18%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991198     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85492586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349821                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.923119                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33708762                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7644656                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34828480                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544434                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8766245                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078692                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6616                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202082022                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51176                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8766245                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35380766                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3861608                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1080173                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33666950                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2736836                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195235632                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13251                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1707330                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           52                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271179994                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910430971                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910430971                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102920730                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34128                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18068                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7266957                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19243873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10037539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241789                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3377807                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184021898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147831267                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286403                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61085371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186760081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2035                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85492586                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.729171                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904578                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31219049     36.52%     36.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17828965     20.85%     57.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12075372     14.12%     71.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7657187      8.96%     80.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7496629      8.77%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4439932      5.19%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385611      3.96%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       738573      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651268      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85492586                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083178     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204030     13.20%     83.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257930     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121619960     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018514      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15753745     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8423026      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147831267                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668551                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545178                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382986697                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245142434                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143685847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149376445                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262991                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031744                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1100                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2295866                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          586                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8766245                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3078833                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162048                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184055977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19243873                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10037539                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18057                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6714                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1100                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363831                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145243722                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14794679                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587541                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22981352                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588633                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8186673                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.639346                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143831297                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143685847                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93740718                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261845683                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621762                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358000                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61637705                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043603                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76726341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595566                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31403951     40.93%     40.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453759     26.66%     67.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8384414     10.93%     78.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290813      5.59%     84.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689173      4.81%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811462      2.36%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2009490      2.62%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010280      1.32%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3672999      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76726341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3672999                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257112967                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376893805                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3105992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885986                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885986                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128686                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128686                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655818233                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197114581                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189507433                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88598578                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31027131                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27129190                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962002                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15571571                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14925601                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2229884                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61865                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36586216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172667906                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31027131                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17155485                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35542209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9635307                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4570063                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18033803                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       776910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84360645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.168120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48818436     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1758708      2.08%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3219141      3.82%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022095      3.58%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4986613      5.91%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5183782      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1224593      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          922540      1.09%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15224737     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84360645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350199                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948879                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37740975                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4427359                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34398695                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137128                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7656487                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3372998                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5653                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193157214                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7656487                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39324984                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1753154                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       483280                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32937814                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2204925                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188098615                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751166                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       894238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249694113                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856164148                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856164148                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162646034                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87048075                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22120                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10832                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5888768                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28970800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6290260                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104281                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2003617                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178041379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21648                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150333622                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199880                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53273039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146358745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84360645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840728                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29374097     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15722132     18.64%     53.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13641967     16.17%     69.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8373027      9.93%     79.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8781678     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5165231      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2279556      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605384      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417573      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84360645                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590242     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189811     21.32%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110363     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117889010     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1183179      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10817      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25904590     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5346026      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150333622                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696795                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             890416                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386118185                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231336539                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145454652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151224038                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367430                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8247280                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          918                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1539783                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7656487                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1099659                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64538                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178063031                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28970800                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6290260                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10832                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          239                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1046195                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200014                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147540020                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24904277                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2793602                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30118855                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22306629                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5214578                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665264                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145616303                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145454652                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89356017                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217959731                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641727                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109299136                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124138976                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53924697                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1967198                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76704157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618413                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.318806                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35419771     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16201472     21.12%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9071237     11.83%     79.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3069899      4.00%     83.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2939609      3.83%     86.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1222307      1.59%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3285231      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953072      1.24%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4541559      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76704157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109299136                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124138976                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25473997                       # Number of memory references committed
system.switch_cpus1.commit.loads             20723520                       # Number of loads committed
system.switch_cpus1.commit.membars              10816                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19441919                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108359862                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1676192                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4541559                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250226271                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363790311                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4237933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109299136                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124138976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109299136                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810606                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810606                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233644                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233644                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       682578079                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190604967                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199178814                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21632                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88598578                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30604696                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24874825                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2087880                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12892583                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11942529                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3228311                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88471                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30714121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169764105                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30604696                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15170840                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37329502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11216757                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7570206                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15041322                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       896375                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84695993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47366491     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3281757      3.87%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2645530      3.12%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6444545      7.61%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1740896      2.06%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2244682      2.65%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1628915      1.92%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          911906      1.08%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18431271     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84695993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.345431                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.916104                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32131204                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7381759                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35898470                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243856                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9040695                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5226256                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41802                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202943853                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81997                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9040695                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34483843                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1541534                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2362248                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33733238                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3534427                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195789589                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        32542                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1467686                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1095869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2190                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    274139754                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    914017670                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    914017670                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168034337                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106105399                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40362                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22830                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9686870                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18245609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9301720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147036                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2864577                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185146587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147087570                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292988                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63947963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195297135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6373                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84695993                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.736653                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885157                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30176524     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18034722     21.29%     56.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11708566     13.82%     70.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8717910     10.29%     81.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7518484      8.88%     89.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3875990      4.58%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3329741      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       622794      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       711262      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84695993                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         860358     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173748     14.38%     85.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174147     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122550305     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2093892      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16276      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14598261      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7828836      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147087570                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.660157                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1208260                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008215                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380372380                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249134106                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143340859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148295830                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       553860                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7186752                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2806                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          634                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2385478                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9040695                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         676936                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81705                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185185514                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       402511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18245609                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9301720                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22649                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          634                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1248866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1173882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2422748                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144748792                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13699408                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2338777                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21319297                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20419818                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7619889                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.633760                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143436162                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143340859                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93408476                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        263697154                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.617869                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354226                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98440613                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120894649                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64291939                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2092768                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75655298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.597967                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.132622                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30145957     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20634257     27.27%     67.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8399556     11.10%     78.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4723811      6.24%     84.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3850148      5.09%     89.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1560447      2.06%     91.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1854434      2.45%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       933088      1.23%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3553600      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75655298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98440613                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120894649                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17975096                       # Number of memory references committed
system.switch_cpus2.commit.loads             11058854                       # Number of loads committed
system.switch_cpus2.commit.membars              16276                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17370294                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108930415                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2461221                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3553600                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257288286                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          379419725                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3902585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98440613                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120894649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98440613                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.900021                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.900021                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.111086                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.111086                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651181745                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198118168                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187285094                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32552                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88598578                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33068857                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26981934                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2205478                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14018828                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13028146                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3416533                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        96972                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34257464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             179642648                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33068857                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16444679                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38943297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11508328                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5821146                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16679117                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       852574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     88306522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.515461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.332355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49363225     55.90%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3199768      3.62%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4775229      5.41%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3318799      3.76%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2320406      2.63%     71.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2267010      2.57%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1375600      1.56%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2937126      3.33%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18749359     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     88306522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373244                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.027602                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35225185                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6063437                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37189699                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       543871                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9284324                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5569596                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     215171932                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9284324                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37199170                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         513651                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2701384                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35719756                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2888232                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     208778620                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1206450                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       981834                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    292869196                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    971835665                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    971835665                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    180348346                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       112520753                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37699                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17982                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8582444                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19142391                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9797714                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       116777                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2936611                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         194568778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        155474350                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       309673                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64822249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    198296537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     88306522                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.760621                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.916387                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32028227     36.27%     36.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17518762     19.84%     56.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12673735     14.35%     70.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8402869      9.52%     79.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8484877      9.61%     89.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4064526      4.60%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3623429      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       683977      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       826120      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     88306522                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         847687     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        168238     14.10%     85.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177352     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    130045560     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1962400      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17915      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15280096      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8168379      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     155474350                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.754818                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1193277                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    400758166                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    259427321                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151171337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156667627                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       487688                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7423704                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          398                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2345829                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9284324                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         264848                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        51141                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    194604676                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       672318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19142391                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9797714                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17980                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          398                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1343589                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1200462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2544051                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152613188                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14278194                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2861156                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22246445                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21689249                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7968251                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.722524                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151236206                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151171337                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         97946352                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        278287848                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.706250                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351961                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104859153                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    129253406                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65351466                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2223182                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     79022198                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.635659                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.171243                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30646590     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22437320     28.39%     67.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8482326     10.73%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4746848      6.01%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4016343      5.08%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1796230      2.27%     91.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716860      2.17%     93.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1174240      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4005441      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     79022198                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104859153                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     129253406                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19170564                       # Number of memory references committed
system.switch_cpus3.commit.loads             11718679                       # Number of loads committed
system.switch_cpus3.commit.membars              17916                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18753297                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116361254                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2673274                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4005441                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           269621629                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          398500088                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 292056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104859153                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            129253406                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104859153                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844929                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844929                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.183531                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.183531                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       685420886                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210294166                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      197766611                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35832                       # number of misc regfile writes
system.l20.replacements                         18399                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684250                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26591                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.732391                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.292575                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.058509                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5429.413705                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2750.235210                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001012                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000495                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.662770                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335722                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77551                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77551                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17895                       # number of Writeback hits
system.l20.Writeback_hits::total                17895                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77551                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77551                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77551                       # number of overall hits
system.l20.overall_hits::total                  77551                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18388                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18399                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18388                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18399                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18388                       # number of overall misses
system.l20.overall_misses::total                18399                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3079851907                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3080928792                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3079851907                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3080928792                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3079851907                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3080928792                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95939                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95950                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17895                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17895                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95939                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95950                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95939                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95950                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191663                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191756                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191663                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191756                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191663                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191756                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 167492.490048                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167450.882765                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 167492.490048                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167450.882765                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 167492.490048                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167450.882765                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4264                       # number of writebacks
system.l20.writebacks::total                     4264                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18388                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18399                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18388                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18399                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18388                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18399                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2870395421                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2871347676                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2870395421                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2871347676                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2870395421                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2871347676                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191663                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191756                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191663                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191756                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191663                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191756                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156101.556504                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156059.985651                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156101.556504                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156059.985651                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156101.556504                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156059.985651                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15862                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191081                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24054                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.943835                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.482428                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.783603                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5373.479751                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2613.254218                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024351                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000706                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.655942                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.319001                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38140                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38140                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10385                       # number of Writeback hits
system.l21.Writeback_hits::total                10385                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38140                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38140                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38140                       # number of overall hits
system.l21.overall_hits::total                  38140                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15847                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15862                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15847                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15862                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15847                       # number of overall misses
system.l21.overall_misses::total                15862                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2412562145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2414672400                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2412562145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2414672400                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2412562145                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2414672400                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53987                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54002                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10385                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10385                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53987                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54002                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53987                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54002                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293534                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293730                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293534                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293730                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293534                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293730                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152240.938032                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152230.008826                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152240.938032                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152230.008826                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152240.938032                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152230.008826                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2464                       # number of writebacks
system.l21.writebacks::total                     2464                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15847                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15862                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15847                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15862                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15847                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15862                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2227660563                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2229593368                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2227660563                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2229593368                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2227660563                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2229593368                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293534                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293730                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293534                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293730                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293534                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293730                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140573.014640                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140561.932165                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140573.014640                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140561.932165                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140573.014640                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140561.932165                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         19574                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          738513                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27766                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.597745                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          204.507436                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.371597                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3471.080805                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          4509.040162                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.024964                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000900                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.423716                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.550420                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52104                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52104                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19466                       # number of Writeback hits
system.l22.Writeback_hits::total                19466                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52104                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52104                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52104                       # number of overall hits
system.l22.overall_hits::total                  52104                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        19560                       # number of ReadReq misses
system.l22.ReadReq_misses::total                19573                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        19560                       # number of demand (read+write) misses
system.l22.demand_misses::total                 19573                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        19560                       # number of overall misses
system.l22.overall_misses::total                19573                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1738194                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3236771375                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3238509569                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1738194                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3236771375                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3238509569                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1738194                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3236771375                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3238509569                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71664                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71677                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19466                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19466                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71664                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71677                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71664                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71677                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.272940                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.273072                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.272940                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.273072                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.272940                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.273072                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165479.109151                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165458.006897                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165479.109151                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165458.006897                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 133707.230769                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165479.109151                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165458.006897                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3515                       # number of writebacks
system.l22.writebacks::total                     3515                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        19560                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           19573                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        19560                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            19573                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        19560                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           19573                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3013762332                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3015352203                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3013762332                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3015352203                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1589871                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3013762332                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3015352203                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.272940                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.273072                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.272940                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.273072                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.272940                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.273072                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154077.828834                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154056.721146                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 154077.828834                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154056.721146                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122297.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 154077.828834                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154056.721146                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4467                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          317732                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12659                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.099297                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          383.311509                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.996306                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2154.152330                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5639.539855                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046791                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001831                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.262958                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.688420                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        30154                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  30154                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9841                       # number of Writeback hits
system.l23.Writeback_hits::total                 9841                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        30154                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30154                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30154                       # number of overall hits
system.l23.overall_hits::total                  30154                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4450                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4467                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4450                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4467                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4450                       # number of overall misses
system.l23.overall_misses::total                 4467                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3673223                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    703418265                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      707091488                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3673223                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    703418265                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       707091488                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3673223                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    703418265                       # number of overall miss cycles
system.l23.overall_miss_latency::total      707091488                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34604                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34621                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9841                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9841                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34604                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34621                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34604                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34621                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.128598                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129026                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.128598                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.129026                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.128598                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.129026                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 216071.941176                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 158071.520225                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158292.251623                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 216071.941176                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 158071.520225                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158292.251623                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 216071.941176                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 158071.520225                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158292.251623                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2928                       # number of writebacks
system.l23.writebacks::total                     2928                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4450                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4467                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4450                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4467                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4450                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4467                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3480363                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    652648504                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    656128867                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3480363                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    652648504                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    656128867                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3480363                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    652648504                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    656128867                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128598                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129026                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.128598                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.129026                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.128598                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.129026                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 204727.235294                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146662.585169                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 146883.561003                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 204727.235294                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 146662.585169                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 146883.561003                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 204727.235294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 146662.585169                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 146883.561003                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996372                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681241                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843341.635209                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996372                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673580                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673580                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673580                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673591                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673591                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673591                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673591                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95939                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191893413                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96195                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1994.837705                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628947                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628947                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17212                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17212                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19338357                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19338357                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19338357                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19338357                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358374                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358374                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358374                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358374                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17732907202                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17732907202                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8784958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8784958                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17741692160                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17741692160                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17741692160                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17741692160                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987206                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987206                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696731                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696731                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696731                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696731                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029887                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029887                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018195                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49497.450733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49497.450733                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76390.939130                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76390.939130                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49506.080687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49506.080687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49506.080687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49506.080687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17895                       # number of writebacks
system.cpu0.dcache.writebacks::total            17895                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262320                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262320                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262435                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262435                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262435                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262435                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95939                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95939                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95939                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95939                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3732197274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3732197274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3732197274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3732197274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3732197274                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3732197274                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004871                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38901.773773                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38901.773773                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38901.773773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38901.773773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38901.773773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38901.773773                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993814                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929499777                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714944.238007                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993814                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18033787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18033787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18033787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18033787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18033787                       # number of overall hits
system.cpu1.icache.overall_hits::total       18033787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18033803                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18033803                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18033803                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18033803                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18033803                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18033803                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53987                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232333404                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54243                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4283.196062                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.059947                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.940053                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828359                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171641                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22613727                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22613727                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4728826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4728826                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10831                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10831                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10816                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27342553                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27342553                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27342553                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27342553                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174002                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174002                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174002                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174002                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174002                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16194041649                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16194041649                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16194041649                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16194041649                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16194041649                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16194041649                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22787729                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22787729                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4728826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4728826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27516555                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27516555                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27516555                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27516555                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007636                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007636                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006324                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006324                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006324                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006324                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93068.135131                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93068.135131                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93068.135131                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93068.135131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93068.135131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93068.135131                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10385                       # number of writebacks
system.cpu1.dcache.writebacks::total            10385                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120015                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120015                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120015                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53987                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53987                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53987                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53987                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53987                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2691744894                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2691744894                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2691744894                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2691744894                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2691744894                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2691744894                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49859.130791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 49859.130791                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 49859.130791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49859.130791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 49859.130791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49859.130791                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996962                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020122061                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056697.703629                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996962                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15041306                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15041306                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15041306                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15041306                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15041306                       # number of overall hits
system.cpu2.icache.overall_hits::total       15041306                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2046906                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2046906                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2046906                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2046906                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15041322                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15041322                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15041322                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15041322                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15041322                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15041322                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 127931.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 127931.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 127931.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1751194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1751194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1751194                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 134707.230769                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 134707.230769                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71664                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181055555                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71920                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2517.457661                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.707912                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.292088                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901203                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098797                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10399742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10399742                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6883690                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6883690                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22287                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22287                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17283432                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17283432                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17283432                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17283432                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156958                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156958                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156958                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156958                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156958                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10668491876                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10668491876                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10668491876                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10668491876                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10668491876                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10668491876                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10556700                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10556700                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6883690                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6883690                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17440390                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17440390                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17440390                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17440390                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014868                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014868                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009000                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67970.360708                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67970.360708                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67970.360708                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67970.360708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67970.360708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67970.360708                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19466                       # number of writebacks
system.cpu2.dcache.writebacks::total            19466                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85294                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85294                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85294                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85294                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85294                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85294                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71664                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71664                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71664                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71664                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71664                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71664                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3652047108                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3652047108                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3652047108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3652047108                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3652047108                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3652047108                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004109                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004109                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004109                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004109                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50960.693068                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50960.693068                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50960.693068                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50960.693068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50960.693068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50960.693068                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.041519                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023029662                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209567.304536                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.041519                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025708                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740451                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16679097                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16679097                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16679097                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16679097                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16679097                       # number of overall hits
system.cpu3.icache.overall_hits::total       16679097                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4389831                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4389831                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4389831                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4389831                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4389831                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4389831                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16679117                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16679117                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16679117                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16679117                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16679117                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16679117                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 219491.550000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 219491.550000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 219491.550000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 219491.550000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 219491.550000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 219491.550000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3690544                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3690544                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3690544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3690544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3690544                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3690544                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 217090.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 217090.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 217090.823529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 217090.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 217090.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 217090.823529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34604                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165460420                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34860                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4746.426277                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.088676                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.911324                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902690                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097310                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10867800                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10867800                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7416054                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7416054                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17948                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17948                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17916                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17916                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18283854                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18283854                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18283854                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18283854                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69669                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69669                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69669                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69669                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69669                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69669                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2726426045                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2726426045                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2726426045                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2726426045                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2726426045                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2726426045                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10937469                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10937469                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7416054                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7416054                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17916                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17916                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18353523                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18353523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18353523                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18353523                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006370                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003796                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003796                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003796                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003796                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39133.991373                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39133.991373                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39133.991373                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39133.991373                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39133.991373                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39133.991373                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9841                       # number of writebacks
system.cpu3.dcache.writebacks::total             9841                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35065                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35065                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35065                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35065                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35065                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35065                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34604                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34604                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34604                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34604                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34604                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34604                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    939889268                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    939889268                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    939889268                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    939889268                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    939889268                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    939889268                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27161.289677                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27161.289677                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27161.289677                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27161.289677                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27161.289677                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27161.289677                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
