#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  2 11:28:51 2018
# Process ID: 12620
# Current directory: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1308 C:\git\SR\lab12\zad12_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 820.691 ; gain = 121.602
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:164]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:165]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:166]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:168]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:174]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:182]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:183]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:184]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:190]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:191]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:192]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:193]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 825.305 ; gain = 3.094
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 11:38:04 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 11:38:04 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:09 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:14 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:19 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:29 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:39 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:49 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:38:59 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:39:19 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:39:39 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:39:59 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:40:19 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 358.242 ; gain = 101.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (9#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (10#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (11#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 617.598 ; gain = 361.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 617.598 ; gain = 361.160
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 687.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 687.770 ; gain = 431.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 687.770 ; gain = 431.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 687.770 ; gain = 431.332
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:143]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 687.770 ; gain = 431.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 687.770 ; gain = 431.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 746.551 ; gain = 490.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 746.773 ; gain = 490.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | rs_c_reg[4] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    20|
|10    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   230|
|2     |  inst                                             |median5x5                   |   230|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_15            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_16 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_17          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_18 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_19   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_20 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_9             |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_10 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_11          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_12 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_13   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_14 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_3             |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_4  |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_5           |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_6  |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_7    |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_8  |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:02:12 . Memory (MB): peak = 772.785 ; gain = 446.176
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 772.785 ; gain = 516.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 772.785 ; gain = 527.820
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 33 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 772.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 11:40:37 2018...
[Sat Jun  2 11:40:40 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 876.559 ; gain = 1.660
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 877.469 ; gain = 0.910
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 11:48:05 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 11:48:05 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:48:10 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:48:15 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:48:20 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:48:30 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:48:40 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:48:50 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:49:00 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:49:20 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:49:41 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:50:01 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:50:21 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 359.105 ; gain = 102.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 83 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 621.664 ; gain = 364.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 621.664 ; gain = 364.633
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 698.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 698.004 ; gain = 440.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 698.004 ; gain = 440.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 698.004 ; gain = 440.973
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:143]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 698.004 ; gain = 440.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 332   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[0].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[1].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[2].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[3].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[4].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[5].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[6].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[7].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[8].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[9].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[10].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[11].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[12].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[13].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[14].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[15].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[16].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[17].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[18].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[19].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[20].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[21].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[22].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[23].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[24].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[25].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[26].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[27].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[28].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[29].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[30].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[31].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[32].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[33].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[34].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[35].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[36].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[37].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[38].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[39].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[40].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[41].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[42].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[43].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[44].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[45].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[46].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[47].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[48].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[49].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[50].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[51].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[52].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[53].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[54].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[55].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[56].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[57].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[58].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[59].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[60].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[61].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[62].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[63].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[64].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[65].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[66].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[67].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[68].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[69].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[70].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[71].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[72].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[73].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[74].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[75].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[76].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[77].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[78].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[79].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[80].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[81].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[82].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 698.004 ; gain = 440.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 751.770 ; gain = 494.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 752.066 ; gain = 495.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r25_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | rs_c_reg[4]                                         | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|median5x5   | delay_fin/inst/(null)[82].(null)[0].reg_i_j/val_reg | 88     | 3     | NO           | YES                | YES               | 0      | 9       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    17|
|10    |SRLC32E  |     9|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   236|
|2     |  inst                                             |median5x5                   |   236|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_26            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_27 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_28          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_29 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_30   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_31 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_20            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_21 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_22          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_23 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_24   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_25 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_14            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_15 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_16          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_17 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_18   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_19 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    12|
|36    |      inst                                         |delay                       |    12|
|37    |        \(null)[27].(null)[0].reg_i_j              |delay_block                 |     1|
|38    |        \(null)[27].(null)[1].reg_i_j              |delay_block_3               |     1|
|39    |        \(null)[27].(null)[2].reg_i_j              |delay_block_4               |     1|
|40    |        \(null)[59].(null)[0].reg_i_j              |delay_block_5               |     1|
|41    |        \(null)[59].(null)[1].reg_i_j              |delay_block_6               |     1|
|42    |        \(null)[59].(null)[2].reg_i_j              |delay_block_7               |     1|
|43    |        \(null)[81].(null)[0].reg_i_j              |delay_block_8               |     1|
|44    |        \(null)[81].(null)[1].reg_i_j              |delay_block_9               |     1|
|45    |        \(null)[81].(null)[2].reg_i_j              |delay_block_10              |     1|
|46    |        \(null)[82].(null)[0].reg_i_j              |delay_block_11              |     1|
|47    |        \(null)[82].(null)[1].reg_i_j              |delay_block_12              |     1|
|48    |        \(null)[82].(null)[2].reg_i_j              |delay_block_13              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 778.398 ; gain = 521.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 783 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:02:11 . Memory (MB): peak = 778.398 ; gain = 445.027
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 778.398 ; gain = 521.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 205 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 778.398 ; gain = 532.836
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 778.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 11:50:38 2018...
[Sat Jun  2 11:50:41 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:36 . Memory (MB): peak = 891.191 ; gain = 0.250
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=83,N=4)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 897.738 ; gain = 6.547
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado_pid12620.debug)
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 11:54:36 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 11:54:36 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:54:41 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:54:46 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:54:51 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:55:01 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:55:11 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:55:21 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:55:31 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:55:52 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:56:12 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:56:32 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 11:56:52 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 358.305 ; gain = 102.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 83 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:169]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:170]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:177]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:178]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:185]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:186]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:194]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:195]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:143]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 618.898 ; gain = 362.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 618.898 ; gain = 362.699
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 696.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 696.262 ; gain = 440.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 696.262 ; gain = 440.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 696.262 ; gain = 440.063
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 696.262 ; gain = 440.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 332   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[0].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[1].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[2].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[3].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[4].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[5].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[6].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[7].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[8].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[9].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[10].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[11].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[12].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[13].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[14].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[15].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[16].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[17].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[18].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[19].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[20].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[21].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[22].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[23].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[24].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[25].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[26].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[27].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[28].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[29].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[30].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[31].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[32].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[33].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[34].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[35].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[36].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[37].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[38].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[39].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[40].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[41].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[42].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[43].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[44].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[45].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[46].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[47].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[48].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[49].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[50].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[51].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[52].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[53].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[54].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[55].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[56].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[57].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[58].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[59].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[60].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[61].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[62].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[63].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[64].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[65].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[66].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[67].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[68].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[69].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[70].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[71].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[72].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[73].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[74].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[75].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[76].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[77].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[78].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[79].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[80].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[81].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[82].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 696.262 ; gain = 440.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 751.176 ; gain = 494.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 751.398 ; gain = 495.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r25_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                          | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[82].(null)[0].reg_i_j/val_reg | 88     | 3     | NO           | YES                | YES               | 0      | 9       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    12|
|10    |SRLC32E  |     9|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   231|
|2     |  inst                                             |median5x5                   |   231|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_26            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_27 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_28          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_29 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_30   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_31 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_20            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_21 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_22          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_23 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_24   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_25 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_14            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_15 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_16          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_17 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_18   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_19 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    12|
|36    |      inst                                         |delay                       |    12|
|37    |        \(null)[27].(null)[0].reg_i_j              |delay_block                 |     1|
|38    |        \(null)[27].(null)[1].reg_i_j              |delay_block_3               |     1|
|39    |        \(null)[27].(null)[2].reg_i_j              |delay_block_4               |     1|
|40    |        \(null)[59].(null)[0].reg_i_j              |delay_block_5               |     1|
|41    |        \(null)[59].(null)[1].reg_i_j              |delay_block_6               |     1|
|42    |        \(null)[59].(null)[2].reg_i_j              |delay_block_7               |     1|
|43    |        \(null)[81].(null)[0].reg_i_j              |delay_block_8               |     1|
|44    |        \(null)[81].(null)[1].reg_i_j              |delay_block_9               |     1|
|45    |        \(null)[81].(null)[2].reg_i_j              |delay_block_10              |     1|
|46    |        \(null)[82].(null)[0].reg_i_j              |delay_block_11              |     1|
|47    |        \(null)[82].(null)[1].reg_i_j              |delay_block_12              |     1|
|48    |        \(null)[82].(null)[2].reg_i_j              |delay_block_13              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 783 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:02:15 . Memory (MB): peak = 777.676 ; gain = 444.113
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.676 ; gain = 521.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 205 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:28 . Memory (MB): peak = 777.676 ; gain = 532.945
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 777.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 11:57:13 2018...
[Sat Jun  2 11:57:17 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:41 . Memory (MB): peak = 902.680 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:167]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:168]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:176]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:183]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:184]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:192]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:193]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=83,N=4)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 902.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 12:01:20 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 12:01:20 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:01:25 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:01:30 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:01:35 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:01:45 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:01:55 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:02:05 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:02:15 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:02:36 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:02:56 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:03:16 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:03:36 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 358.867 ; gain = 101.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (9#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (10#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (11#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 617.953 ; gain = 361.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 617.953 ; gain = 361.070
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 689.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 689.512 ; gain = 432.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 689.512 ; gain = 432.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 689.512 ; gain = 432.629
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:143]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 689.512 ; gain = 432.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-3332] Sequential element (r51_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r51_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r51_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r52_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r52_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r52_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r53_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r53_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r53_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r54_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r54_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r54_reg[0]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r55_reg[2]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r55_reg[1]) is unused and will be removed from module median5x5.
WARNING: [Synth 8-3332] Sequential element (r55_reg[0]) is unused and will be removed from module median5x5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 689.512 ; gain = 432.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 747.652 ; gain = 490.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 747.879 ; gain = 490.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r45_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | rs_c_reg[4] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    17|
|10    |FDRE     |    98|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   221|
|2     |  inst                                             |median5x5                   |   221|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_15            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_16 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_17          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_18 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_19   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_20 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_9             |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_10 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_11          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_12 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_13   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_14 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_3             |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_4  |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_5           |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_6  |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_7    |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_8  |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 715 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:02:14 . Memory (MB): peak = 773.879 ; gain = 445.438
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 773.879 ; gain = 516.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 137 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:26 . Memory (MB): peak = 773.879 ; gain = 528.465
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 33 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 773.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 12:03:56 2018...
[Sat Jun  2 12:04:01 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 1016.754 ; gain = 0.199
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.188 ; gain = 0.434
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.969 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.969 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 12:15:46 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 12:15:46 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:15:51 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:15:56 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:16:01 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:16:11 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:16:21 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:16:31 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:16:41 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:17:01 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:17:21 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:17:42 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:18:02 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 358.023 ; gain = 101.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (9#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (10#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (11#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 616.113 ; gain = 359.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 616.113 ; gain = 359.734
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 688.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 688.152 ; gain = 431.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 688.152 ; gain = 431.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 688.152 ; gain = 431.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:143]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 688.152 ; gain = 431.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 688.152 ; gain = 431.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 748.301 ; gain = 491.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 748.523 ; gain = 492.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:18 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]  | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | rs_c_reg[4] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    20|
|10    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   230|
|2     |  inst                                             |median5x5                   |   230|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_15            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_16 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_17          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_18 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_19   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_20 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_9             |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_10 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_11          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_12 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_13   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_14 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_3             |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_4  |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_5           |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_6  |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_7    |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_8  |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 774.531 ; gain = 518.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:02:10 . Memory (MB): peak = 774.531 ; gain = 446.113
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 774.531 ; gain = 518.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 774.531 ; gain = 529.621
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 33 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 774.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 12:18:17 2018...
[Sat Jun  2 12:18:22 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 1035.379 ; gain = 0.168
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.379 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado_pid12620.debug)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1042.223 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
save_wave_config {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
set_property xsim.view C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.324 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1048.324 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1055.332 ; gain = 7.008
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 12:34:32 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 12:34:32 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:34:37 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:34:42 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:34:47 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:34:57 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:35:07 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:35:17 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:35:27 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:35:47 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:36:08 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:36:28 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:36:48 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 358.449 ; gain = 101.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 166 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:173]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:174]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:181]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:182]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:189]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:190]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:198]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:199]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:147]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 621.164 ; gain = 364.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 621.164 ; gain = 364.227
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 704.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 704.773 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 704.773 ; gain = 447.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 704.773 ; gain = 447.836
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 704.773 ; gain = 447.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 664   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[0].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[1].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[2].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[3].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[4].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[5].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[6].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[7].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[8].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[9].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[10].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[11].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[12].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[13].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[14].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[15].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[16].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[17].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[18].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[19].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[20].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[21].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[22].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[23].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[24].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[25].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[26].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[27].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[28].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[29].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[30].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[31].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[32].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[33].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[34].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[35].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[36].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[37].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[38].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[39].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[40].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[41].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[42].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[43].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[44].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[45].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[46].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[47].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[48].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[49].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[50].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[51].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[52].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[53].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[54].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[55].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[56].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[57].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[58].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[59].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[60].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[61].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[62].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[63].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[64].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[65].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[66].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[67].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[68].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[69].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[70].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[71].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[72].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[73].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[74].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[75].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[76].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[77].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[78].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[79].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[80].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[81].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[82].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[83].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[84].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[85].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[86].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[87].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[88].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[89].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[90].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[91].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
WARNING: [Synth 8-6014] Unused sequential element delay_fin/inst/(null)[92].(null)[3].reg_i_j/val_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:30]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 704.773 ; gain = 447.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 747.660 ; gain = 490.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 748.035 ; gain = 491.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r25_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[165].(null)[0].reg_i_j/val_reg | 171    | 3     | NO           | YES                | YES               | 0      | 18      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    12|
|10    |SRLC32E  |    18|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   240|
|2     |  inst                                             |median5x5                   |   240|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_35            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_36 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_37          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_38 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_39   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_40 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_29            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_30 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_31          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_32 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_33   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_34 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_23            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_24 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_25          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_26 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_27   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_28 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    21|
|36    |      inst                                         |delay                       |    21|
|37    |        \(null)[123].(null)[0].reg_i_j             |delay_block                 |     1|
|38    |        \(null)[123].(null)[1].reg_i_j             |delay_block_3               |     1|
|39    |        \(null)[123].(null)[2].reg_i_j             |delay_block_4               |     1|
|40    |        \(null)[155].(null)[0].reg_i_j             |delay_block_5               |     1|
|41    |        \(null)[155].(null)[1].reg_i_j             |delay_block_6               |     1|
|42    |        \(null)[155].(null)[2].reg_i_j             |delay_block_7               |     1|
|43    |        \(null)[164].(null)[0].reg_i_j             |delay_block_8               |     1|
|44    |        \(null)[164].(null)[1].reg_i_j             |delay_block_9               |     1|
|45    |        \(null)[164].(null)[2].reg_i_j             |delay_block_10              |     1|
|46    |        \(null)[165].(null)[0].reg_i_j             |delay_block_11              |     1|
|47    |        \(null)[165].(null)[1].reg_i_j             |delay_block_12              |     1|
|48    |        \(null)[165].(null)[2].reg_i_j             |delay_block_13              |     1|
|49    |        \(null)[27].(null)[0].reg_i_j              |delay_block_14              |     1|
|50    |        \(null)[27].(null)[1].reg_i_j              |delay_block_15              |     1|
|51    |        \(null)[27].(null)[2].reg_i_j              |delay_block_16              |     1|
|52    |        \(null)[59].(null)[0].reg_i_j              |delay_block_17              |     1|
|53    |        \(null)[59].(null)[1].reg_i_j              |delay_block_18              |     1|
|54    |        \(null)[59].(null)[2].reg_i_j              |delay_block_19              |     1|
|55    |        \(null)[91].(null)[0].reg_i_j              |delay_block_20              |     1|
|56    |        \(null)[91].(null)[1].reg_i_j              |delay_block_21              |     1|
|57    |        \(null)[91].(null)[2].reg_i_j              |delay_block_22              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 866 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:15 . Memory (MB): peak = 774.434 ; gain = 433.887
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:25 . Memory (MB): peak = 774.434 ; gain = 517.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 211 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 774.434 ; gain = 528.965
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 774.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 12:37:10 2018...
[Sat Jun  2 12:37:13 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:41 . Memory (MB): peak = 1058.574 ; gain = 0.313
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:174]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:182]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:183]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:190]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:191]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:199]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:200]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=166,N=4)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1064.699 ; gain = 6.125
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado_pid12620.debug)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:174]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:182]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:183]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:190]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:191]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:199]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:200]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=166,N=4)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1072.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.063 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.063 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1072.063 ; gain = 0.000
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 12:59:49 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 12:59:49 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:59:54 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 12:59:59 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:00:04 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:00:14 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:00:24 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:00:34 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:00:44 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:01:04 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:01:24 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:01:44 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:02:04 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 357.707 ; gain = 101.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 166 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 620.648 ; gain = 364.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 620.648 ; gain = 364.031
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 711.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 711.688 ; gain = 455.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 711.688 ; gain = 455.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 711.688 ; gain = 455.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 711.688 ; gain = 455.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 830   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 711.688 ; gain = 455.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 750.523 ; gain = 493.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 750.969 ; gain = 494.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[165].(null)[0].reg_i_j/val_reg | 167    | 5     | NO           | NO                 | YES               | 0      | 30      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    15|
|10    |SRLC32E  |    30|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   255|
|2     |  inst                                             |median5x5                   |   255|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_49            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_50 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_51          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_52 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_53   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_54 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_43            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_44 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_45          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_46 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_47   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_48 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_37            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_38 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_39          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_40 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_41   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_42 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    69|
|36    |      inst                                         |delay                       |    69|
|37    |        \(null)[126].(null)[0].reg_i_j             |delay_block                 |     1|
|38    |        \(null)[126].(null)[1].reg_i_j             |delay_block_3               |     1|
|39    |        \(null)[126].(null)[2].reg_i_j             |delay_block_4               |     1|
|40    |        \(null)[126].(null)[3].reg_i_j             |delay_block_5               |     1|
|41    |        \(null)[126].(null)[4].reg_i_j             |delay_block_6               |     1|
|42    |        \(null)[158].(null)[0].reg_i_j             |delay_block_7               |     1|
|43    |        \(null)[158].(null)[1].reg_i_j             |delay_block_8               |     1|
|44    |        \(null)[158].(null)[2].reg_i_j             |delay_block_9               |     1|
|45    |        \(null)[158].(null)[3].reg_i_j             |delay_block_10              |     1|
|46    |        \(null)[158].(null)[4].reg_i_j             |delay_block_11              |     1|
|47    |        \(null)[164].(null)[0].reg_i_j             |delay_block_12              |     1|
|48    |        \(null)[164].(null)[1].reg_i_j             |delay_block_13              |     1|
|49    |        \(null)[164].(null)[2].reg_i_j             |delay_block_14              |     1|
|50    |        \(null)[164].(null)[3].reg_i_j             |delay_block_15              |     1|
|51    |        \(null)[164].(null)[4].reg_i_j             |delay_block_16              |     1|
|52    |        \(null)[165].(null)[0].reg_i_j             |delay_block_17              |     2|
|53    |        \(null)[165].(null)[1].reg_i_j             |delay_block_18              |     1|
|54    |        \(null)[165].(null)[2].reg_i_j             |delay_block_19              |     1|
|55    |        \(null)[165].(null)[3].reg_i_j             |delay_block_20              |     1|
|56    |        \(null)[165].(null)[4].reg_i_j             |delay_block_21              |     1|
|57    |        \(null)[30].(null)[0].reg_i_j              |delay_block_22              |     2|
|58    |        \(null)[30].(null)[1].reg_i_j              |delay_block_23              |     2|
|59    |        \(null)[30].(null)[2].reg_i_j              |delay_block_24              |     2|
|60    |        \(null)[30].(null)[3].reg_i_j              |delay_block_25              |     4|
|61    |        \(null)[30].(null)[4].reg_i_j              |delay_block_26              |    28|
|62    |        \(null)[62].(null)[0].reg_i_j              |delay_block_27              |     1|
|63    |        \(null)[62].(null)[1].reg_i_j              |delay_block_28              |     1|
|64    |        \(null)[62].(null)[2].reg_i_j              |delay_block_29              |     1|
|65    |        \(null)[62].(null)[3].reg_i_j              |delay_block_30              |     1|
|66    |        \(null)[62].(null)[4].reg_i_j              |delay_block_31              |     1|
|67    |        \(null)[94].(null)[0].reg_i_j              |delay_block_32              |     1|
|68    |        \(null)[94].(null)[1].reg_i_j              |delay_block_33              |     1|
|69    |        \(null)[94].(null)[2].reg_i_j              |delay_block_34              |     1|
|70    |        \(null)[94].(null)[3].reg_i_j              |delay_block_35              |     1|
|71    |        \(null)[94].(null)[4].reg_i_j              |delay_block_36              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:17 . Memory (MB): peak = 777.766 ; gain = 430.109
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 777.766 ; gain = 521.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 777.766 ; gain = 532.617
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 777.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 13:02:28 2018...
[Sat Jun  2 13:02:30 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:41 . Memory (MB): peak = 1073.945 ; gain = 0.176
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=166,N=5)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
WARNING: Simulation object /tb_hdmi/med/inst/rs1_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs2_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs_c was not found in the design.
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1078.316 ; gain = 4.371
run 50 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.859 ; gain = 10.656
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado_pid12620.debug)
open_project C:/git/SR/lab12/median5x5/median5x5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] delayLineBRAM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git/SR/lab12/Resources/median55/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.098 ; gain = 10.789
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
current_project hdmi_vga_zybo
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
report_ip_status -name ip_status
current_project median5x5
current_project hdmi_vga_zybo
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 13:20:19 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 13:20:20 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:20:25 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:20:30 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:20:35 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:20:45 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:20:55 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:21:05 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:21:15 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:21:35 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:21:55 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:22:15 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:22:35 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 358.504 ; gain = 101.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 168 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 621.941 ; gain = 365.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 621.941 ; gain = 365.316
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 713.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 713.008 ; gain = 456.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 713.008 ; gain = 456.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 713.008 ; gain = 456.383
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 713.008 ; gain = 456.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 840   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 713.008 ; gain = 456.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 752.172 ; gain = 495.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 752.691 ; gain = 496.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[167].(null)[0].reg_i_j/val_reg | 169    | 5     | NO           | NO                 | YES               | 0      | 30      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    15|
|10    |SRLC32E  |    30|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   255|
|2     |  inst                                             |median5x5                   |   255|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_49            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_50 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_51          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_52 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_53   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_54 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_43            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_44 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_45          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_46 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_47   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_48 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_37            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_38 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_39          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_40 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_41   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_42 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    69|
|36    |      inst                                         |delay                       |    69|
|37    |        \(null)[126].(null)[0].reg_i_j             |delay_block                 |     1|
|38    |        \(null)[126].(null)[1].reg_i_j             |delay_block_3               |     1|
|39    |        \(null)[126].(null)[2].reg_i_j             |delay_block_4               |     1|
|40    |        \(null)[126].(null)[3].reg_i_j             |delay_block_5               |     1|
|41    |        \(null)[126].(null)[4].reg_i_j             |delay_block_6               |     1|
|42    |        \(null)[158].(null)[0].reg_i_j             |delay_block_7               |     1|
|43    |        \(null)[158].(null)[1].reg_i_j             |delay_block_8               |     1|
|44    |        \(null)[158].(null)[2].reg_i_j             |delay_block_9               |     1|
|45    |        \(null)[158].(null)[3].reg_i_j             |delay_block_10              |     1|
|46    |        \(null)[158].(null)[4].reg_i_j             |delay_block_11              |     1|
|47    |        \(null)[166].(null)[0].reg_i_j             |delay_block_12              |     1|
|48    |        \(null)[166].(null)[1].reg_i_j             |delay_block_13              |     1|
|49    |        \(null)[166].(null)[2].reg_i_j             |delay_block_14              |     1|
|50    |        \(null)[166].(null)[3].reg_i_j             |delay_block_15              |     1|
|51    |        \(null)[166].(null)[4].reg_i_j             |delay_block_16              |     1|
|52    |        \(null)[167].(null)[0].reg_i_j             |delay_block_17              |     2|
|53    |        \(null)[167].(null)[1].reg_i_j             |delay_block_18              |     1|
|54    |        \(null)[167].(null)[2].reg_i_j             |delay_block_19              |     1|
|55    |        \(null)[167].(null)[3].reg_i_j             |delay_block_20              |     1|
|56    |        \(null)[167].(null)[4].reg_i_j             |delay_block_21              |     1|
|57    |        \(null)[30].(null)[0].reg_i_j              |delay_block_22              |     2|
|58    |        \(null)[30].(null)[1].reg_i_j              |delay_block_23              |     2|
|59    |        \(null)[30].(null)[2].reg_i_j              |delay_block_24              |     2|
|60    |        \(null)[30].(null)[3].reg_i_j              |delay_block_25              |     4|
|61    |        \(null)[30].(null)[4].reg_i_j              |delay_block_26              |    28|
|62    |        \(null)[62].(null)[0].reg_i_j              |delay_block_27              |     1|
|63    |        \(null)[62].(null)[1].reg_i_j              |delay_block_28              |     1|
|64    |        \(null)[62].(null)[2].reg_i_j              |delay_block_29              |     1|
|65    |        \(null)[62].(null)[3].reg_i_j              |delay_block_30              |     1|
|66    |        \(null)[62].(null)[4].reg_i_j              |delay_block_31              |     1|
|67    |        \(null)[94].(null)[0].reg_i_j              |delay_block_32              |     1|
|68    |        \(null)[94].(null)[1].reg_i_j              |delay_block_33              |     1|
|69    |        \(null)[94].(null)[2].reg_i_j              |delay_block_34              |     1|
|70    |        \(null)[94].(null)[3].reg_i_j              |delay_block_35              |     1|
|71    |        \(null)[94].(null)[4].reg_i_j              |delay_block_36              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 779.336 ; gain = 522.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:14 . Memory (MB): peak = 779.336 ; gain = 431.645
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 779.336 ; gain = 522.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 779.336 ; gain = 534.180
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 779.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 13:22:56 2018...
[Sat Jun  2 13:23:00 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 1134.539 ; gain = 0.293
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=168,N=5)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
WARNING: Simulation object /tb_hdmi/med/inst/rs1_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs2_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs_c was not found in the design.
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1137.625 ; gain = 3.086
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1145.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=168,N=5)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
WARNING: Simulation object /tb_hdmi/med/inst/rs1_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs2_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs_c was not found in the design.
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1145.559 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
current_project median5x5
set_property -dict [list CONFIG.DELAY {170}] [get_ips delay_0]
generate_target all [get_files  C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'delay_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'delay_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'delay_0'...
catch { config_ip_cache -export [get_ips -all delay_0] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -no_script -sync -force -quiet
reset_run delay_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/git/SR/lab12/median5x5/median5x5.runs/delay_0_synth_1

launch_runs -jobs 8 delay_0_synth_1
[Sat Jun  2 13:27:38 2018] Launched delay_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/median5x5/median5x5.runs/delay_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -directory C:/git/SR/lab12/median5x5/median5x5.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] delayLineBRAM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git/SR/lab12/Resources/median55/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
current_project hdmi_vga_zybo
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 13:30:09 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 13:30:09 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:30:14 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:30:19 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:30:24 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:30:34 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:30:44 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:30:54 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:31:04 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:31:24 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:31:44 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:32:05 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:32:25 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 358.750 ; gain = 101.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 170 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 621.637 ; gain = 364.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 621.637 ; gain = 364.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 712.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 712.277 ; gain = 455.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 712.277 ; gain = 455.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 712.277 ; gain = 455.336
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 712.277 ; gain = 455.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 850   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 712.277 ; gain = 455.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 750.277 ; gain = 493.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 750.875 ; gain = 493.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[169].(null)[0].reg_i_j/val_reg | 171    | 5     | NO           | NO                 | YES               | 0      | 30      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    15|
|10    |SRLC32E  |    30|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   255|
|2     |  inst                                             |median5x5                   |   255|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_49            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_50 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_51          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_52 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_53   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_54 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_43            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_44 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_45          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_46 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_47   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_48 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_37            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_38 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_39          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_40 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_41   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_42 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    69|
|36    |      inst                                         |delay                       |    69|
|37    |        \(null)[126].(null)[0].reg_i_j             |delay_block                 |     1|
|38    |        \(null)[126].(null)[1].reg_i_j             |delay_block_3               |     1|
|39    |        \(null)[126].(null)[2].reg_i_j             |delay_block_4               |     1|
|40    |        \(null)[126].(null)[3].reg_i_j             |delay_block_5               |     1|
|41    |        \(null)[126].(null)[4].reg_i_j             |delay_block_6               |     1|
|42    |        \(null)[158].(null)[0].reg_i_j             |delay_block_7               |     1|
|43    |        \(null)[158].(null)[1].reg_i_j             |delay_block_8               |     1|
|44    |        \(null)[158].(null)[2].reg_i_j             |delay_block_9               |     1|
|45    |        \(null)[158].(null)[3].reg_i_j             |delay_block_10              |     1|
|46    |        \(null)[158].(null)[4].reg_i_j             |delay_block_11              |     1|
|47    |        \(null)[168].(null)[0].reg_i_j             |delay_block_12              |     1|
|48    |        \(null)[168].(null)[1].reg_i_j             |delay_block_13              |     1|
|49    |        \(null)[168].(null)[2].reg_i_j             |delay_block_14              |     1|
|50    |        \(null)[168].(null)[3].reg_i_j             |delay_block_15              |     1|
|51    |        \(null)[168].(null)[4].reg_i_j             |delay_block_16              |     1|
|52    |        \(null)[169].(null)[0].reg_i_j             |delay_block_17              |     2|
|53    |        \(null)[169].(null)[1].reg_i_j             |delay_block_18              |     1|
|54    |        \(null)[169].(null)[2].reg_i_j             |delay_block_19              |     1|
|55    |        \(null)[169].(null)[3].reg_i_j             |delay_block_20              |     1|
|56    |        \(null)[169].(null)[4].reg_i_j             |delay_block_21              |     1|
|57    |        \(null)[30].(null)[0].reg_i_j              |delay_block_22              |     2|
|58    |        \(null)[30].(null)[1].reg_i_j              |delay_block_23              |     2|
|59    |        \(null)[30].(null)[2].reg_i_j              |delay_block_24              |     2|
|60    |        \(null)[30].(null)[3].reg_i_j              |delay_block_25              |     4|
|61    |        \(null)[30].(null)[4].reg_i_j              |delay_block_26              |    28|
|62    |        \(null)[62].(null)[0].reg_i_j              |delay_block_27              |     1|
|63    |        \(null)[62].(null)[1].reg_i_j              |delay_block_28              |     1|
|64    |        \(null)[62].(null)[2].reg_i_j              |delay_block_29              |     1|
|65    |        \(null)[62].(null)[3].reg_i_j              |delay_block_30              |     1|
|66    |        \(null)[62].(null)[4].reg_i_j              |delay_block_31              |     1|
|67    |        \(null)[94].(null)[0].reg_i_j              |delay_block_32              |     1|
|68    |        \(null)[94].(null)[1].reg_i_j              |delay_block_33              |     1|
|69    |        \(null)[94].(null)[2].reg_i_j              |delay_block_34              |     1|
|70    |        \(null)[94].(null)[3].reg_i_j              |delay_block_35              |     1|
|71    |        \(null)[94].(null)[4].reg_i_j              |delay_block_36              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:12 . Memory (MB): peak = 777.621 ; gain = 430.039
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 777.621 ; gain = 520.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 777.621 ; gain = 532.145
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 777.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 13:32:43 2018...
[Sat Jun  2 13:32:45 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 1164.422 ; gain = 0.152
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=170,N=5)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
WARNING: Simulation object /tb_hdmi/med/inst/rs1_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs2_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs_c was not found in the design.
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.422 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado_pid12620.debug)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=170,N=5)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
WARNING: Simulation object /tb_hdmi/med/inst/rs1_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs2_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs_c was not found in the design.
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.707 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
current_project median5x5
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] delayLineBRAM has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git/SR/lab12/Resources/median55/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:]
current_project hdmi_vga_zybo
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
INFO: [filemgmt 56-101] Creating core container 'c:/git/SR/lab12/Resources/median55/median5x5_0.xcix' for IP 'median5x5_0'
current_project tmp_edit_project
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources'
report_ip_status -name ip_status 
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 13:53:37 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 13:53:37 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:53:42 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:53:47 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:53:52 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:54:02 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:54:12 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:54:22 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:54:32 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:54:52 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:55:12 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:55:32 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 13:55:53 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 358.832 ; gain = 101.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 170 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 622.617 ; gain = 365.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 622.617 ; gain = 365.684
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 714.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 714.070 ; gain = 457.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 714.070 ; gain = 457.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 714.070 ; gain = 457.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 714.070 ; gain = 457.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 850   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 714.070 ; gain = 457.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 752.879 ; gain = 495.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 753.324 ; gain = 496.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[169].(null)[0].reg_i_j/val_reg | 171    | 5     | NO           | NO                 | YES               | 0      | 30      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    15|
|10    |SRLC32E  |    30|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   255|
|2     |  inst                                             |median5x5                   |   255|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_49            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_50 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_51          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_52 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_53   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_54 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_43            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_44 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_45          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_46 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_47   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_48 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_37            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_38 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_39          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_40 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_41   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_42 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    69|
|36    |      inst                                         |delay                       |    69|
|37    |        \(null)[126].(null)[0].reg_i_j             |delay_block                 |     1|
|38    |        \(null)[126].(null)[1].reg_i_j             |delay_block_3               |     1|
|39    |        \(null)[126].(null)[2].reg_i_j             |delay_block_4               |     1|
|40    |        \(null)[126].(null)[3].reg_i_j             |delay_block_5               |     1|
|41    |        \(null)[126].(null)[4].reg_i_j             |delay_block_6               |     1|
|42    |        \(null)[158].(null)[0].reg_i_j             |delay_block_7               |     1|
|43    |        \(null)[158].(null)[1].reg_i_j             |delay_block_8               |     1|
|44    |        \(null)[158].(null)[2].reg_i_j             |delay_block_9               |     1|
|45    |        \(null)[158].(null)[3].reg_i_j             |delay_block_10              |     1|
|46    |        \(null)[158].(null)[4].reg_i_j             |delay_block_11              |     1|
|47    |        \(null)[168].(null)[0].reg_i_j             |delay_block_12              |     1|
|48    |        \(null)[168].(null)[1].reg_i_j             |delay_block_13              |     1|
|49    |        \(null)[168].(null)[2].reg_i_j             |delay_block_14              |     1|
|50    |        \(null)[168].(null)[3].reg_i_j             |delay_block_15              |     1|
|51    |        \(null)[168].(null)[4].reg_i_j             |delay_block_16              |     1|
|52    |        \(null)[169].(null)[0].reg_i_j             |delay_block_17              |     2|
|53    |        \(null)[169].(null)[1].reg_i_j             |delay_block_18              |     1|
|54    |        \(null)[169].(null)[2].reg_i_j             |delay_block_19              |     1|
|55    |        \(null)[169].(null)[3].reg_i_j             |delay_block_20              |     1|
|56    |        \(null)[169].(null)[4].reg_i_j             |delay_block_21              |     1|
|57    |        \(null)[30].(null)[0].reg_i_j              |delay_block_22              |     2|
|58    |        \(null)[30].(null)[1].reg_i_j              |delay_block_23              |     2|
|59    |        \(null)[30].(null)[2].reg_i_j              |delay_block_24              |     2|
|60    |        \(null)[30].(null)[3].reg_i_j              |delay_block_25              |     4|
|61    |        \(null)[30].(null)[4].reg_i_j              |delay_block_26              |    28|
|62    |        \(null)[62].(null)[0].reg_i_j              |delay_block_27              |     1|
|63    |        \(null)[62].(null)[1].reg_i_j              |delay_block_28              |     1|
|64    |        \(null)[62].(null)[2].reg_i_j              |delay_block_29              |     1|
|65    |        \(null)[62].(null)[3].reg_i_j              |delay_block_30              |     1|
|66    |        \(null)[62].(null)[4].reg_i_j              |delay_block_31              |     1|
|67    |        \(null)[94].(null)[0].reg_i_j              |delay_block_32              |     1|
|68    |        \(null)[94].(null)[1].reg_i_j              |delay_block_33              |     1|
|69    |        \(null)[94].(null)[2].reg_i_j              |delay_block_34              |     1|
|70    |        \(null)[94].(null)[3].reg_i_j              |delay_block_35              |     1|
|71    |        \(null)[94].(null)[4].reg_i_j              |delay_block_36              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:02:13 . Memory (MB): peak = 780.219 ; gain = 431.832
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 780.219 ; gain = 523.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:26 . Memory (MB): peak = 780.219 ; gain = 534.754
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 780.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 13:56:12 2018...
[Sat Jun  2 13:56:13 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 1177.402 ; gain = 0.070
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/delay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/sim/median5x5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0640050eddcc43a1a79886f597c9e583 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:169]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:170]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:171]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:172]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:173]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:178]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:179]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:185]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:186]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:187]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:194]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:195]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port din [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:196]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port dout [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:197]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 11 for port h_size [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/median5x5_0/src/median5x5.v:198]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.delay_block
Compiling module xil_defaultlib.delay(DELAY=170,N=5)
Compiling module xil_defaultlib.delay_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.median5x5
Compiling module xil_defaultlib.median5x5_0
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -view {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
WARNING: Simulation object /tb_hdmi/med/inst/rs1_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs2_c was not found in the design.
WARNING: Simulation object /tb_hdmi/med/inst/rs_c was not found in the design.
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1177.402 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
Block Memory Generator module tb_hdmi.med.inst.DB1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB3.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_hdmi.med.inst.DB4.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
out  3.ppm saved
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado_pid12620.debug)
current_project median5x5
set_property -dict [list CONFIG.DELAY {168}] [get_ips delay_0]
generate_target all [get_files  C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'delay_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'delay_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'delay_0'...
catch { config_ip_cache -export [get_ips -all delay_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP delay_0, cache-ID = e3a623537ae93965; cache size = 0.837 MB.
catch { [ delete_ip_run [get_ips -all delay_0] ] }
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci' from fileset 'delay_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci'
export_simulation -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -directory C:/git/SR/lab12/median5x5/median5x5.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] delay_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo:part0:1.0'
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/median5x5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/SR/lab12/Resources'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:median5x5:1.0'. The one found in IP location 'c:/git/SR/lab12/median5x5' will take precedence over the same IP in location c:/git/SR/lab12/Resources/median55
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git/SR/lab12/Resources/median55/sim/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4.v:]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/git/SR/lab12/Resources'
report_ip_status -name ip_status 
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0.xcix' from fileset 'median5x5_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded median5x5_0 from median5x5_v1_0 1.0 to median5x5_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
[Sat Jun  2 14:00:02 2018] Launched median5x5_0_synth_1...
Run output will be captured here: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
wait_on_run median5x5_0_synth_1

[Sat Jun  2 14:00:02 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:07 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:12 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:17 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:27 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:37 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:47 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:00:58 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:01:18 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:01:38 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:01:58 2018] Waiting for median5x5_0_synth_1 to finish...
[Sat Jun  2 14:02:18 2018] Waiting for median5x5_0_synth_1 to finish...

*** Running vivado
    with args -log median5x5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source median5x5_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source median5x5_0.tcl -notrace
Command: synth_design -top median5x5_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 358.270 ; gain = 101.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
	Parameter IMG_H bound to: 83 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_0' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
	Parameter DELAY bound to: 168 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_block' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_block' (1#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_block.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_0' (3#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delay_0.v:57]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.862 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/blk_mem_gen_v8_4_1/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (12#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (13#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:171]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:172]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:179]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:180]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:187]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:188]
WARNING: [Synth 8-689] width (4) of port connection 'din' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:196]
WARNING: [Synth 8-689] width (4) of port connection 'dout' does not match port width (16) of module 'delayLinieBRAM_WP' [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:197]
WARNING: [Synth 8-6014] Unused sequential element rs1_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
WARNING: [Synth 8-6014] Unused sequential element rs2_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
WARNING: [Synth 8-6014] Unused sequential element rs3_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
WARNING: [Synth 8-6014] Unused sequential element rs4_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
WARNING: [Synth 8-6014] Unused sequential element rs5_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
WARNING: [Synth 8-6014] Unused sequential element context_valid_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:145]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (14#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (15#1) [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/synth/median5x5_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 625.508 ; gain = 368.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BRAM:dina[16] to constant 0 [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 625.508 ; gain = 368.891
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clka]'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clka'. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLineBRAM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 711.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 711.973 ; gain = 455.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 711.973 ; gain = 455.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 711.973 ; gain = 455.355
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:139]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:138]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:137]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:136]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/median5x5.v:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 711.973 ; gain = 455.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 4     
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                1 Bit    Registers := 840   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module median5x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DB1/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB2/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB3/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
WARNING: [Synth 8-6014] Unused sequential element DB4/position_reg was removed.  [c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/src/delayLinieBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 711.973 ; gain = 455.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 753.602 ; gain = 496.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 754.047 ; gain = 497.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median5x5   | r55_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r25_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r35_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r45_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | r15_reg[2]                                           | 5      | 3     | NO           | YES                | YES               | 3      | 0       | 
|median5x5   | delay_fin/inst/(null)[167].(null)[0].reg_i_j/val_reg | 169    | 5     | NO           | NO                 | YES               | 0      | 30      | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     4|
|3     |LUT2     |    12|
|4     |LUT3     |    28|
|5     |LUT4     |     8|
|6     |LUT5     |    28|
|7     |LUT6     |    18|
|8     |RAMB36E1 |     4|
|9     |SRL16E   |    15|
|10    |SRLC32E  |    30|
|11    |FDRE     |   104|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |   255|
|2     |  inst                                             |median5x5                   |   255|
|3     |    DB1                                            |delayLinieBRAM_WP           |    29|
|4     |      BRAM                                         |delayLineBRAM_49            |     1|
|5     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_50 |     1|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_51          |     1|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr_52 |     1|
|9     |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_53   |     1|
|10    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_54 |     1|
|11    |    DB2                                            |delayLinieBRAM_WP_0         |    29|
|12    |      BRAM                                         |delayLineBRAM_43            |     1|
|13    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|14    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_44 |     1|
|15    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_45          |     1|
|16    |              \valid.cstr                          |blk_mem_gen_generic_cstr_46 |     1|
|17    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_47   |     1|
|18    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_48 |     1|
|19    |    DB3                                            |delayLinieBRAM_WP_1         |    29|
|20    |      BRAM                                         |delayLineBRAM_37            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_38 |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_39          |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_40 |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_41   |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_42 |     1|
|27    |    DB4                                            |delayLinieBRAM_WP_2         |    29|
|28    |      BRAM                                         |delayLineBRAM               |     1|
|29    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|30    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|31    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|32    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|33    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
|35    |    delay_fin                                      |delay_0                     |    69|
|36    |      inst                                         |delay                       |    69|
|37    |        \(null)[126].(null)[0].reg_i_j             |delay_block                 |     1|
|38    |        \(null)[126].(null)[1].reg_i_j             |delay_block_3               |     1|
|39    |        \(null)[126].(null)[2].reg_i_j             |delay_block_4               |     1|
|40    |        \(null)[126].(null)[3].reg_i_j             |delay_block_5               |     1|
|41    |        \(null)[126].(null)[4].reg_i_j             |delay_block_6               |     1|
|42    |        \(null)[158].(null)[0].reg_i_j             |delay_block_7               |     1|
|43    |        \(null)[158].(null)[1].reg_i_j             |delay_block_8               |     1|
|44    |        \(null)[158].(null)[2].reg_i_j             |delay_block_9               |     1|
|45    |        \(null)[158].(null)[3].reg_i_j             |delay_block_10              |     1|
|46    |        \(null)[158].(null)[4].reg_i_j             |delay_block_11              |     1|
|47    |        \(null)[166].(null)[0].reg_i_j             |delay_block_12              |     1|
|48    |        \(null)[166].(null)[1].reg_i_j             |delay_block_13              |     1|
|49    |        \(null)[166].(null)[2].reg_i_j             |delay_block_14              |     1|
|50    |        \(null)[166].(null)[3].reg_i_j             |delay_block_15              |     1|
|51    |        \(null)[166].(null)[4].reg_i_j             |delay_block_16              |     1|
|52    |        \(null)[167].(null)[0].reg_i_j             |delay_block_17              |     2|
|53    |        \(null)[167].(null)[1].reg_i_j             |delay_block_18              |     1|
|54    |        \(null)[167].(null)[2].reg_i_j             |delay_block_19              |     1|
|55    |        \(null)[167].(null)[3].reg_i_j             |delay_block_20              |     1|
|56    |        \(null)[167].(null)[4].reg_i_j             |delay_block_21              |     1|
|57    |        \(null)[30].(null)[0].reg_i_j              |delay_block_22              |     2|
|58    |        \(null)[30].(null)[1].reg_i_j              |delay_block_23              |     2|
|59    |        \(null)[30].(null)[2].reg_i_j              |delay_block_24              |     2|
|60    |        \(null)[30].(null)[3].reg_i_j              |delay_block_25              |     4|
|61    |        \(null)[30].(null)[4].reg_i_j              |delay_block_26              |    28|
|62    |        \(null)[62].(null)[0].reg_i_j              |delay_block_27              |     1|
|63    |        \(null)[62].(null)[1].reg_i_j              |delay_block_28              |     1|
|64    |        \(null)[62].(null)[2].reg_i_j              |delay_block_29              |     1|
|65    |        \(null)[62].(null)[3].reg_i_j              |delay_block_30              |     1|
|66    |        \(null)[62].(null)[4].reg_i_j              |delay_block_31              |     1|
|67    |        \(null)[94].(null)[0].reg_i_j              |delay_block_32              |     1|
|68    |        \(null)[94].(null)[1].reg_i_j              |delay_block_33              |     1|
|69    |        \(null)[94].(null)[2].reg_i_j              |delay_block_34              |     1|
|70    |        \(null)[94].(null)[3].reg_i_j              |delay_block_35              |     1|
|71    |        \(null)[94].(null)[4].reg_i_j              |delay_block_36              |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:20 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 700 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:02:13 . Memory (MB): peak = 780.707 ; gain = 437.625
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 780.707 ; gain = 524.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 122 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:26 . Memory (MB): peak = 780.707 ; gain = 535.559
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci
INFO: [Coretcl 2-1174] Renamed 70 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.runs/median5x5_0_synth_1/median5x5_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file median5x5_0_utilization_synth.rpt -pb median5x5_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 780.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 14:02:37 2018...
[Sat Jun  2 14:02:38 2018] median5x5_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:36 . Memory (MB): peak = 1191.219 ; gain = 0.098
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:03:20 . Memory (MB): peak = 1191.219 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:03:23 . Memory (MB): peak = 1191.219 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
