#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ed7bc88ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001ed7bcf9130_0 .net "PC", 31 0, v000001ed7bcf1630_0;  1 drivers
v000001ed7bcf7bf0_0 .var "clk", 0 0;
v000001ed7bcf8eb0_0 .net "clkout", 0 0, L_000001ed7bc7e540;  1 drivers
v000001ed7bcf94f0_0 .net "cycles_consumed", 31 0, v000001ed7bcf5b50_0;  1 drivers
v000001ed7bcf9450_0 .net "regs0", 31 0, L_000001ed7bc7e070;  1 drivers
v000001ed7bcf9590_0 .net "regs1", 31 0, L_000001ed7bc7e3f0;  1 drivers
v000001ed7bcf96d0_0 .net "regs2", 31 0, L_000001ed7bc7e460;  1 drivers
v000001ed7bcf8ff0_0 .net "regs3", 31 0, L_000001ed7bc7e690;  1 drivers
v000001ed7bcf9090_0 .net "regs4", 31 0, L_000001ed7bc7e0e0;  1 drivers
v000001ed7bcf7d30_0 .net "regs5", 31 0, L_000001ed7bc7e5b0;  1 drivers
v000001ed7bcf8f50_0 .var "rst", 0 0;
S_000001ed7bc89c50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001ed7bc88ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001ed7bc89de0 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed7bc89e18 .param/l "add" 0 4 5, C4<100000>;
P_000001ed7bc89e50 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed7bc89e88 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed7bc89ec0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed7bc89ef8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed7bc89f30 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed7bc89f68 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed7bc89fa0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001ed7bc89fd8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed7bc8a010 .param/l "j" 0 4 12, C4<000010>;
P_000001ed7bc8a048 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed7bc8a080 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed7bc8a0b8 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed7bc8a0f0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed7bc8a128 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed7bc8a160 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed7bc8a198 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed7bc8a1d0 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed7bc8a208 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed7bc8a240 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed7bc8a278 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed7bc8a2b0 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed7bc8a2e8 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed7bc8a320 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed7bc8a358 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed7bc8a390 .param/l "xori" 0 4 8, C4<001110>;
L_000001ed7bc7dc80 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7e230 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7dba0 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7e310 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7dc10 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7ddd0 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7e850 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7de40 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7e540 .functor OR 1, v000001ed7bcf7bf0_0, v000001ed7bc78260_0, C4<0>, C4<0>;
L_000001ed7bc7e380 .functor OR 1, L_000001ed7bcf8730, L_000001ed7bcf87d0, C4<0>, C4<0>;
L_000001ed7bc7deb0 .functor AND 1, L_000001ed7bd53700, L_000001ed7bd51b80, C4<1>, C4<1>;
L_000001ed7bc7e700 .functor NOT 1, v000001ed7bcf8f50_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bc7e4d0 .functor OR 1, L_000001ed7bd52b20, L_000001ed7bd535c0, C4<0>, C4<0>;
L_000001ed7bc7e8c0 .functor OR 1, L_000001ed7bc7e4d0, L_000001ed7bd51c20, C4<0>, C4<0>;
L_000001ed7bc7e620 .functor OR 1, L_000001ed7bd53160, L_000001ed7bd52760, C4<0>, C4<0>;
L_000001ed7bc7df20 .functor AND 1, L_000001ed7bd526c0, L_000001ed7bc7e620, C4<1>, C4<1>;
L_000001ed7bc387b0 .functor OR 1, L_000001ed7bd52d00, L_000001ed7bd53020, C4<0>, C4<0>;
L_000001ed7bc390e0 .functor AND 1, L_000001ed7bd51d60, L_000001ed7bc387b0, C4<1>, C4<1>;
v000001ed7bcf2c10_0 .net "ALUOp", 3 0, v000001ed7bc78120_0;  1 drivers
v000001ed7bcf2cb0_0 .net "ALUResult", 31 0, v000001ed7bceac40_0;  1 drivers
v000001ed7bcf20d0_0 .net "ALUSrc", 0 0, v000001ed7bc78800_0;  1 drivers
v000001ed7bcf1310_0 .net "ALUin2", 31 0, L_000001ed7bd52a80;  1 drivers
v000001ed7bcf13b0_0 .net "MemReadEn", 0 0, v000001ed7bc79340_0;  1 drivers
v000001ed7bcf1b30_0 .net "MemWriteEn", 0 0, v000001ed7bc79660_0;  1 drivers
v000001ed7bcf23f0_0 .net "MemtoReg", 0 0, v000001ed7bc79700_0;  1 drivers
v000001ed7bcf1950_0 .net "PC", 31 0, v000001ed7bcf1630_0;  alias, 1 drivers
v000001ed7bcf25d0_0 .net "PCPlus1", 31 0, L_000001ed7bcf8c30;  1 drivers
v000001ed7bcf1810_0 .net "PCsrc", 1 0, v000001ed7bcebe60_0;  1 drivers
v000001ed7bcf28f0_0 .net "RegDst", 0 0, v000001ed7bc781c0_0;  1 drivers
v000001ed7bcf2210_0 .net "RegWriteEn", 0 0, v000001ed7bc78580_0;  1 drivers
v000001ed7bcf1bd0_0 .net "WriteRegister", 4 0, L_000001ed7bd53520;  1 drivers
v000001ed7bcf19f0_0 .net *"_ivl_0", 0 0, L_000001ed7bc7dc80;  1 drivers
L_000001ed7bcf98e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2490_0 .net/2u *"_ivl_10", 4 0, L_000001ed7bcf98e0;  1 drivers
L_000001ed7bcf9cd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf1db0_0 .net *"_ivl_101", 15 0, L_000001ed7bcf9cd0;  1 drivers
v000001ed7bcf2d50_0 .net *"_ivl_102", 31 0, L_000001ed7bd524e0;  1 drivers
L_000001ed7bcf9d18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2990_0 .net *"_ivl_105", 25 0, L_000001ed7bcf9d18;  1 drivers
L_000001ed7bcf9d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf1c70_0 .net/2u *"_ivl_106", 31 0, L_000001ed7bcf9d60;  1 drivers
v000001ed7bcf27b0_0 .net *"_ivl_108", 0 0, L_000001ed7bd53700;  1 drivers
L_000001ed7bcf9da8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf14f0_0 .net/2u *"_ivl_110", 5 0, L_000001ed7bcf9da8;  1 drivers
v000001ed7bcf1a90_0 .net *"_ivl_112", 0 0, L_000001ed7bd51b80;  1 drivers
v000001ed7bcf1590_0 .net *"_ivl_115", 0 0, L_000001ed7bc7deb0;  1 drivers
v000001ed7bcf22b0_0 .net *"_ivl_116", 47 0, L_000001ed7bd51fe0;  1 drivers
L_000001ed7bcf9df0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2df0_0 .net *"_ivl_119", 15 0, L_000001ed7bcf9df0;  1 drivers
L_000001ed7bcf9928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2850_0 .net/2u *"_ivl_12", 5 0, L_000001ed7bcf9928;  1 drivers
v000001ed7bcf1e50_0 .net *"_ivl_120", 47 0, L_000001ed7bd53200;  1 drivers
L_000001ed7bcf9e38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf16d0_0 .net *"_ivl_123", 15 0, L_000001ed7bcf9e38;  1 drivers
v000001ed7bcf2a30_0 .net *"_ivl_125", 0 0, L_000001ed7bd52ee0;  1 drivers
v000001ed7bcf1770_0 .net *"_ivl_126", 31 0, L_000001ed7bd52300;  1 drivers
v000001ed7bcf2ad0_0 .net *"_ivl_128", 47 0, L_000001ed7bd52080;  1 drivers
v000001ed7bcf1090_0 .net *"_ivl_130", 47 0, L_000001ed7bd52580;  1 drivers
v000001ed7bcf2b70_0 .net *"_ivl_132", 47 0, L_000001ed7bd537a0;  1 drivers
v000001ed7bcf2e90_0 .net *"_ivl_134", 47 0, L_000001ed7bd532a0;  1 drivers
L_000001ed7bcf9e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2f30_0 .net/2u *"_ivl_138", 1 0, L_000001ed7bcf9e80;  1 drivers
v000001ed7bcf1130_0 .net *"_ivl_14", 0 0, L_000001ed7bcf8550;  1 drivers
v000001ed7bcf11d0_0 .net *"_ivl_140", 0 0, L_000001ed7bd53340;  1 drivers
L_000001ed7bcf9ec8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf18b0_0 .net/2u *"_ivl_142", 1 0, L_000001ed7bcf9ec8;  1 drivers
v000001ed7bcf1ef0_0 .net *"_ivl_144", 0 0, L_000001ed7bd51ae0;  1 drivers
L_000001ed7bcf9f10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2350_0 .net/2u *"_ivl_146", 1 0, L_000001ed7bcf9f10;  1 drivers
v000001ed7bcf2530_0 .net *"_ivl_148", 0 0, L_000001ed7bd528a0;  1 drivers
L_000001ed7bcf9f58 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2670_0 .net/2u *"_ivl_150", 31 0, L_000001ed7bcf9f58;  1 drivers
L_000001ed7bcf9fa0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf2710_0 .net/2u *"_ivl_152", 31 0, L_000001ed7bcf9fa0;  1 drivers
v000001ed7bcf40e0_0 .net *"_ivl_154", 31 0, L_000001ed7bd52940;  1 drivers
v000001ed7bcf3280_0 .net *"_ivl_156", 31 0, L_000001ed7bd51f40;  1 drivers
L_000001ed7bcf9970 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3d20_0 .net/2u *"_ivl_16", 4 0, L_000001ed7bcf9970;  1 drivers
v000001ed7bcf4680_0 .net *"_ivl_160", 0 0, L_000001ed7bc7e700;  1 drivers
L_000001ed7bcfa030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf35a0_0 .net/2u *"_ivl_162", 31 0, L_000001ed7bcfa030;  1 drivers
L_000001ed7bcfa108 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3500_0 .net/2u *"_ivl_166", 5 0, L_000001ed7bcfa108;  1 drivers
v000001ed7bcf30a0_0 .net *"_ivl_168", 0 0, L_000001ed7bd52b20;  1 drivers
L_000001ed7bcfa150 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf4180_0 .net/2u *"_ivl_170", 5 0, L_000001ed7bcfa150;  1 drivers
v000001ed7bcf4720_0 .net *"_ivl_172", 0 0, L_000001ed7bd535c0;  1 drivers
v000001ed7bcf3320_0 .net *"_ivl_175", 0 0, L_000001ed7bc7e4d0;  1 drivers
L_000001ed7bcfa198 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf4f40_0 .net/2u *"_ivl_176", 5 0, L_000001ed7bcfa198;  1 drivers
v000001ed7bcf4c20_0 .net *"_ivl_178", 0 0, L_000001ed7bd51c20;  1 drivers
v000001ed7bcf4ae0_0 .net *"_ivl_181", 0 0, L_000001ed7bc7e8c0;  1 drivers
L_000001ed7bcfa1e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf4cc0_0 .net/2u *"_ivl_182", 15 0, L_000001ed7bcfa1e0;  1 drivers
v000001ed7bcf3140_0 .net *"_ivl_184", 31 0, L_000001ed7bd523a0;  1 drivers
v000001ed7bcf47c0_0 .net *"_ivl_187", 0 0, L_000001ed7bd52440;  1 drivers
v000001ed7bcf4360_0 .net *"_ivl_188", 15 0, L_000001ed7bd52620;  1 drivers
v000001ed7bcf33c0_0 .net *"_ivl_19", 4 0, L_000001ed7bcf91d0;  1 drivers
v000001ed7bcf3dc0_0 .net *"_ivl_190", 31 0, L_000001ed7bd53660;  1 drivers
v000001ed7bcf4400_0 .net *"_ivl_194", 31 0, L_000001ed7bd52da0;  1 drivers
L_000001ed7bcfa228 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf4d60_0 .net *"_ivl_197", 25 0, L_000001ed7bcfa228;  1 drivers
L_000001ed7bcfa270 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf44a0_0 .net/2u *"_ivl_198", 31 0, L_000001ed7bcfa270;  1 drivers
L_000001ed7bcf9898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3e60_0 .net/2u *"_ivl_2", 5 0, L_000001ed7bcf9898;  1 drivers
v000001ed7bcf3460_0 .net *"_ivl_20", 4 0, L_000001ed7bcf78d0;  1 drivers
v000001ed7bcf4e00_0 .net *"_ivl_200", 0 0, L_000001ed7bd526c0;  1 drivers
L_000001ed7bcfa2b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3640_0 .net/2u *"_ivl_202", 5 0, L_000001ed7bcfa2b8;  1 drivers
v000001ed7bcf4ea0_0 .net *"_ivl_204", 0 0, L_000001ed7bd53160;  1 drivers
L_000001ed7bcfa300 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf31e0_0 .net/2u *"_ivl_206", 5 0, L_000001ed7bcfa300;  1 drivers
v000001ed7bcf4220_0 .net *"_ivl_208", 0 0, L_000001ed7bd52760;  1 drivers
v000001ed7bcf45e0_0 .net *"_ivl_211", 0 0, L_000001ed7bc7e620;  1 drivers
v000001ed7bcf36e0_0 .net *"_ivl_213", 0 0, L_000001ed7bc7df20;  1 drivers
L_000001ed7bcfa348 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3780_0 .net/2u *"_ivl_214", 5 0, L_000001ed7bcfa348;  1 drivers
v000001ed7bcf4860_0 .net *"_ivl_216", 0 0, L_000001ed7bd529e0;  1 drivers
L_000001ed7bcfa390 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3aa0_0 .net/2u *"_ivl_218", 31 0, L_000001ed7bcfa390;  1 drivers
v000001ed7bcf4540_0 .net *"_ivl_220", 31 0, L_000001ed7bd51a40;  1 drivers
v000001ed7bcf4900_0 .net *"_ivl_224", 31 0, L_000001ed7bd52f80;  1 drivers
L_000001ed7bcfa3d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3820_0 .net *"_ivl_227", 25 0, L_000001ed7bcfa3d8;  1 drivers
L_000001ed7bcfa420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf4a40_0 .net/2u *"_ivl_228", 31 0, L_000001ed7bcfa420;  1 drivers
v000001ed7bcf42c0_0 .net *"_ivl_230", 0 0, L_000001ed7bd51d60;  1 drivers
L_000001ed7bcfa468 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf49a0_0 .net/2u *"_ivl_232", 5 0, L_000001ed7bcfa468;  1 drivers
v000001ed7bcf38c0_0 .net *"_ivl_234", 0 0, L_000001ed7bd52d00;  1 drivers
L_000001ed7bcfa4b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf4b80_0 .net/2u *"_ivl_236", 5 0, L_000001ed7bcfa4b0;  1 drivers
v000001ed7bcf3f00_0 .net *"_ivl_238", 0 0, L_000001ed7bd53020;  1 drivers
v000001ed7bcf3960_0 .net *"_ivl_24", 0 0, L_000001ed7bc7dba0;  1 drivers
v000001ed7bcf3a00_0 .net *"_ivl_241", 0 0, L_000001ed7bc387b0;  1 drivers
v000001ed7bcf3fa0_0 .net *"_ivl_243", 0 0, L_000001ed7bc390e0;  1 drivers
L_000001ed7bcfa4f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3b40_0 .net/2u *"_ivl_244", 5 0, L_000001ed7bcfa4f8;  1 drivers
v000001ed7bcf4040_0 .net *"_ivl_246", 0 0, L_000001ed7bd530c0;  1 drivers
v000001ed7bcf3be0_0 .net *"_ivl_248", 31 0, L_000001ed7bd51e00;  1 drivers
L_000001ed7bcf99b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf3c80_0 .net/2u *"_ivl_26", 4 0, L_000001ed7bcf99b8;  1 drivers
v000001ed7bcf6f50_0 .net *"_ivl_29", 4 0, L_000001ed7bcf7e70;  1 drivers
v000001ed7bcf5290_0 .net *"_ivl_32", 0 0, L_000001ed7bc7e310;  1 drivers
L_000001ed7bcf9a00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf64b0_0 .net/2u *"_ivl_34", 4 0, L_000001ed7bcf9a00;  1 drivers
v000001ed7bcf53d0_0 .net *"_ivl_37", 4 0, L_000001ed7bcf7ab0;  1 drivers
v000001ed7bcf6550_0 .net *"_ivl_40", 0 0, L_000001ed7bc7dc10;  1 drivers
L_000001ed7bcf9a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf5d30_0 .net/2u *"_ivl_42", 15 0, L_000001ed7bcf9a48;  1 drivers
v000001ed7bcf69b0_0 .net *"_ivl_45", 15 0, L_000001ed7bcf7fb0;  1 drivers
v000001ed7bcf6690_0 .net *"_ivl_48", 0 0, L_000001ed7bc7ddd0;  1 drivers
v000001ed7bcf5ab0_0 .net *"_ivl_5", 5 0, L_000001ed7bcf9630;  1 drivers
L_000001ed7bcf9a90 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf6730_0 .net/2u *"_ivl_50", 36 0, L_000001ed7bcf9a90;  1 drivers
L_000001ed7bcf9ad8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf5790_0 .net/2u *"_ivl_52", 31 0, L_000001ed7bcf9ad8;  1 drivers
v000001ed7bcf65f0_0 .net *"_ivl_55", 4 0, L_000001ed7bcf89b0;  1 drivers
v000001ed7bcf5fb0_0 .net *"_ivl_56", 36 0, L_000001ed7bcf80f0;  1 drivers
v000001ed7bcf50b0_0 .net *"_ivl_58", 36 0, L_000001ed7bcf8190;  1 drivers
v000001ed7bcf67d0_0 .net *"_ivl_62", 0 0, L_000001ed7bc7e850;  1 drivers
L_000001ed7bcf9b20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf6af0_0 .net/2u *"_ivl_64", 5 0, L_000001ed7bcf9b20;  1 drivers
v000001ed7bcf51f0_0 .net *"_ivl_67", 5 0, L_000001ed7bcf82d0;  1 drivers
v000001ed7bcf56f0_0 .net *"_ivl_70", 0 0, L_000001ed7bc7de40;  1 drivers
L_000001ed7bcf9b68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf5330_0 .net/2u *"_ivl_72", 57 0, L_000001ed7bcf9b68;  1 drivers
L_000001ed7bcf9bb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf6870_0 .net/2u *"_ivl_74", 31 0, L_000001ed7bcf9bb0;  1 drivers
v000001ed7bcf5470_0 .net *"_ivl_77", 25 0, L_000001ed7bcf84b0;  1 drivers
v000001ed7bcf6e10_0 .net *"_ivl_78", 57 0, L_000001ed7bcf85f0;  1 drivers
v000001ed7bcf62d0_0 .net *"_ivl_8", 0 0, L_000001ed7bc7e230;  1 drivers
v000001ed7bcf6370_0 .net *"_ivl_80", 57 0, L_000001ed7bcf8690;  1 drivers
L_000001ed7bcf9bf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf6910_0 .net/2u *"_ivl_84", 31 0, L_000001ed7bcf9bf8;  1 drivers
L_000001ed7bcf9c40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf5510_0 .net/2u *"_ivl_88", 5 0, L_000001ed7bcf9c40;  1 drivers
v000001ed7bcf6d70_0 .net *"_ivl_90", 0 0, L_000001ed7bcf8730;  1 drivers
L_000001ed7bcf9c88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed7bcf6c30_0 .net/2u *"_ivl_92", 5 0, L_000001ed7bcf9c88;  1 drivers
v000001ed7bcf6eb0_0 .net *"_ivl_94", 0 0, L_000001ed7bcf87d0;  1 drivers
v000001ed7bcf55b0_0 .net *"_ivl_97", 0 0, L_000001ed7bc7e380;  1 drivers
v000001ed7bcf5150_0 .net *"_ivl_98", 47 0, L_000001ed7bcf8910;  1 drivers
v000001ed7bcf6b90_0 .net "adderResult", 31 0, L_000001ed7bd51ea0;  1 drivers
v000001ed7bcf6a50_0 .net "address", 31 0, L_000001ed7bcf8870;  1 drivers
v000001ed7bcf5830_0 .net "clk", 0 0, L_000001ed7bc7e540;  alias, 1 drivers
v000001ed7bcf5b50_0 .var "cycles_consumed", 31 0;
o000001ed7bca1888 .functor BUFZ 1, C4<z>; HiZ drive
v000001ed7bcf5650_0 .net "excep_flag", 0 0, o000001ed7bca1888;  0 drivers
v000001ed7bcf6cd0_0 .net "extImm", 31 0, L_000001ed7bd51900;  1 drivers
v000001ed7bcf58d0_0 .net "funct", 5 0, L_000001ed7bcf8370;  1 drivers
v000001ed7bcf6190_0 .net "hlt", 0 0, v000001ed7bc78260_0;  1 drivers
v000001ed7bcf5970_0 .net "imm", 15 0, L_000001ed7bcf8050;  1 drivers
v000001ed7bcf5a10_0 .net "immediate", 31 0, L_000001ed7bd51cc0;  1 drivers
v000001ed7bcf5bf0_0 .net "input_clk", 0 0, v000001ed7bcf7bf0_0;  1 drivers
v000001ed7bcf5c90_0 .net "instruction", 31 0, L_000001ed7bd53480;  1 drivers
v000001ed7bcf5dd0_0 .net "memoryReadData", 31 0, v000001ed7bcf2030_0;  1 drivers
v000001ed7bcf5e70_0 .net "nextPC", 31 0, L_000001ed7bd533e0;  1 drivers
v000001ed7bcf5f10_0 .net "opcode", 5 0, L_000001ed7bcf7b50;  1 drivers
v000001ed7bcf6230_0 .net "rd", 4 0, L_000001ed7bcf9270;  1 drivers
v000001ed7bcf6050_0 .net "readData1", 31 0, L_000001ed7bc7e000;  1 drivers
v000001ed7bcf60f0_0 .net "readData1_w", 31 0, L_000001ed7bd55350;  1 drivers
v000001ed7bcf6410_0 .net "readData2", 31 0, L_000001ed7bc7e150;  1 drivers
v000001ed7bcf8af0_0 .net "regs0", 31 0, L_000001ed7bc7e070;  alias, 1 drivers
v000001ed7bcf8d70_0 .net "regs1", 31 0, L_000001ed7bc7e3f0;  alias, 1 drivers
v000001ed7bcf93b0_0 .net "regs2", 31 0, L_000001ed7bc7e460;  alias, 1 drivers
v000001ed7bcf9770_0 .net "regs3", 31 0, L_000001ed7bc7e690;  alias, 1 drivers
v000001ed7bcf7a10_0 .net "regs4", 31 0, L_000001ed7bc7e0e0;  alias, 1 drivers
v000001ed7bcf8a50_0 .net "regs5", 31 0, L_000001ed7bc7e5b0;  alias, 1 drivers
v000001ed7bcf7f10_0 .net "rs", 4 0, L_000001ed7bcf7970;  1 drivers
v000001ed7bcf7dd0_0 .net "rst", 0 0, v000001ed7bcf8f50_0;  1 drivers
v000001ed7bcf9310_0 .net "rt", 4 0, L_000001ed7bcf8410;  1 drivers
v000001ed7bcf7c90_0 .net "shamt", 31 0, L_000001ed7bcf8230;  1 drivers
v000001ed7bcf8e10_0 .net "wire_instruction", 31 0, L_000001ed7bc7dcf0;  1 drivers
v000001ed7bcf8b90_0 .net "writeData", 31 0, L_000001ed7bd544f0;  1 drivers
v000001ed7bcf8cd0_0 .net "zero", 0 0, L_000001ed7bd54a90;  1 drivers
L_000001ed7bcf9630 .part L_000001ed7bd53480, 26, 6;
L_000001ed7bcf7b50 .functor MUXZ 6, L_000001ed7bcf9630, L_000001ed7bcf9898, L_000001ed7bc7dc80, C4<>;
L_000001ed7bcf8550 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcf9928;
L_000001ed7bcf91d0 .part L_000001ed7bd53480, 11, 5;
L_000001ed7bcf78d0 .functor MUXZ 5, L_000001ed7bcf91d0, L_000001ed7bcf9970, L_000001ed7bcf8550, C4<>;
L_000001ed7bcf9270 .functor MUXZ 5, L_000001ed7bcf78d0, L_000001ed7bcf98e0, L_000001ed7bc7e230, C4<>;
L_000001ed7bcf7e70 .part L_000001ed7bd53480, 21, 5;
L_000001ed7bcf7970 .functor MUXZ 5, L_000001ed7bcf7e70, L_000001ed7bcf99b8, L_000001ed7bc7dba0, C4<>;
L_000001ed7bcf7ab0 .part L_000001ed7bd53480, 16, 5;
L_000001ed7bcf8410 .functor MUXZ 5, L_000001ed7bcf7ab0, L_000001ed7bcf9a00, L_000001ed7bc7e310, C4<>;
L_000001ed7bcf7fb0 .part L_000001ed7bd53480, 0, 16;
L_000001ed7bcf8050 .functor MUXZ 16, L_000001ed7bcf7fb0, L_000001ed7bcf9a48, L_000001ed7bc7dc10, C4<>;
L_000001ed7bcf89b0 .part L_000001ed7bd53480, 6, 5;
L_000001ed7bcf80f0 .concat [ 5 32 0 0], L_000001ed7bcf89b0, L_000001ed7bcf9ad8;
L_000001ed7bcf8190 .functor MUXZ 37, L_000001ed7bcf80f0, L_000001ed7bcf9a90, L_000001ed7bc7ddd0, C4<>;
L_000001ed7bcf8230 .part L_000001ed7bcf8190, 0, 32;
L_000001ed7bcf82d0 .part L_000001ed7bd53480, 0, 6;
L_000001ed7bcf8370 .functor MUXZ 6, L_000001ed7bcf82d0, L_000001ed7bcf9b20, L_000001ed7bc7e850, C4<>;
L_000001ed7bcf84b0 .part L_000001ed7bd53480, 0, 26;
L_000001ed7bcf85f0 .concat [ 26 32 0 0], L_000001ed7bcf84b0, L_000001ed7bcf9bb0;
L_000001ed7bcf8690 .functor MUXZ 58, L_000001ed7bcf85f0, L_000001ed7bcf9b68, L_000001ed7bc7de40, C4<>;
L_000001ed7bcf8870 .part L_000001ed7bcf8690, 0, 32;
L_000001ed7bcf8c30 .arith/sum 32, v000001ed7bcf1630_0, L_000001ed7bcf9bf8;
L_000001ed7bcf8730 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcf9c40;
L_000001ed7bcf87d0 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcf9c88;
L_000001ed7bcf8910 .concat [ 32 16 0 0], L_000001ed7bcf8870, L_000001ed7bcf9cd0;
L_000001ed7bd524e0 .concat [ 6 26 0 0], L_000001ed7bcf7b50, L_000001ed7bcf9d18;
L_000001ed7bd53700 .cmp/eq 32, L_000001ed7bd524e0, L_000001ed7bcf9d60;
L_000001ed7bd51b80 .cmp/eq 6, L_000001ed7bcf8370, L_000001ed7bcf9da8;
L_000001ed7bd51fe0 .concat [ 32 16 0 0], L_000001ed7bc7e000, L_000001ed7bcf9df0;
L_000001ed7bd53200 .concat [ 32 16 0 0], v000001ed7bcf1630_0, L_000001ed7bcf9e38;
L_000001ed7bd52ee0 .part L_000001ed7bcf8050, 15, 1;
LS_000001ed7bd52300_0_0 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_4 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_8 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_12 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_16 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_20 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_24 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_0_28 .concat [ 1 1 1 1], L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0, L_000001ed7bd52ee0;
LS_000001ed7bd52300_1_0 .concat [ 4 4 4 4], LS_000001ed7bd52300_0_0, LS_000001ed7bd52300_0_4, LS_000001ed7bd52300_0_8, LS_000001ed7bd52300_0_12;
LS_000001ed7bd52300_1_4 .concat [ 4 4 4 4], LS_000001ed7bd52300_0_16, LS_000001ed7bd52300_0_20, LS_000001ed7bd52300_0_24, LS_000001ed7bd52300_0_28;
L_000001ed7bd52300 .concat [ 16 16 0 0], LS_000001ed7bd52300_1_0, LS_000001ed7bd52300_1_4;
L_000001ed7bd52080 .concat [ 16 32 0 0], L_000001ed7bcf8050, L_000001ed7bd52300;
L_000001ed7bd52580 .arith/sum 48, L_000001ed7bd53200, L_000001ed7bd52080;
L_000001ed7bd537a0 .functor MUXZ 48, L_000001ed7bd52580, L_000001ed7bd51fe0, L_000001ed7bc7deb0, C4<>;
L_000001ed7bd532a0 .functor MUXZ 48, L_000001ed7bd537a0, L_000001ed7bcf8910, L_000001ed7bc7e380, C4<>;
L_000001ed7bd51ea0 .part L_000001ed7bd532a0, 0, 32;
L_000001ed7bd53340 .cmp/eq 2, v000001ed7bcebe60_0, L_000001ed7bcf9e80;
L_000001ed7bd51ae0 .cmp/eq 2, v000001ed7bcebe60_0, L_000001ed7bcf9ec8;
L_000001ed7bd528a0 .cmp/eq 2, v000001ed7bcebe60_0, L_000001ed7bcf9f10;
L_000001ed7bd52940 .functor MUXZ 32, L_000001ed7bcf9fa0, L_000001ed7bcf9f58, L_000001ed7bd528a0, C4<>;
L_000001ed7bd51f40 .functor MUXZ 32, L_000001ed7bd52940, L_000001ed7bd51ea0, L_000001ed7bd51ae0, C4<>;
L_000001ed7bd533e0 .functor MUXZ 32, L_000001ed7bd51f40, L_000001ed7bcf8c30, L_000001ed7bd53340, C4<>;
L_000001ed7bd53480 .functor MUXZ 32, L_000001ed7bc7dcf0, L_000001ed7bcfa030, L_000001ed7bc7e700, C4<>;
L_000001ed7bd52b20 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcfa108;
L_000001ed7bd535c0 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcfa150;
L_000001ed7bd51c20 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcfa198;
L_000001ed7bd523a0 .concat [ 16 16 0 0], L_000001ed7bcf8050, L_000001ed7bcfa1e0;
L_000001ed7bd52440 .part L_000001ed7bcf8050, 15, 1;
LS_000001ed7bd52620_0_0 .concat [ 1 1 1 1], L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440;
LS_000001ed7bd52620_0_4 .concat [ 1 1 1 1], L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440;
LS_000001ed7bd52620_0_8 .concat [ 1 1 1 1], L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440;
LS_000001ed7bd52620_0_12 .concat [ 1 1 1 1], L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440, L_000001ed7bd52440;
L_000001ed7bd52620 .concat [ 4 4 4 4], LS_000001ed7bd52620_0_0, LS_000001ed7bd52620_0_4, LS_000001ed7bd52620_0_8, LS_000001ed7bd52620_0_12;
L_000001ed7bd53660 .concat [ 16 16 0 0], L_000001ed7bcf8050, L_000001ed7bd52620;
L_000001ed7bd51900 .functor MUXZ 32, L_000001ed7bd53660, L_000001ed7bd523a0, L_000001ed7bc7e8c0, C4<>;
L_000001ed7bd52da0 .concat [ 6 26 0 0], L_000001ed7bcf7b50, L_000001ed7bcfa228;
L_000001ed7bd526c0 .cmp/eq 32, L_000001ed7bd52da0, L_000001ed7bcfa270;
L_000001ed7bd53160 .cmp/eq 6, L_000001ed7bcf8370, L_000001ed7bcfa2b8;
L_000001ed7bd52760 .cmp/eq 6, L_000001ed7bcf8370, L_000001ed7bcfa300;
L_000001ed7bd529e0 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcfa348;
L_000001ed7bd51a40 .functor MUXZ 32, L_000001ed7bd51900, L_000001ed7bcfa390, L_000001ed7bd529e0, C4<>;
L_000001ed7bd51cc0 .functor MUXZ 32, L_000001ed7bd51a40, L_000001ed7bcf8230, L_000001ed7bc7df20, C4<>;
L_000001ed7bd52f80 .concat [ 6 26 0 0], L_000001ed7bcf7b50, L_000001ed7bcfa3d8;
L_000001ed7bd51d60 .cmp/eq 32, L_000001ed7bd52f80, L_000001ed7bcfa420;
L_000001ed7bd52d00 .cmp/eq 6, L_000001ed7bcf8370, L_000001ed7bcfa468;
L_000001ed7bd53020 .cmp/eq 6, L_000001ed7bcf8370, L_000001ed7bcfa4b0;
L_000001ed7bd530c0 .cmp/eq 6, L_000001ed7bcf7b50, L_000001ed7bcfa4f8;
L_000001ed7bd51e00 .functor MUXZ 32, L_000001ed7bc7e000, v000001ed7bcf1630_0, L_000001ed7bd530c0, C4<>;
L_000001ed7bd55350 .functor MUXZ 32, L_000001ed7bd51e00, L_000001ed7bc7e150, L_000001ed7bc390e0, C4<>;
S_000001ed7bc03320 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed7bc6a240 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed7bc7e930 .functor NOT 1, v000001ed7bc78800_0, C4<0>, C4<0>, C4<0>;
v000001ed7bc77cc0_0 .net *"_ivl_0", 0 0, L_000001ed7bc7e930;  1 drivers
v000001ed7bc783a0_0 .net "in1", 31 0, L_000001ed7bc7e150;  alias, 1 drivers
v000001ed7bc798e0_0 .net "in2", 31 0, L_000001ed7bd51cc0;  alias, 1 drivers
v000001ed7bc79980_0 .net "out", 31 0, L_000001ed7bd52a80;  alias, 1 drivers
v000001ed7bc77d60_0 .net "s", 0 0, v000001ed7bc78800_0;  alias, 1 drivers
L_000001ed7bd52a80 .functor MUXZ 32, L_000001ed7bd51cc0, L_000001ed7bc7e150, L_000001ed7bc7e930, C4<>;
S_000001ed7bc034b0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ed7bc9e440 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed7bc9e478 .param/l "add" 0 4 5, C4<100000>;
P_000001ed7bc9e4b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed7bc9e4e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed7bc9e520 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed7bc9e558 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed7bc9e590 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed7bc9e5c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed7bc9e600 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed7bc9e638 .param/l "j" 0 4 12, C4<000010>;
P_000001ed7bc9e670 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed7bc9e6a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed7bc9e6e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed7bc9e718 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed7bc9e750 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed7bc9e788 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed7bc9e7c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed7bc9e7f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed7bc9e830 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed7bc9e868 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed7bc9e8a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed7bc9e8d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed7bc9e910 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed7bc9e948 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed7bc9e980 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed7bc9e9b8 .param/l "xori" 0 4 8, C4<001110>;
v000001ed7bc78120_0 .var "ALUOp", 3 0;
v000001ed7bc78800_0 .var "ALUSrc", 0 0;
v000001ed7bc79340_0 .var "MemReadEn", 0 0;
v000001ed7bc79660_0 .var "MemWriteEn", 0 0;
v000001ed7bc79700_0 .var "MemtoReg", 0 0;
v000001ed7bc781c0_0 .var "RegDst", 0 0;
v000001ed7bc78580_0 .var "RegWriteEn", 0 0;
v000001ed7bc797a0_0 .net "funct", 5 0, L_000001ed7bcf8370;  alias, 1 drivers
v000001ed7bc78260_0 .var "hlt", 0 0;
v000001ed7bc79a20_0 .net "opcode", 5 0, L_000001ed7bcf7b50;  alias, 1 drivers
v000001ed7bc77e00_0 .net "rst", 0 0, v000001ed7bcf8f50_0;  alias, 1 drivers
E_000001ed7bc6a700 .event anyedge, v000001ed7bc77e00_0, v000001ed7bc79a20_0, v000001ed7bc797a0_0;
S_000001ed7bc019d0 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001ed7bc7dcf0 .functor BUFZ 32, L_000001ed7bd52800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bc77f40 .array "InstMem", 0 1023, 31 0;
v000001ed7bc78da0_0 .net *"_ivl_0", 31 0, L_000001ed7bd52800;  1 drivers
v000001ed7bc78300_0 .net *"_ivl_3", 9 0, L_000001ed7bd52120;  1 drivers
v000001ed7bc78c60_0 .net *"_ivl_4", 11 0, L_000001ed7bd521c0;  1 drivers
L_000001ed7bcf9fe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed7bc78ee0_0 .net *"_ivl_7", 1 0, L_000001ed7bcf9fe8;  1 drivers
v000001ed7bc788a0_0 .net "address", 31 0, v000001ed7bcf1630_0;  alias, 1 drivers
v000001ed7bc78620_0 .var/i "i", 31 0;
v000001ed7bc78940_0 .net "q", 31 0, L_000001ed7bc7dcf0;  alias, 1 drivers
L_000001ed7bd52800 .array/port v000001ed7bc77f40, L_000001ed7bd521c0;
L_000001ed7bd52120 .part v000001ed7bcf1630_0, 0, 10;
L_000001ed7bd521c0 .concat [ 10 2 0 0], L_000001ed7bd52120, L_000001ed7bcf9fe8;
S_000001ed7bc01b60 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001ed7bc7e000 .functor BUFZ 32, L_000001ed7bd519a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ed7bc7e150 .functor BUFZ 32, L_000001ed7bd52260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bcea6a0_1 .array/port v000001ed7bcea6a0, 1;
L_000001ed7bc7e070 .functor BUFZ 32, v000001ed7bcea6a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bcea6a0_2 .array/port v000001ed7bcea6a0, 2;
L_000001ed7bc7e3f0 .functor BUFZ 32, v000001ed7bcea6a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bcea6a0_3 .array/port v000001ed7bcea6a0, 3;
L_000001ed7bc7e460 .functor BUFZ 32, v000001ed7bcea6a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bcea6a0_4 .array/port v000001ed7bcea6a0, 4;
L_000001ed7bc7e690 .functor BUFZ 32, v000001ed7bcea6a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bcea6a0_5 .array/port v000001ed7bcea6a0, 5;
L_000001ed7bc7e0e0 .functor BUFZ 32, v000001ed7bcea6a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bcea6a0_6 .array/port v000001ed7bcea6a0, 6;
L_000001ed7bc7e5b0 .functor BUFZ 32, v000001ed7bcea6a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed7bc4c530_0 .net *"_ivl_0", 31 0, L_000001ed7bd519a0;  1 drivers
v000001ed7bceb640_0 .net *"_ivl_10", 6 0, L_000001ed7bd52c60;  1 drivers
L_000001ed7bcfa0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed7bcebb40_0 .net *"_ivl_13", 1 0, L_000001ed7bcfa0c0;  1 drivers
v000001ed7bcebf00_0 .net *"_ivl_2", 6 0, L_000001ed7bd52bc0;  1 drivers
L_000001ed7bcfa078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed7bceb5a0_0 .net *"_ivl_5", 1 0, L_000001ed7bcfa078;  1 drivers
v000001ed7bcea240_0 .net *"_ivl_8", 31 0, L_000001ed7bd52260;  1 drivers
v000001ed7bceb320_0 .net "clk", 0 0, L_000001ed7bc7e540;  alias, 1 drivers
v000001ed7bcea600_0 .var/i "i", 31 0;
v000001ed7bcea2e0_0 .net "readData1", 31 0, L_000001ed7bc7e000;  alias, 1 drivers
v000001ed7bceb8c0_0 .net "readData2", 31 0, L_000001ed7bc7e150;  alias, 1 drivers
v000001ed7bceb6e0_0 .net "readRegister1", 4 0, L_000001ed7bcf7970;  alias, 1 drivers
v000001ed7bceb000_0 .net "readRegister2", 4 0, L_000001ed7bcf8410;  alias, 1 drivers
v000001ed7bcea6a0 .array "registers", 31 0, 31 0;
v000001ed7bceb1e0_0 .net "regs0", 31 0, L_000001ed7bc7e070;  alias, 1 drivers
v000001ed7bcebbe0_0 .net "regs1", 31 0, L_000001ed7bc7e3f0;  alias, 1 drivers
v000001ed7bcea880_0 .net "regs2", 31 0, L_000001ed7bc7e460;  alias, 1 drivers
v000001ed7bceb460_0 .net "regs3", 31 0, L_000001ed7bc7e690;  alias, 1 drivers
v000001ed7bcea920_0 .net "regs4", 31 0, L_000001ed7bc7e0e0;  alias, 1 drivers
v000001ed7bceaf60_0 .net "regs5", 31 0, L_000001ed7bc7e5b0;  alias, 1 drivers
v000001ed7bceb960_0 .net "rst", 0 0, v000001ed7bcf8f50_0;  alias, 1 drivers
v000001ed7bceb0a0_0 .net "we", 0 0, v000001ed7bc78580_0;  alias, 1 drivers
v000001ed7bceb280_0 .net "writeData", 31 0, L_000001ed7bd544f0;  alias, 1 drivers
v000001ed7bceb3c0_0 .net "writeRegister", 4 0, L_000001ed7bd53520;  alias, 1 drivers
E_000001ed7bc69cc0/0 .event negedge, v000001ed7bc77e00_0;
E_000001ed7bc69cc0/1 .event posedge, v000001ed7bceb320_0;
E_000001ed7bc69cc0 .event/or E_000001ed7bc69cc0/0, E_000001ed7bc69cc0/1;
L_000001ed7bd519a0 .array/port v000001ed7bcea6a0, L_000001ed7bd52bc0;
L_000001ed7bd52bc0 .concat [ 5 2 0 0], L_000001ed7bcf7970, L_000001ed7bcfa078;
L_000001ed7bd52260 .array/port v000001ed7bcea6a0, L_000001ed7bd52c60;
L_000001ed7bd52c60 .concat [ 5 2 0 0], L_000001ed7bcf8410, L_000001ed7bcfa0c0;
S_000001ed7bbed7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001ed7bc01b60;
 .timescale 0 0;
v000001ed7bc4d890_0 .var/i "i", 31 0;
S_000001ed7bbed970 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ed7bc6ab80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ed7bc7df90 .functor NOT 1, v000001ed7bc781c0_0, C4<0>, C4<0>, C4<0>;
v000001ed7bcea060_0 .net *"_ivl_0", 0 0, L_000001ed7bc7df90;  1 drivers
v000001ed7bceb500_0 .net "in1", 4 0, L_000001ed7bcf8410;  alias, 1 drivers
v000001ed7bcea740_0 .net "in2", 4 0, L_000001ed7bcf9270;  alias, 1 drivers
v000001ed7bcebc80_0 .net "out", 4 0, L_000001ed7bd53520;  alias, 1 drivers
v000001ed7bcebd20_0 .net "s", 0 0, v000001ed7bc781c0_0;  alias, 1 drivers
L_000001ed7bd53520 .functor MUXZ 5, L_000001ed7bcf9270, L_000001ed7bcf8410, L_000001ed7bc7df90, C4<>;
S_000001ed7bc36920 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed7bc6ac40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed7bd565d0 .functor NOT 1, v000001ed7bc79700_0, C4<0>, C4<0>, C4<0>;
v000001ed7bceb780_0 .net *"_ivl_0", 0 0, L_000001ed7bd565d0;  1 drivers
v000001ed7bceb820_0 .net "in1", 31 0, v000001ed7bceac40_0;  alias, 1 drivers
v000001ed7bcebdc0_0 .net "in2", 31 0, v000001ed7bcf2030_0;  alias, 1 drivers
v000001ed7bceba00_0 .net "out", 31 0, L_000001ed7bd544f0;  alias, 1 drivers
v000001ed7bceb140_0 .net "s", 0 0, v000001ed7bc79700_0;  alias, 1 drivers
L_000001ed7bd544f0 .functor MUXZ 32, v000001ed7bcf2030_0, v000001ed7bceac40_0, L_000001ed7bd565d0, C4<>;
S_000001ed7bc36ab0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ed7bbe6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ed7bbe6b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001ed7bbe6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ed7bbe6b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001ed7bbe6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ed7bbe6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ed7bbe6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ed7bbe6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ed7bbe6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ed7bbe6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ed7bbe6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ed7bbe6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ed7bcfa540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed7bcea7e0_0 .net/2u *"_ivl_0", 31 0, L_000001ed7bcfa540;  1 drivers
v000001ed7bceace0_0 .net "opSel", 3 0, v000001ed7bc78120_0;  alias, 1 drivers
v000001ed7bcebaa0_0 .net "operand1", 31 0, L_000001ed7bd55350;  alias, 1 drivers
v000001ed7bcea1a0_0 .net "operand2", 31 0, L_000001ed7bd52a80;  alias, 1 drivers
v000001ed7bceac40_0 .var "result", 31 0;
v000001ed7bcea9c0_0 .net "zero", 0 0, L_000001ed7bd54a90;  alias, 1 drivers
E_000001ed7bc6ac80 .event anyedge, v000001ed7bc78120_0, v000001ed7bcebaa0_0, v000001ed7bc79980_0;
L_000001ed7bd54a90 .cmp/eq 32, v000001ed7bceac40_0, L_000001ed7bcfa540;
S_000001ed7bbe6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001ed7bc9ea00 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed7bc9ea38 .param/l "add" 0 4 5, C4<100000>;
P_000001ed7bc9ea70 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed7bc9eaa8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed7bc9eae0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed7bc9eb18 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed7bc9eb50 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed7bc9eb88 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed7bc9ebc0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed7bc9ebf8 .param/l "j" 0 4 12, C4<000010>;
P_000001ed7bc9ec30 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed7bc9ec68 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed7bc9eca0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed7bc9ecd8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed7bc9ed10 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed7bc9ed48 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed7bc9ed80 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed7bc9edb8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed7bc9edf0 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed7bc9ee28 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed7bc9ee60 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed7bc9ee98 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed7bc9eed0 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed7bc9ef08 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed7bc9ef40 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed7bc9ef78 .param/l "xori" 0 4 8, C4<001110>;
v000001ed7bcebe60_0 .var "PCsrc", 1 0;
v000001ed7bcea100_0 .net "excep_flag", 0 0, o000001ed7bca1888;  alias, 0 drivers
v000001ed7bcea380_0 .net "funct", 5 0, L_000001ed7bcf8370;  alias, 1 drivers
v000001ed7bceab00_0 .net "opcode", 5 0, L_000001ed7bcf7b50;  alias, 1 drivers
v000001ed7bcea420_0 .net "operand1", 31 0, L_000001ed7bc7e000;  alias, 1 drivers
v000001ed7bcead80_0 .net "operand2", 31 0, L_000001ed7bd52a80;  alias, 1 drivers
v000001ed7bcea4c0_0 .net "rst", 0 0, v000001ed7bcf8f50_0;  alias, 1 drivers
E_000001ed7bc6b600/0 .event anyedge, v000001ed7bc77e00_0, v000001ed7bcea100_0, v000001ed7bc79a20_0, v000001ed7bcea2e0_0;
E_000001ed7bc6b600/1 .event anyedge, v000001ed7bc79980_0, v000001ed7bc797a0_0;
E_000001ed7bc6b600 .event/or E_000001ed7bc6b600/0, E_000001ed7bc6b600/1;
S_000001ed7bc1ad50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ed7bcea560 .array "DataMem", 0 1023, 31 0;
v000001ed7bceaa60_0 .net "address", 31 0, v000001ed7bceac40_0;  alias, 1 drivers
v000001ed7bceaba0_0 .net "clock", 0 0, L_000001ed7bc7e540;  alias, 1 drivers
v000001ed7bceae20_0 .net "data", 31 0, L_000001ed7bc7e150;  alias, 1 drivers
v000001ed7bceaec0_0 .var/i "i", 31 0;
v000001ed7bcf2030_0 .var "q", 31 0;
v000001ed7bcf1270_0 .net "rden", 0 0, v000001ed7bc79340_0;  alias, 1 drivers
v000001ed7bcf2170_0 .net "wren", 0 0, v000001ed7bc79660_0;  alias, 1 drivers
E_000001ed7bc6a940 .event negedge, v000001ed7bceb320_0;
S_000001ed7bc1aee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001ed7bc89c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ed7bc6b4c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ed7bcf1450_0 .net "PCin", 31 0, L_000001ed7bd533e0;  alias, 1 drivers
v000001ed7bcf1630_0 .var "PCout", 31 0;
v000001ed7bcf1d10_0 .net "clk", 0 0, L_000001ed7bc7e540;  alias, 1 drivers
v000001ed7bcf1f90_0 .net "rst", 0 0, v000001ed7bcf8f50_0;  alias, 1 drivers
    .scope S_000001ed7bbe6da0;
T_0 ;
    %wait E_000001ed7bc6b600;
    %load/vec4 v000001ed7bcea4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed7bcebe60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ed7bcea100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ed7bcebe60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ed7bceab00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001ed7bcea420_0;
    %load/vec4 v000001ed7bcead80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001ed7bceab00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001ed7bcea420_0;
    %load/vec4 v000001ed7bcead80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001ed7bceab00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001ed7bceab00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001ed7bceab00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001ed7bcea380_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ed7bcebe60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed7bcebe60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ed7bc1aee0;
T_1 ;
    %wait E_000001ed7bc69cc0;
    %load/vec4 v000001ed7bcf1f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed7bcf1630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ed7bcf1450_0;
    %assign/vec4 v000001ed7bcf1630_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed7bc019d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed7bc78620_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ed7bc78620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed7bc78620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %load/vec4 v000001ed7bc78620_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed7bc78620_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bc77f40, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ed7bc034b0;
T_3 ;
    %wait E_000001ed7bc6a700;
    %load/vec4 v000001ed7bc77e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ed7bc78260_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed7bc79660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed7bc79700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed7bc79340_0, 0;
    %assign/vec4 v000001ed7bc781c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ed7bc78260_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ed7bc78120_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ed7bc78800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed7bc78580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed7bc79660_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed7bc79700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed7bc79340_0, 0, 1;
    %store/vec4 v000001ed7bc781c0_0, 0, 1;
    %load/vec4 v000001ed7bc79a20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78260_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc781c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %load/vec4 v000001ed7bc797a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc781c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed7bc781c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc79340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc79700_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc79660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed7bc78800_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed7bc78120_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ed7bc01b60;
T_4 ;
    %wait E_000001ed7bc69cc0;
    %fork t_1, S_000001ed7bbed7e0;
    %jmp t_0;
    .scope S_000001ed7bbed7e0;
t_1 ;
    %load/vec4 v000001ed7bceb960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed7bc4d890_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ed7bc4d890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed7bc4d890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea6a0, 0, 4;
    %load/vec4 v000001ed7bc4d890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed7bc4d890_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ed7bceb0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ed7bceb280_0;
    %load/vec4 v000001ed7bceb3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea6a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ed7bc01b60;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ed7bc01b60;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed7bcea600_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ed7bcea600_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ed7bcea600_0;
    %ix/getv/s 4, v000001ed7bcea600_0;
    %load/vec4a v000001ed7bcea6a0, 4;
    %ix/getv/s 4, v000001ed7bcea600_0;
    %load/vec4a v000001ed7bcea6a0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ed7bcea600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed7bcea600_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ed7bc36ab0;
T_6 ;
    %wait E_000001ed7bc6ac80;
    %load/vec4 v000001ed7bceace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %add;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %sub;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %and;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %or;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %xor;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %or;
    %inv;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %load/vec4 v000001ed7bcea1a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ed7bcea1a0_0;
    %load/vec4 v000001ed7bcebaa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %ix/getv 4, v000001ed7bcea1a0_0;
    %shiftl 4;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ed7bcebaa0_0;
    %ix/getv 4, v000001ed7bcea1a0_0;
    %shiftr 4;
    %assign/vec4 v000001ed7bceac40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ed7bc1ad50;
T_7 ;
    %wait E_000001ed7bc6a940;
    %load/vec4 v000001ed7bcf1270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ed7bceaa60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ed7bcea560, 4;
    %assign/vec4 v000001ed7bcf2030_0, 0;
T_7.0 ;
    %load/vec4 v000001ed7bcf2170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ed7bceae20_0;
    %ix/getv 3, v000001ed7bceaa60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ed7bc1ad50;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed7bcea560, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001ed7bc1ad50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed7bceaec0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ed7bceaec0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ed7bceaec0_0;
    %load/vec4a v000001ed7bcea560, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001ed7bceaec0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ed7bceaec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed7bceaec0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ed7bc89c50;
T_10 ;
    %wait E_000001ed7bc69cc0;
    %load/vec4 v000001ed7bcf7dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed7bcf5b50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ed7bcf5b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ed7bcf5b50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ed7bc88ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed7bcf7bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed7bcf8f50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ed7bc88ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ed7bcf7bf0_0;
    %inv;
    %assign/vec4 v000001ed7bcf7bf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ed7bc88ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed7bcf8f50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed7bcf8f50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001ed7bcf94f0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
