Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 15 13:45:43 2025
| Host         : DESKTOP-F2ANT3D running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on switch[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on switch[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_nState_reg[0] cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_nState_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_nState_reg[1] cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_nState_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_nState_reg[2] cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/FSM_sequential_nState_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/enable_reg cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/xld_reg cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/xld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/xsel_reg cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/xsel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/yld_reg cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/yld_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/ysel_reg cannot be properly analyzed as its control pin system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u_gcd_core/TOFSM/ysel_reg/G is not reached by a timing clock
Related violations: <none>


