\doxysection{stm32f4xx\+\_\+hal\+\_\+rcc.\+c}
\hypertarget{stm32f4xx__hal__rcc_8c_source}{}\label{stm32f4xx__hal__rcc_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_rcc.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_rcc.c}}
\mbox{\hyperlink{stm32f4xx__hal__rcc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00066}00066\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00067}00067\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00078}00078\ \textcolor{preprocessor}{\#ifdef\ HAL\_RCC\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00080}00080\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00081}00081\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00085}00085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00086}00086\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00087}00087\ \textcolor{preprocessor}{\#define\ \_\_MCO1\_CLK\_ENABLE()\ \ \ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00088}00088\ \textcolor{preprocessor}{\#define\ MCO1\_GPIO\_PORT\ \ \ \ \ \ \ \ GPIOA}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00089}00089\ \textcolor{preprocessor}{\#define\ MCO1\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PIN\_8}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00091}00091\ \textcolor{preprocessor}{\#define\ \_\_MCO2\_CLK\_ENABLE()\ \ \ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00092}00092\ \textcolor{preprocessor}{\#define\ MCO2\_GPIO\_PORT\ \ \ \ \ \ \ \ \ GPIOC}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00093}00093\ \textcolor{preprocessor}{\#define\ MCO2\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PIN\_9}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00098}00098\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00105}00105\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00106}00106\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00200}00200\ \_\_weak\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00201}00201\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00202}00202\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00203}00203\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00219}00219\ \_\_weak\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gaaf070da42c717e9d2d79e858b647b782}{HAL\_RCC\_OscConfig}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00220}00220\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00221}00221\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00222}00222\ \ \ uint32\_t\ pll\_config;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00223}00223\ \ \ \textcolor{comment}{/*\ Check\ Null\ pointer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00224}00224\ \ \ \textcolor{keywordflow}{if}\ (RCC\_OscInitStruct\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00225}00225\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00226}00226\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00227}00227\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00228}00228\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00229}00229\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00230}00230\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{IS\_RCC\_OSCILLATORTYPE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00231}00231\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSE\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00232}00232\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00233}00233\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00234}00234\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00235}00235\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{IS\_RCC\_HSE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00236}00236\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ HSE\ is\ used\ as\ system\ clock\ or\ clock\ source\ for\ PLL\ in\ these\ cases\ HSE\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00237}00237\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00238}00238\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\_PLLCFGR\_PLLSRC\_HSE}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00239}00239\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00240}00240\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ ==\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00241}00241\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00242}00242\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00243}00243\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00244}00244\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00245}00245\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00246}00246\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00247}00247\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00248}00248\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{\_\_HAL\_RCC\_HSE\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00250}00250\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00251}00251\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}})\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00252}00252\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00253}00253\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00254}00254\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00256}00256\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00257}00257\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00258}00258\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00259}00259\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00260}00260\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00261}00261\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00262}00262\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00263}00263\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00264}00264\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00265}00265\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00266}00266\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00267}00267\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00268}00268\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00270}00270\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ bypassed\ or\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00271}00271\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00272}00272\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00273}00273\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00274}00274\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00275}00275\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00276}00276\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00277}00277\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00278}00278\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00279}00279\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00280}00280\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00281}00281\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00282}00282\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00283}00283\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00284}00284\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00285}00285\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{IS\_RCC\_HSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00286}00286\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gafda50a08dc048f7c272bf04ec9c2c2b7}{IS\_RCC\_CALIBRATION\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00288}00288\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ HSI\ is\ used\ as\ system\ clock\ or\ as\ PLL\ source\ when\ PLL\ is\ selected\ as\ system\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00289}00289\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00290}00290\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})\ \&\&\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\_PLLCFGR\_PLLSRC\_HSI}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00291}00291\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00292}00292\ \ \ \ \ \ \ \textcolor{comment}{/*\ When\ HSI\ is\ used\ as\ system\ clock\ it\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00293}00293\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\_HSI\_ON}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00294}00294\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00295}00295\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00296}00296\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00297}00297\ \ \ \ \ \ \ \textcolor{comment}{/*\ Otherwise,\ just\ the\ calibration\ is\ allowed\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00298}00298\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00299}00299\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00300}00300\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (HSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00301}00301\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga7bccced288554b8598110b465701fad0}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00302}00302\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00303}00303\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00304}00304\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00305}00305\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00306}00306\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00307}00307\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}})\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00308}00308\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00309}00309\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ High\ Speed\ oscillator\ (HSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00310}00310\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_gaab944f562b53fc74bcc0e4958388fd42}{\_\_HAL\_RCC\_HSI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00311}00311\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00312}00312\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00313}00313\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00315}00315\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00316}00316\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00317}00317\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00318}00318\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00319}00319\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00320}00320\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00321}00321\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00322}00322\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00324}00324\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (HSI)\ calibration\ value.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00325}00325\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga7bccced288554b8598110b465701fad0}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00326}00326\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00327}00327\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00328}00328\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00329}00329\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ High\ Speed\ oscillator\ (HSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00330}00330\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga0c0dc8bc0ef58703782f45b4e487c031}{\_\_HAL\_RCC\_HSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00332}00332\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00333}00333\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00335}00335\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00336}00336\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00337}00337\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00338}00338\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00339}00339\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00340}00340\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00341}00341\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00342}00342\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00343}00343\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00344}00344\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00345}00345\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00346}00346\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00347}00347\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00348}00348\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00349}00349\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00350}00350\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{IS\_RCC\_LSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00352}00352\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ LSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00353}00353\ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}})\ !=\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\_LSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00354}00354\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00355}00355\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ Low\ Speed\ oscillator\ (LSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00356}00356\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\_\_HAL\_RCC\_LSI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00358}00358\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00359}00359\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00361}00361\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00362}00362\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\_FLAG\_LSIRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00363}00363\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00365}00365\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00366}00366\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00367}00367\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00368}00368\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00369}00369\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00370}00370\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00371}00371\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00372}00372\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ Low\ Speed\ oscillator\ (LSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00373}00373\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{\_\_HAL\_RCC\_LSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00375}00375\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00376}00376\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00378}00378\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00379}00379\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\_FLAG\_LSIRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00380}00380\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00381}00381\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00382}00382\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00383}00383\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00384}00384\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00385}00385\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00386}00386\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00387}00387\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00388}00388\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LSE\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00389}00389\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00390}00390\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00391}00391\ \ \ \ \ \mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{FlagStatus}}\ \ \ \ \ \ \ pwrclkchanged\ =\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00392}00392\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00393}00393\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00394}00394\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\_RCC\_LSE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00395}00395\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00396}00396\ \ \ \ \ \textcolor{comment}{/*\ Update\ LSE\ configuration\ in\ Backup\ Domain\ control\ register\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00397}00397\ \ \ \ \ \textcolor{comment}{/*\ Requires\ to\ enable\ write\ access\ to\ Backup\ Domain\ of\ necessary\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00398}00398\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{\_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED}}())}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00399}00399\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00400}00400\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00401}00401\ \ \ \ \ \ \ pwrclkchanged\ =\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00402}00402\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00404}00404\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00405}00405\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00406}00406\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00407}00407\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00409}00409\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ Backup\ domain\ Write\ protection\ disable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00410}00410\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00412}00412\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a82637a84fbdca0e2a25496089b549924}{HAL\_IS\_BIT\_CLR}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00413}00413\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00414}00414\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00415}00415\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00416}00416\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00417}00417\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00418}00418\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00419}00419\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00420}00420\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00421}00421\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ LSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00422}00422\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\_\_HAL\_RCC\_LSE\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00423}00423\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ LSE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00424}00424\ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}})\ !=\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00425}00425\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00426}00426\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00427}00427\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00428}00428\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00429}00429\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00430}00430\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00431}00431\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00432}00432\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00433}00433\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00434}00434\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00435}00435\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00436}00436\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00437}00437\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00438}00438\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00439}00439\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00440}00440\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00441}00441\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00442}00442\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00443}00443\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00444}00444\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00445}00445\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00446}00446\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00447}00447\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00448}00448\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00449}00449\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00450}00450\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00451}00451\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00452}00452\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00453}00453\ \ \ \ \ \textcolor{comment}{/*\ Restore\ clock\ configuration\ if\ changed\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00454}00454\ \ \ \ \ \textcolor{keywordflow}{if}\ (pwrclkchanged\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792}{SET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00455}00455\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00456}00456\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{\_\_HAL\_RCC\_PWR\_CLK\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00457}00457\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00458}00458\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00459}00459\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLL\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00460}00460\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00461}00461\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{IS\_RCC\_PLL}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00462}00462\ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ !=\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{RCC\_PLL\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00463}00463\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00464}00464\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ PLL\ is\ used\ as\ system\ clock\ or\ not\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00465}00465\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00466}00466\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00467}00467\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\_PLL\_ON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00468}00468\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00469}00469\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00470}00470\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{IS\_RCC\_PLLSOURCE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00471}00471\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{IS\_RCC\_PLLM\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00472}00472\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{IS\_RCC\_PLLN\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00473}00473\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{IS\_RCC\_PLLP\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00474}00474\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{IS\_RCC\_PLLQ\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00475}00475\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00476}00476\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00477}00477\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\_\_HAL\_RCC\_PLL\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00478}00478\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00479}00479\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00480}00480\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00481}00481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00482}00482\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00483}00483\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00484}00484\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00485}00485\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00486}00486\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00487}00487\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00488}00488\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00489}00489\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00490}00490\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00491}00491\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ main\ PLL\ clock\ source,\ multiplication\ and\ division\ factors.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00492}00492\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00493}00493\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00494}00494\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00495}00495\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ 1U)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00496}00496\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00497}00497\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00498}00498\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\_\_HAL\_RCC\_PLL\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00499}00499\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00500}00500\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00501}00501\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00502}00502\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00503}00503\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00504}00504\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00505}00505\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00506}00506\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00507}00507\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00508}00508\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00509}00509\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00510}00510\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00511}00511\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00512}00512\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00513}00513\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00514}00514\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00515}00515\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\_\_HAL\_RCC\_PLL\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00517}00517\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00518}00518\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00520}00520\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00521}00521\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ !=\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00522}00522\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00523}00523\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c_ex___bit_address___alias_region_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00524}00524\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00525}00525\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00526}00526\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00527}00527\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00528}00528\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00529}00529\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00530}00530\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00531}00531\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00532}00532\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ there\ is\ a\ request\ to\ disable\ the\ PLL\ used\ as\ System\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00533}00533\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00534}00534\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00535}00535\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00536}00536\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00537}00537\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00538}00538\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00539}00539\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Do\ not\ return\ HAL\_ERROR\ if\ request\ repeats\ the\ current\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00540}00540\ \ \ \ \ \ \ \ \ pll\_config\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00541}00541\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00542}00542\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00543}00543\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ !=\ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00544}00544\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00545}00545\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00546}00546\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ !=\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ 1U)\ -\/\ 1U))\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00547}00547\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}}))\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00548}00548\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.PLLR\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00549}00549\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00550}00550\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00551}00551\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}})\ !=\ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00552}00552\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00553}00553\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}})\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00554}00554\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ !=\ (((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ >>\ 1U)\ -\/\ 1U))\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00555}00555\ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(pll\_config,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}})))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00556}00556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00557}00557\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00558}00558\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00559}00559\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00560}00560\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00561}00561\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00562}00562\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00563}00563\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00564}00564\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00565}00565\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00591}00591\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gadb770505476995fc13c2ca7290d9c484}{HAL\_RCC\_ClockConfig}}(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ \ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00592}00592\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00593}00593\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00594}00594\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00595}00595\ \ \ \textcolor{comment}{/*\ Check\ Null\ pointer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00596}00596\ \ \ \textcolor{keywordflow}{if}\ (RCC\_ClkInitStruct\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00597}00597\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00598}00598\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00599}00599\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00600}00600\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00601}00601\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00602}00602\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaedf7abbab300ed340b88d5f665910707}{IS\_RCC\_CLOCKTYPE}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00603}00603\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FLASH\_LATENCY(FLatency));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00604}00604\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00605}00605\ \ \ \textcolor{comment}{/*\ To\ correctly\ read\ data\ from\ FLASH\ memory,\ the\ number\ of\ wait\ states\ (LATENCY)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00606}00606\ \textcolor{comment}{\ \ \ \ must\ be\ correctly\ programmed\ according\ to\ the\ frequency\ of\ the\ CPU\ clock}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00607}00607\ \textcolor{comment}{\ \ \ \ (HCLK)\ and\ the\ supply\ voltage\ of\ the\ device.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00609}00609\ \ \ \textcolor{comment}{/*\ Increasing\ the\ number\ of\ wait\ states\ because\ of\ higher\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00610}00610\ \ \ \textcolor{keywordflow}{if}\ (FLatency\ >\ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}())}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00611}00611\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00612}00612\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00613}00613\ \ \ \ \ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\_\_HAL\_FLASH\_SET\_LATENCY}}(FLatency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00614}00614\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00615}00615\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00616}00616\ \textcolor{comment}{\ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00617}00617\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}()\ !=\ FLatency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00618}00618\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00619}00619\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00620}00620\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00621}00621\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00622}00622\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00623}00623\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HCLK\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00624}00624\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00625}00625\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00626}00626\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ highest\ APBx\ dividers\ in\ order\ to\ ensure\ that\ we\ do\ not\ go\ through}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00627}00627\ \textcolor{comment}{\ \ \ \ \ \ \ a\ non-\/spec\ phase\ whatever\ we\ decrease\ or\ increase\ HCLK.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00628}00628\ \ \ \ \ \textcolor{keywordflow}{if}\ (((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00629}00629\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00630}00630\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\_HCLK\_DIV16}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00631}00631\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00632}00632\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00633}00633\ \ \ \ \ \textcolor{keywordflow}{if}\ (((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00634}00634\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00635}00635\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ (\mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\_HCLK\_DIV16}}\ <<\ 3));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00636}00636\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00637}00637\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00638}00638\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\_RCC\_HCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00639}00639\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00640}00640\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00642}00642\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SYSCLK\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00643}00643\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\_CLOCKTYPE\_SYSCLK}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\_CLOCKTYPE\_SYSCLK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00644}00644\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00645}00645\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{IS\_RCC\_SYSCLKSOURCE}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00646}00646\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00647}00647\ \ \ \ \ \textcolor{comment}{/*\ HSE\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00648}00648\ \ \ \ \ \textcolor{keywordflow}{if}\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{RCC\_SYSCLKSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00649}00649\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00650}00650\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSE\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00651}00651\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00652}00652\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00653}00653\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00654}00654\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00655}00655\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00656}00656\ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00657}00657\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{RCC\_SYSCLKSOURCE\_PLLCLK}})\ \ \ ||}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00658}00658\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___source_ga1fa5dbd16ee193b62cfc42418a62f48d}{RCC\_SYSCLKSOURCE\_PLLRCLK}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00659}00659\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00660}00660\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLL\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00661}00661\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00662}00662\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00663}00663\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00664}00664\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00665}00665\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00666}00666\ \ \ \ \ \textcolor{comment}{/*\ HSI\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00667}00667\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00668}00668\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00669}00669\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSI\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00670}00670\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00671}00671\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00672}00672\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00673}00673\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00674}00674\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00675}00675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00676}00676\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___get___clock__source_ga32f72b8c5b7e97b415867c57f9fafed6}{\_\_HAL\_RCC\_SYSCLK\_CONFIG}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00677}00677\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00678}00678\ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00679}00679\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00681}00681\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ !=\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\_CFGR\_SWS\_Pos}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00682}00682\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00683}00683\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_gab3caadc0f23d394d1033aba55d31fcdc}{CLOCKSWITCH\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00684}00684\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00685}00685\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00686}00686\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00687}00687\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00688}00688\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00690}00690\ \ \ \textcolor{comment}{/*\ Decreasing\ the\ number\ of\ wait\ states\ because\ of\ lower\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00691}00691\ \ \ \textcolor{keywordflow}{if}\ (FLatency\ <\ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}())}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00692}00692\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00693}00693\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00694}00694\ \ \ \ \ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\_\_HAL\_FLASH\_SET\_LATENCY}}(FLatency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00695}00695\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00696}00696\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00697}00697\ \textcolor{comment}{\ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00698}00698\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}()\ !=\ FLatency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00699}00699\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00700}00700\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00701}00701\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00702}00702\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00703}00703\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00704}00704\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PCLK1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00705}00705\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00706}00706\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00707}00707\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gab70f1257ea47c1da4def8e351af4d9f2}{IS\_RCC\_PCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00708}00708\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00709}00709\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00710}00710\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00711}00711\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PCLK2\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00712}00712\ \ \ \textcolor{keywordflow}{if}\ (((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00713}00713\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00714}00714\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gab70f1257ea47c1da4def8e351af4d9f2}{IS\_RCC\_PCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00715}00715\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ ((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}})\ <<\ 3U));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00716}00716\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00718}00718\ \ \ \textcolor{comment}{/*\ Update\ the\ SystemCoreClock\ global\ variable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00719}00719\ \ \ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\_CFGR\_HPRE\_Pos}}];}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00721}00721\ \ \ \textcolor{comment}{/*\ Configure\ the\ source\ of\ time\ base\ considering\ new\ system\ clocks\ settings\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00722}00722\ \ \ \mbox{\hyperlink{stm32f4xx__hal__timebase__tim_8c_ga879cdb21ef051eb81ec51c18147397d5}{HAL\_InitTick}}(\mbox{\hyperlink{group___h_a_l___exported___variables_ga3000c5e83924ed2debb1849c738d4be2}{uwTickPrio}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00723}00723\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00724}00724\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00725}00725\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00726}00726\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00730}00730\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00775}00775\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00776}00776\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00777}00777\ \ \ \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\_InitTypeDef}}\ GPIO\_InitStruct;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00778}00778\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00779}00779\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaac2d2f9b0c3e2f4fbe2131d779080964}{IS\_RCC\_MCO}}(RCC\_MCOx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00780}00780\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{IS\_RCC\_MCODIV}}(RCC\_MCODiv));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00781}00781\ \ \ \textcolor{comment}{/*\ RCC\_MCO1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00782}00782\ \ \ \textcolor{keywordflow}{if}\ (RCC\_MCOx\ ==\ \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\_MCO1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00783}00783\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00784}00784\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{IS\_RCC\_MCO1SOURCE}}(RCC\_MCOSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00786}00786\ \ \ \ \ \textcolor{comment}{/*\ MCO1\ Clock\ Enable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00787}00787\ \ \ \ \ \_\_MCO1\_CLK\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00789}00789\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ MCO1\ pin\ in\ alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00790}00790\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a871d0ab74071724e96b7cc9ae2a7532b}{Pin}}\ =\ MCO1\_PIN;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00791}00791\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ =\ \mbox{\hyperlink{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{GPIO\_MODE\_AF\_PP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00792}00792\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_ad04b2041f59d32492ec36a891418f3fd}{Speed}}\ =\ \mbox{\hyperlink{group___g_p_i_o__speed__define_ga1944cf10e2ab172810d38b681d40b771}{GPIO\_SPEED\_FREQ\_VERY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00793}00793\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a6cdde08eb507b710f8179a4326548e26}{Pull}}\ =\ \mbox{\hyperlink{group___g_p_i_o__pull__define_ga5c2862579882c1cc64e36d38fbd07a4c}{GPIO\_NOPULL}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00794}00794\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a9a352764836bb14ec56a94f77697b52d}{Alternate}}\ =\ GPIO\_AF0\_MCO;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00795}00795\ \ \ \ \ \mbox{\hyperlink{group___g_p_i_o___exported___functions___group1_ga41bda93b6dd639e4905fdb1454eff98e}{HAL\_GPIO\_Init}}(MCO1\_GPIO\_PORT,\ \&GPIO\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00796}00796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00797}00797\ \ \ \ \ \textcolor{comment}{/*\ Mask\ MCO1\ and\ MCO1PRE[2:0]\ bits\ then\ Select\ MCO1\ clock\ source\ and\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00798}00798\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\_CFGR\_MCO1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\_CFGR\_MCO1PRE}}),\ (RCC\_MCOSource\ |\ RCC\_MCODiv));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00799}00799\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00800}00800\ \ \ \ \ \textcolor{comment}{/*\ This\ RCC\ MCO1\ enable\ feature\ is\ available\ only\ on\ STM32F410xx\ devices\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00801}00801\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO1EN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00802}00802\ \ \ \ \ \_\_HAL\_RCC\_MCO1\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00803}00803\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00804}00804\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00805}00805\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00806}00806\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00807}00807\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00808}00808\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_MCO2SOURCE(RCC\_MCOSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00809}00809\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00810}00810\ \ \ \ \ \textcolor{comment}{/*\ MCO2\ Clock\ Enable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00811}00811\ \ \ \ \ \_\_MCO2\_CLK\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00812}00812\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00813}00813\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ MCO2\ pin\ in\ alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00814}00814\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a871d0ab74071724e96b7cc9ae2a7532b}{Pin}}\ =\ MCO2\_PIN;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00815}00815\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ =\ \mbox{\hyperlink{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{GPIO\_MODE\_AF\_PP}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00816}00816\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_ad04b2041f59d32492ec36a891418f3fd}{Speed}}\ =\ \mbox{\hyperlink{group___g_p_i_o__speed__define_ga1944cf10e2ab172810d38b681d40b771}{GPIO\_SPEED\_FREQ\_VERY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00817}00817\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a6cdde08eb507b710f8179a4326548e26}{Pull}}\ =\ \mbox{\hyperlink{group___g_p_i_o__pull__define_ga5c2862579882c1cc64e36d38fbd07a4c}{GPIO\_NOPULL}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00818}00818\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a9a352764836bb14ec56a94f77697b52d}{Alternate}}\ =\ GPIO\_AF0\_MCO;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00819}00819\ \ \ \ \ \mbox{\hyperlink{group___g_p_i_o___exported___functions___group1_ga41bda93b6dd639e4905fdb1454eff98e}{HAL\_GPIO\_Init}}(MCO2\_GPIO\_PORT,\ \&GPIO\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00820}00820\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00821}00821\ \ \ \ \ \textcolor{comment}{/*\ Mask\ MCO2\ and\ MCO2PRE[2:0]\ bits\ then\ Select\ MCO2\ clock\ source\ and\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00822}00822\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\_CFGR\_MCO2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\_CFGR\_MCO2PRE}}),\ (RCC\_MCOSource\ |\ (RCC\_MCODiv\ <<\ 3U)));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00823}00823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00824}00824\ \ \ \ \ \textcolor{comment}{/*\ This\ RCC\ MCO2\ enable\ feature\ is\ available\ only\ on\ STM32F410Rx\ devices\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00825}00825\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2EN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00826}00826\ \ \ \ \ \_\_HAL\_RCC\_MCO2\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00827}00827\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00828}00828\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00829}00829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00830}00830\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00831}00831\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00841}00841\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00842}00842\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00843}00843\ \ \ *(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga37c353c62ad303e661e99f20dcc6d1f0}{RCC\_CR\_CSSON\_BB}}\ =\ (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{ENABLE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00844}00844\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00845}00845\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00850}00850\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\_RCC\_DisableCSS}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00851}00851\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00852}00852\ \ \ *(\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)\ \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga37c353c62ad303e661e99f20dcc6d1f0}{RCC\_CR\_CSSON\_BB}}\ =\ (uint32\_t)\mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{DISABLE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00853}00853\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00854}00854\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00885}00885\ \_\_weak\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00886}00886\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00887}00887\ \ \ uint32\_t\ pllm\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00888}00888\ \ \ uint32\_t\ pllvco\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00889}00889\ \ \ uint32\_t\ pllp\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00890}00890\ \ \ uint32\_t\ sysclockfreq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00891}00891\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00892}00892\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00893}00893\ \ \ \textcolor{keywordflow}{switch}\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00894}00894\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00895}00895\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00896}00896\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00897}00897\ \ \ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00898}00898\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00899}00899\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00900}00900\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00901}00901\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00902}00902\ \ \ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00903}00903\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00904}00904\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00905}00905\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\_CFGR\_SWS\_PLL}}:\ \ \textcolor{comment}{/*\ PLL\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00906}00906\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00907}00907\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ /\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00908}00908\ \textcolor{comment}{\ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00909}00909\ \ \ \ \ \ \ pllm\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00910}00910\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___get___clock__source_ga3ea1390f8124e2b3b8d53e95541d6e53}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}()\ !=\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00911}00911\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00912}00912\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00913}00913\ \ \ \ \ \ \ \ \ pllvco\ =\ (uint32\_t)((((uint64\_t)\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ *\ ((uint64\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}))))\ /\ (uint64\_t)pllm);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00914}00914\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00915}00915\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00916}00916\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00917}00917\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00918}00918\ \ \ \ \ \ \ \ \ pllvco\ =\ (uint32\_t)((((uint64\_t)\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ *\ ((uint64\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}}))))\ /\ (uint64\_t)pllm);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00919}00919\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00920}00920\ \ \ \ \ \ \ pllp\ =\ ((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}})\ +\ 1U)\ *\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00922}00922\ \ \ \ \ \ \ sysclockfreq\ =\ pllvco\ /\ pllp;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00923}00923\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00924}00924\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00925}00925\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00926}00926\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00927}00927\ \ \ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00928}00928\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00929}00929\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00930}00930\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00931}00931\ \ \ \textcolor{keywordflow}{return}\ sysclockfreq;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00932}00932\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00933}00933\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00943}00943\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00944}00944\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00945}00945\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00946}00946\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00947}00947\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00954}00954\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00955}00955\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00956}00956\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00957}00957\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{APBPrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\_CFGR\_PPRE1\_Pos}}]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00958}00958\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00959}00959\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00966}00966\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00967}00967\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00968}00968\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ PCLK2\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00969}00969\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ \mbox{\hyperlink{group___s_t_m32_f4xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{APBPrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\_CFGR\_PPRE2\_Pos}}]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00970}00970\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00971}00971\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00979}00979\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00980}00980\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00981}00981\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ Oscillator\ type\ parameter\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00982}00982\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}}\ =\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00983}00983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00984}00984\ \ \ \textcolor{comment}{/*\ Get\ the\ HSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00985}00985\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00986}00986\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00987}00987\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\_HSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00988}00988\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00989}00989\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00990}00990\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00991}00991\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\_HSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00992}00992\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00993}00993\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00994}00994\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00995}00995\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00996}00996\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00997}00997\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00998}00998\ \ \ \textcolor{comment}{/*\ Get\ the\ HSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l00999}00999\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01000}01000\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01001}01001\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\_HSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01002}01002\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01003}01003\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01004}01004\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01005}01005\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01006}01006\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01007}01007\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01008}01008\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\_CR\_HSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\_CR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01009}01009\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01010}01010\ \ \ \textcolor{comment}{/*\ Get\ the\ LSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01011}01011\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01012}01012\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01013}01013\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\_LSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01014}01014\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01015}01015\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01016}01016\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01017}01017\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\_LSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01018}01018\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01019}01019\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01020}01020\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01021}01021\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01022}01022\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01023}01023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01024}01024\ \ \ \textcolor{comment}{/*\ Get\ the\ LSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01025}01025\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01026}01026\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01027}01027\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\_LSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01028}01028\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01029}01029\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01030}01030\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01031}01031\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\_LSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01032}01032\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01034}01034\ \ \ \textcolor{comment}{/*\ Get\ the\ PLL\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01035}01035\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01036}01036\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01037}01037\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}\ =\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\_PLL\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01038}01038\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01039}01039\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01040}01040\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01041}01041\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}\ =\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01042}01042\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01043}01043\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01044}01044\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01045}01045\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01046}01046\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ =\ (uint32\_t)((((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}})\ +\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\_PLLCFGR\_PLLP\_0}})\ <<\ 1U)\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\_PLLCFGR\_PLLP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01047}01047\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\_PLLCFGR\_PLLQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01048}01048\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01049}01049\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01058}01058\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ \ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01059}01059\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01060}01060\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ Clock\ type\ parameter\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01061}01061\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}}\ =\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\_CLOCKTYPE\_SYSCLK}}\ |\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}}\ |\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}}\ |\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01062}01062\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01063}01063\ \ \ \textcolor{comment}{/*\ Get\ the\ SYSCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01064}01064\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01065}01065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01066}01066\ \ \ \textcolor{comment}{/*\ Get\ the\ HCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01067}01067\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01068}01068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01069}01069\ \ \ \textcolor{comment}{/*\ Get\ the\ APB1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01070}01070\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01072}01072\ \ \ \textcolor{comment}{/*\ Get\ the\ APB2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01073}01073\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}})\ >>\ 3U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01074}01074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01075}01075\ \ \ \textcolor{comment}{/*\ Get\ the\ Flash\ Wait\ State\ (Latency)\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01076}01076\ \ \ *pFLatency\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/>ACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01077}01077\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01078}01078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01084}01084\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01085}01085\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01086}01086\ \ \ \textcolor{comment}{/*\ Check\ RCC\ CSSF\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01087}01087\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\_\_HAL\_RCC\_GET\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\_IT\_CSS}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01088}01088\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01089}01089\ \ \ \ \ \textcolor{comment}{/*\ RCC\ Clock\ Security\ System\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01090}01090\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01091}01091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01092}01092\ \ \ \ \ \textcolor{comment}{/*\ Clear\ RCC\ CSS\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01093}01093\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\_\_HAL\_RCC\_CLEAR\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\_IT\_CSS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01094}01094\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01095}01095\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01096}01096\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01101}01101\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01102}01102\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01103}01103\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01104}01104\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_RCC\_CSSCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01105}01105\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01106}01106\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01107}01107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01115}01115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01116}01116\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_RCC\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01120}01120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__rcc_8c_source_l01124}01124\ }

\end{DoxyCode}
