Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 18:46:40 2020
| Host         : LAPTOP-TEK82PBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 185 register/latch pins with no clock driven by root clock pin: U3/clk_25M_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 373 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.392        0.000                      0                  576        0.156        0.000                      0                  576        4.500        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  rgb/U0/SerialClk  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.392        0.000                      0                  576        0.156        0.000                      0                  576        4.500        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.702ns (31.901%)  route 3.633ns (68.099%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.626     9.764    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.124     9.888 r  U2/snake_y[0][9]_i_1/O
                         net (fo=10, routed)          0.592    10.480    U2/snake_y[0][9]_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  U2/snake_y_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.516    14.854    U2/clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  U2/snake_y_reg[0][0]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y41          FDCE (Setup_fdce_C_CE)      -0.205    14.873    U2/snake_y_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.702ns (32.445%)  route 3.544ns (67.555%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.626     9.764    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.124     9.888 r  U2/snake_y[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.391    U2/snake_y[0][9]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  U2/snake_y_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.518    14.856    U2/clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  U2/snake_y_reg[0][5]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.911    U2/snake_y_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.702ns (32.445%)  route 3.544ns (67.555%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.626     9.764    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.124     9.888 r  U2/snake_y[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.391    U2/snake_y[0][9]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  U2/snake_y_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.518    14.856    U2/clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  U2/snake_y_reg[0][6]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.911    U2/snake_y_reg[0][6]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[0][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.702ns (32.445%)  route 3.544ns (67.555%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.626     9.764    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.124     9.888 r  U2/snake_y[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.391    U2/snake_y[0][9]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  U2/snake_y_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.518    14.856    U2/clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  U2/snake_y_reg[0][7]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y42          FDCE (Setup_fdce_C_CE)      -0.169    14.911    U2/snake_y_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[0][8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.702ns (32.445%)  route 3.544ns (67.555%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.626     9.764    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.124     9.888 r  U2/snake_y[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.391    U2/snake_y[0][9]_i_1_n_0
    SLICE_X2Y42          FDPE                                         r  U2/snake_y_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.518    14.856    U2/clk_IBUF_BUFG
    SLICE_X2Y42          FDPE                                         r  U2/snake_y_reg[0][8]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y42          FDPE (Setup_fdpe_C_CE)      -0.169    14.911    U2/snake_y_reg[0][8]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 U2/snake_y_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/dead_it_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.440ns (26.618%)  route 3.970ns (73.382%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.638     5.155    U2/clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  U2/snake_y_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  U2/snake_y_reg[0][3]/Q
                         net (fo=19, routed)          2.137     7.810    U2/Q[3]
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.934 r  U2/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     7.934    U2/i__carry_i_3__10_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  U2/dead_it2_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           1.418     9.901    U2/dead_it210_out
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124    10.025 r  U2/dead_it_i_3/O
                         net (fo=1, routed)           0.415    10.441    U2/dead_it_i_3_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I1_O)        0.124    10.565 r  U2/dead_it_i_1/O
                         net (fo=1, routed)           0.000    10.565    U2/dead_it_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  U2/dead_it_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.516    14.854    U2/clk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  U2/dead_it_reg/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.077    15.155    U2/dead_it_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.702ns (33.483%)  route 3.381ns (66.517%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.464     9.601    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  U2/snake_x[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.228    U2/snake_x[0][9]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  U2/snake_x_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.852    U2/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  U2/snake_x_reg[0][1]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.871    U2/snake_x_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.702ns (33.483%)  route 3.381ns (66.517%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.464     9.601    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  U2/snake_x[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.228    U2/snake_x[0][9]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  U2/snake_x_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.852    U2/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  U2/snake_x_reg[0][2]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.871    U2/snake_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.702ns (33.483%)  route 3.381ns (66.517%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.464     9.601    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  U2/snake_x[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.228    U2/snake_x[0][9]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  U2/snake_x_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.852    U2/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  U2/snake_x_reg[0][3]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y35          FDCE (Setup_fdce_C_CE)      -0.205    14.871    U2/snake_x_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 U2/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[0][4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.702ns (33.483%)  route 3.381ns (66.517%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.628     5.145    U2/clk_IBUF_BUFG
    SLICE_X10Y34         FDCE                                         r  U2/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U2/count_reg[28]/Q
                         net (fo=4, routed)           1.019     6.642    U2/count_reg_n_0_[28]
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.323     6.965 f  U2/snake_y[0][9]_i_22/O
                         net (fo=1, routed)           0.599     7.564    U2/snake_y[0][9]_i_22_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I4_O)        0.321     7.885 f  U2/snake_y[0][9]_i_17/O
                         net (fo=1, routed)           0.358     8.243    U2/snake_y[0][9]_i_17_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.332     8.575 f  U2/snake_y[0][9]_i_9/O
                         net (fo=1, routed)           0.439     9.014    U2/snake_y[0][9]_i_9_n_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.124     9.138 r  U2/snake_y[0][9]_i_4/O
                         net (fo=2, routed)           0.464     9.601    U2/snake_y[0][9]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124     9.725 r  U2/snake_x[0][9]_i_1/O
                         net (fo=10, routed)          0.503    10.228    U2/snake_x[0][9]_i_1_n_0
    SLICE_X3Y35          FDPE                                         r  U2/snake_x_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.514    14.852    U2/clk_IBUF_BUFG
    SLICE_X3Y35          FDPE                                         r  U2/snake_x_reg[0][4]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X3Y35          FDPE (Setup_fdpe_C_CE)      -0.205    14.871    U2/snake_x_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  4.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U2/snake_x_reg[10][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[11][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.418    U2/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  U2/snake_x_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  U2/snake_x_reg[10][9]/Q
                         net (fo=3, routed)           0.130     1.689    U2/snake_x_reg[10]_20[9]
    SLICE_X9Y39          FDCE                                         r  U2/snake_x_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.933    U2/clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  U2/snake_x_reg[11][9]/C
                         clock pessimism             -0.478     1.455    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.078     1.533    U2/snake_x_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U2/snake_y_reg[2][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.741%)  route 0.126ns (47.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.570     1.425    U2/clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  U2/snake_y_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.566 r  U2/snake_y_reg[2][9]/Q
                         net (fo=3, routed)           0.126     1.692    U2/snake_y_reg[2]_1[9]
    SLICE_X4Y44          FDCE                                         r  U2/snake_y_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.838     1.937    U2/clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  U2/snake_y_reg[3][9]/C
                         clock pessimism             -0.478     1.459    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.076     1.535    U2/snake_y_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U2/snake_x_reg[10][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[11][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.610%)  route 0.132ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.418    U2/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U2/snake_x_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.141     1.559 r  U2/snake_x_reg[10][8]/Q
                         net (fo=3, routed)           0.132     1.691    U2/snake_x_reg[10]_20[8]
    SLICE_X9Y39          FDCE                                         r  U2/snake_x_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.834     1.933    U2/clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  U2/snake_x_reg[11][8]/C
                         clock pessimism             -0.478     1.455    
    SLICE_X9Y39          FDCE (Hold_fdce_C_D)         0.076     1.531    U2/snake_x_reg[11][8]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U2/snake_y_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.534%)  route 0.113ns (44.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.568     1.423    U2/clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  U2/snake_y_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     1.564 r  U2/snake_y_reg[3][3]/Q
                         net (fo=3, routed)           0.113     1.677    U2/snake_y_reg[3]_2[3]
    SLICE_X6Y45          FDCE                                         r  U2/snake_y_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.838     1.937    U2/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  U2/snake_y_reg[4][3]/C
                         clock pessimism             -0.498     1.439    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.076     1.515    U2/snake_y_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U2/snake_y_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.570     1.425    U2/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  U2/snake_y_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     1.566 r  U2/snake_y_reg[2][5]/Q
                         net (fo=3, routed)           0.128     1.695    U2/snake_y_reg[2]_1[5]
    SLICE_X4Y44          FDCE                                         r  U2/snake_y_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.838     1.937    U2/clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  U2/snake_y_reg[3][5]/C
                         clock pessimism             -0.478     1.459    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.071     1.530    U2/snake_y_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U2/snake_y_reg[2][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[3][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.992%)  route 0.115ns (45.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.568     1.423    U2/clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  U2/snake_y_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141     1.564 r  U2/snake_y_reg[2][8]/Q
                         net (fo=3, routed)           0.115     1.680    U2/snake_y_reg[2]_1[8]
    SLICE_X6Y45          FDCE                                         r  U2/snake_y_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.838     1.937    U2/clk_IBUF_BUFG
    SLICE_X6Y45          FDCE                                         r  U2/snake_y_reg[3][8]/C
                         clock pessimism             -0.498     1.439    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.075     1.514    U2/snake_y_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U2/snake_y_reg[8][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[9][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.814%)  route 0.121ns (46.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.566     1.421    U2/clk_IBUF_BUFG
    SLICE_X8Y45          FDCE                                         r  U2/snake_y_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.141     1.562 r  U2/snake_y_reg[8][8]/Q
                         net (fo=3, routed)           0.121     1.683    U2/snake_y_reg[8]_7[8]
    SLICE_X8Y43          FDCE                                         r  U2/snake_y_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.836     1.935    U2/clk_IBUF_BUFG
    SLICE_X8Y43          FDCE                                         r  U2/snake_y_reg[9][8]/C
                         clock pessimism             -0.498     1.437    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.078     1.515    U2/snake_y_reg[9][8]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U2/snake_x_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.575%)  route 0.122ns (46.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.562     1.417    U2/clk_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  U2/snake_x_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  U2/snake_x_reg[6][1]/Q
                         net (fo=3, routed)           0.122     1.680    U2/snake_x_reg[6]_16[1]
    SLICE_X10Y36         FDCE                                         r  U2/snake_x_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.831     1.930    U2/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  U2/snake_x_reg[7][1]/C
                         clock pessimism             -0.498     1.432    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.076     1.508    U2/snake_x_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U2/snake_x_reg[9][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_x_reg[10][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.563     1.418    U2/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  U2/snake_x_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.128     1.546 r  U2/snake_x_reg[9][6]/Q
                         net (fo=3, routed)           0.075     1.621    U2/snake_x_reg[9]_19[6]
    SLICE_X13Y39         FDCE                                         r  U2/snake_x_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.833     1.932    U2/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  U2/snake_x_reg[10][6]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.016     1.447    U2/snake_x_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U2/snake_y_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/snake_y_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.712%)  route 0.122ns (46.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.570     1.425    U2/clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  U2/snake_y_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.566 r  U2/snake_y_reg[1][2]/Q
                         net (fo=3, routed)           0.122     1.688    U2/snake_y_reg[1]_0[2]
    SLICE_X1Y44          FDCE                                         r  U2/snake_y_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.839     1.938    U2/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  U2/snake_y_reg[2][2]/C
                         clock pessimism             -0.497     1.441    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.070     1.511    U2/snake_y_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y41   U1/game_status_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y41   U1/next_status_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41   U1/status_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y40    U2/apple_refresh_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y35    U2/count_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    U2/count_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y34   U2/count_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y35    U2/count_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y35    U2/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    U2/count_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    U2/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   U2/dir_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    U2/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y33   U2/dir_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    U2/snake_y_reg[0][1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    U2/snake_y_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    U2/snake_y_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    U2/snake_y_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y32    U2/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    U2/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    U2/count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    U2/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    U2/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38    U2/snake_x_reg[1][8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38    U2/snake_x_reg[2][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    U2/snake_y_reg[2][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    U2/snake_y_reg[2][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    U2/snake_y_reg[2][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U2/snake_y_reg[2][8]/C



