Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr  4 19:18:45 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             312 |          120 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |             198 |           82 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | CPU/xm/dataA/loop1[0].my_dff/E[0]         |                  |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[25].my_dff/loop1[30].w1 | BTNU_IBUF        |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[25].my_dff/loop1[4].w1  | BTNU_IBUF        |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[25].my_dff/loop1[31].w1 | BTNU_IBUF        |               17 |             32 |         1.88 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[25].my_dff/loop1[27].w1 | BTNU_IBUF        |               15 |             32 |         2.13 |
| ~CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[30].my_dff/q_reg_1      | BTNU_IBUF        |               24 |             70 |         2.92 |
| ~CLK100MHZ_IBUF_BUFG |                                           | BTNU_IBUF        |              120 |            312 |         2.60 |
+----------------------+-------------------------------------------+------------------+------------------+----------------+--------------+


