Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,514
design__instance__area,6597.16
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00029021420050412416
power__switching__total,0.00011835227633127943
power__leakage__total,0.0000014339211702463217
power__total,0.0004100003861822188
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.30353739825222026
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2637143633664583
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.15166890395116173
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.408881495790201
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.151669
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,6.921632
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.34059420137159174
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26297095800814435
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7086607057310491
timing__setup__ws__corner:nom_slow_1p08V_125C,3.03424893798838
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.708661
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,3.034249
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3116801349675965
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2632454051475936
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3577618302870848
timing__setup__ws__corner:nom_typ_1p20V_25C,5.240054760642015
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.357762
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.459755
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.30353739825222026
clock__skew__worst_setup,0.26297095800814435
timing__hold__ws,0.15166890395116173
timing__setup__ws,3.03424893798838
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.151669
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.034249
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,514
design__instance__area__stdcell,6597.16
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.227948
design__instance__utilization__stdcell,0.227948
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,24
design__instance__area__class:buffer,174.182
design__instance__count__class:inverter,11
design__instance__area__class:inverter,59.8752
design__instance__count__class:sequential_cell,32
design__instance__area__class:sequential_cell,1509.58
design__instance__count__class:multi_input_combinational_cell,366
design__instance__area__class:multi_input_combinational_cell,4024.34
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,65
design__instance__area__class:timing_repair_buffer,742.09
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10327.3
design__violations,0
design__instance__count__class:clock_inverter,16
design__instance__area__class:clock_inverter,87.0912
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,21
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,565
route__net__special,2
route__drc_errors__iter:0,222
route__wirelength__iter:0,11028
route__drc_errors__iter:1,103
route__wirelength__iter:1,10877
route__drc_errors__iter:2,123
route__wirelength__iter:2,10931
route__drc_errors__iter:3,25
route__wirelength__iter:3,10873
route__drc_errors__iter:4,0
route__wirelength__iter:4,10875
route__drc_errors,0
route__wirelength,10875
route__vias,3066
route__vias__singlecut,3066
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,425.78
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,33
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,33
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,33
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000253146
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000276906
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000040249
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000276906
design_powergrid__voltage__worst,0.0000276906
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000276906
design_powergrid__drop__worst__net:VPWR,0.0000253146
design_powergrid__voltage__worst__net:VGND,0.0000276906
design_powergrid__drop__worst__net:VGND,0.0000276906
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000046700000000000001804264203320027348809162504039704799652099609375
ir__drop__worst,0.0000252999999999999983257316371609846328283310867846012115478515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
