{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1476350765712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1476350765712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 22:26:05 2016 " "Processing started: Thu Oct 13 22:26:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1476350765712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1476350765712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCalculator -c SimpleCalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCalculator -c SimpleCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1476350765712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1476350766392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file simplecalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleCalculator " "Found entity 1: SimpleCalculator" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "D:/RESET1/SimpleCalculator1/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadreader.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadreader.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeypadReader " "Found entity 1: KeypadReader" {  } { { "KeypadReader.v" "" { Text "D:/RESET1/SimpleCalculator1/KeypadReader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Debounce.v(16) " "Verilog HDL information at Debounce.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Debounce.v" "" { Text "D:/RESET1/SimpleCalculator1/Debounce.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1476350766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "D:/RESET1/SimpleCalculator1/Debounce.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_8to4_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file button_8to4_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button_8To4_Converter " "Found entity 1: Button_8To4_Converter" {  } { { "Button_8To4_Converter.v" "" { Text "D:/RESET1/SimpleCalculator1/Button_8To4_Converter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "SevenSegmentDisplay.v" "" { Text "D:/RESET1/SimpleCalculator1/SevenSegmentDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/RESET1/SimpleCalculator1/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "D:/RESET1/SimpleCalculator1/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_lighting.v 1 1 " "Found 1 design units, including 1 entities, in source file led_lighting.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Lighting " "Found entity 1: LED_Lighting" {  } { { "LED_Lighting.v" "" { Text "D:/RESET1/SimpleCalculator1/LED_Lighting.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttontype.v 1 1 " "Found 1 design units, including 1 entities, in source file buttontype.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonType " "Found entity 1: ButtonType" {  } { { "ButtonType.v" "" { Text "D:/RESET1/SimpleCalculator1/ButtonType.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.v" "" { Text "D:/RESET1/SimpleCalculator1/FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bit_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register5bit_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register5Bit_B " "Found entity 1: Register5Bit_B" {  } { { "Register5Bit_B.v" "" { Text "D:/RESET1/SimpleCalculator1/Register5Bit_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bit_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register5bit_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register5Bit_A " "Found entity 1: Register5Bit_A" {  } { { "Register5Bit_A.v" "" { Text "D:/RESET1/SimpleCalculator1/Register5Bit_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bit_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file register5bit_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register5Bit_Oper " "Found entity 1: Register5Bit_Oper" {  } { { "Register5Bit_Oper.v" "" { Text "D:/RESET1/SimpleCalculator1/Register5Bit_Oper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_Binary " "Found entity 1: BCD_to_Binary" {  } { { "BCD_to_Binary.v" "" { Text "D:/RESET1/SimpleCalculator1/BCD_to_Binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1476350766472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1476350766472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock500 SimpleCalculator.v(20) " "Verilog HDL Implicit Net warning at SimpleCalculator.v(20): created implicit net for \"clock500\"" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1476350766472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cntrlLoadNum2 SimpleCalculator.v(24) " "Verilog HDL Implicit Net warning at SimpleCalculator.v(24): created implicit net for \"cntrlLoadNum2\"" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(20) " "Verilog HDL Instantiation warning at SimpleCalculator.v(20): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FSM.v(38) " "Verilog HDL Instantiation warning at FSM.v(38): instance has no name" {  } { { "FSM.v" "" { Text "D:/RESET1/SimpleCalculator1/FSM.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(24) " "Verilog HDL Instantiation warning at SimpleCalculator.v(24): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "finalNUMBERone DataPath.v(1) " "Verilog HDL Module Declaration error at DataPath.v(1): port \"finalNUMBERone\" is not declared as port" {  } { { "DataPath.v" "" { Text "D:/RESET1/SimpleCalculator1/DataPath.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "" 0 -1 1476350766472 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "finalNUMBERtwo DataPath.v(14) " "Verilog HDL Module Declaration error at DataPath.v(14): top module port \"finalNUMBERtwo\" is not found in the port list" {  } { { "DataPath.v" "" { Text "D:/RESET1/SimpleCalculator1/DataPath.v" 14 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadReader.v(34) " "Verilog HDL Instantiation warning at KeypadReader.v(34): instance has no name" {  } { { "KeypadReader.v" "" { Text "D:/RESET1/SimpleCalculator1/KeypadReader.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadReader.v(36) " "Verilog HDL Instantiation warning at KeypadReader.v(36): instance has no name" {  } { { "KeypadReader.v" "" { Text "D:/RESET1/SimpleCalculator1/KeypadReader.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DataPath.v(139) " "Verilog HDL Instantiation warning at DataPath.v(139): instance has no name" {  } { { "DataPath.v" "" { Text "D:/RESET1/SimpleCalculator1/DataPath.v" 139 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DataPath.v(155) " "Verilog HDL Instantiation warning at DataPath.v(155): instance has no name" {  } { { "DataPath.v" "" { Text "D:/RESET1/SimpleCalculator1/DataPath.v" 155 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(28) " "Verilog HDL Instantiation warning at SimpleCalculator.v(28): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(33) " "Verilog HDL Instantiation warning at SimpleCalculator.v(33): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(43) " "Verilog HDL Instantiation warning at SimpleCalculator.v(43): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(44) " "Verilog HDL Instantiation warning at SimpleCalculator.v(44): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(45) " "Verilog HDL Instantiation warning at SimpleCalculator.v(45): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(46) " "Verilog HDL Instantiation warning at SimpleCalculator.v(46): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(47) " "Verilog HDL Instantiation warning at SimpleCalculator.v(47): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(48) " "Verilog HDL Instantiation warning at SimpleCalculator.v(48): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(49) " "Verilog HDL Instantiation warning at SimpleCalculator.v(49): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimpleCalculator.v(50) " "Verilog HDL Instantiation warning at SimpleCalculator.v(50): instance has no name" {  } { { "SimpleCalculator.v" "" { Text "D:/RESET1/SimpleCalculator1/SimpleCalculator.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1476350766472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RESET1/SimpleCalculator1/SimpleCalculator.map.smsg " "Generated suppressed messages file D:/RESET1/SimpleCalculator1/SimpleCalculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1476350766502 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1476350766592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 13 22:26:06 2016 " "Processing ended: Thu Oct 13 22:26:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1476350766592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1476350766592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1476350766592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1476350766592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1476350767262 ""}
