<?xml version="1.0" encoding="utf-8"?>
<IP NAME="RCC">
  <COMMON>
    <LITERALS>
      <!-- ################ RCC Structures ################ -->
      <LITERAL>
        <SPL>RCC_ClocksTypeDef</SPL>
        <LL>LL_RCC_ClocksTypeDef</LL>
      </LITERAL>
      <!-- ######################################################### -->	
      <LITERAL>
           <SPL>RCC_IT_CSS</SPL>
           <LL>LL_RCC_CIR_CSSC</LL>
         </LITERAL>	  
      <LITERAL>
        <SPL>RCC_SYSCLKSource_HSI</SPL>
        <LL>LL_RCC_SYS_CLKSOURCE_HSI</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLKSource_HSE</SPL>
        <LL>LL_RCC_SYS_CLKSOURCE_HSE</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLKSource_PLLCLK</SPL>
        <LL>LL_RCC_SYS_CLKSOURCE_PLL</LL>
      </LITERAL>		   
      <LITERAL>
        <SPL>RCC_MCO_NoClock</SPL>
        <LL>LL_RCC_MCO1SOURCE_NOCLOCK</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_SYSCLK</SPL>
        <LL>LL_RCC_MCO1SOURCE_SYSCLK</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_HSI</SPL>
        <LL>LL_RCC_MCO1SOURCE_HSI</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_HSE</SPL>
        <LL>LL_RCC_MCO1SOURCE_HSE</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_MCO_PLLCLK_Div2</SPL>
        <LL>LL_RCC_MCO1SOURCE_PLLCLK_DIV_2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_PLL2CLK</SPL>
        <LL>LL_RCC_MCO1SOURCE_PLL2CLK</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_PLL3CLK_Div2</SPL>
        <LL>LL_RCC_MCO1SOURCE_PLLI2SCLK_DIV2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_XT1</SPL>
        <LL>LL_RCC_MCO1SOURCE_EXT_HSE</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_MCO_PLL3CLK</SPL>
        <LL>LL_RCC_MCO1SOURCE_PLLI2SCLK</LL>
      </LITERAL>	
	  <LITERAL>
        <SPL>RCC_PREDIV1_Source_HSE</SPL>
        <LL>LL_RCC_PLLSOURCE_HSE</LL>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_PREDIV1_Source_PLL2</SPL>
        <LL>LL_RCC_PLLSOURCE_PLL2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div1</SPL>
        <LL>LL_RCC_PREDIV_DIV_1</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div2</SPL>
        <LL>LL_RCC_PREDIV_DIV_2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div3</SPL>
        <LL>LL_RCC_PREDIV_DIV_3</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div4</SPL>
        <LL>LL_RCC_PREDIV_DIV_4</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div5</SPL>
        <LL>LL_RCC_PREDIV_DIV_5</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div6</SPL>
        <LL>LL_RCC_PREDIV_DIV_6</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div7</SPL>
        <LL>LL_RCC_PREDIV_DIV_7</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div8</SPL>
        <LL>LL_RCC_PREDIV_DIV_8</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div9</SPL>
        <LL>LL_RCC_PREDIV_DIV_9</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_PREDIV1_Div10</SPL>
        <LL>LL_RCC_PREDIV_DIV_10</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_PREDIV1_Div11</SPL>
        <LL>LL_RCC_PREDIV_DIV_11</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_PREDIV1_Div12</SPL>
        <LL>LL_RCC_PREDIV_DIV_12</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_PREDIV1_Div13</SPL>
        <LL>LL_RCC_PREDIV_DIV_13</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_PREDIV1_Div14</SPL>
        <LL>LL_RCC_PREDIV_DIV_14</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_PREDIV1_Div15</SPL>
        <LL>LL_RCC_PREDIV_DIV_15</LL>
      </LITERAL> 
      <LITERAL>
        <SPL>RCC_PREDIV1_Div16</SPL>
        <LL>LL_RCC_PREDIV_DIV_16</LL>
      </LITERAL>	
	  <LITERAL>
       <SPL>RCC_MCO1Source_HSI</SPL>
       <LL>LL_RCC_MCO1SOURCE_HSI</LL>
      </LITERAL>   
	  <LITERAL>
       <SPL>RCC_MCO1Source_LSE</SPL>
       <LL>LL_RCC_MCO1SOURCE_LSE</LL>
      </LITERAL>   
	  <LITERAL>
       <SPL>RCC_MCO1Source_HSE</SPL>
       <LL>LL_RCC_MCO1SOURCE_HSE</LL>
      </LITERAL>   
	  <LITERAL>
       <SPL>RCC_MCO1Source_PLLCLK</SPL>
       <LL>LL_RCC_MCO1SOURCE_PLLCLK</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO1Div_1</SPL>
       <LL>LL_RCC_MCO1_DIV_1</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO1Div_2</SPL>
       <LL>LL_RCC_MCO1_DIV_2</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO1Div_3</SPL>
       <LL>LL_RCC_MCO1_DIV_3</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO1Div_4</SPL>
       <LL>LL_RCC_MCO1_DIV_4</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO1Div_5</SPL>
       <LL>LL_RCC_MCO1_DIV_5</LL>
      </LITERAL>     
	  <LITERAL>
       <SPL>RCC_MCO2Source_SYSCLK</SPL>
       <LL>LL_RCC_MCO2SOURCE_SYSCLK</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO2Source_PLLI2SCLK</SPL>
       <LL>LL_RCC_MCO2SOURCE_PLLI2S</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCO2Source_HSE</SPL>
       <LL>LL_RCC_MCO2SOURCE_HSE</LL>
      </LITERAL>   
	  <LITERAL>
       <SPL>RCC_MCO2Source_PLLCLK</SPL>
       <LL>LL_RCC_MCO2SOURCE_PLLCLK</LL>
      </LITERAL>         
	  <LITERAL>
       <SPL>RCC_MCO2Div_1</SPL>
       <LL>LL_RCC_MCO2_DIV_1</LL>
      </LITERAL>       
	  <LITERAL>
       <SPL>RCC_MCO2Div_2</SPL>
       <LL>LL_RCC_MCO2_DIV_2</LL>
      </LITERAL>       
	  <LITERAL>
       <SPL>RCC_MCO2Div_3</SPL>
       <LL>LL_RCC_MCO2_DIV_3</LL>
      </LITERAL>       
	  <LITERAL>
       <SPL>RCC_MCO2Div_4</SPL>
       <LL>LL_RCC_MCO2_DIV_4</LL>
      </LITERAL>       
	  <LITERAL>
       <SPL>RCC_MCO2Div_5</SPL>
       <LL>LL_RCC_MCO2_DIV_5</LL>
      </LITERAL>	
	  <LITERAL>
       <SPL>RCC_MCOSource_NoClock</SPL>
       <LL>LL_RCC_MCO1SOURCE_NOCLOCK</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_SYSCLK</SPL>
       <LL>LL_RCC_MCO1SOURCE_SYSCLK</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_HSI</SPL>
       <LL>LL_RCC_MCO1SOURCE_HSI</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_MSI</SPL>
       <LL>LL_RCC_MCO1SOURCE_MSI</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_HSE</SPL>
       <LL>LL_RCC_MCO1SOURCE_HSE</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_PLLCLK</SPL>
       <LL>LL_RCC_MCO1SOURCE_PLLCLK</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_PLLCLK_Div2</SPL>
       <LL>LL_RCC_MCO1SOURCE_PLLCLK_DIV_2</LL>
      </LITERAL> 	  
	  <LITERAL>
       <SPL>RCC_MCOSource_LSI</SPL>
       <LL>LL_RCC_MCO1SOURCE_LSI</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOSource_LSE</SPL>
       <LL>LL_RCC_MCO1SOURCE_LSE</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCODiv_1</SPL>
       <LL>LL_RCC_MCO1_DIV_1</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCODiv_2</SPL>
       <LL>LL_RCC_MCO1_DIV_2</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCODiv_4</SPL>
       <LL>LL_RCC_MCO1_DIV_4</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCODiv_8</SPL>
       <LL>LL_RCC_MCO1_DIV_8</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCODiv_16</SPL>
       <LL>LL_RCC_MCO1_DIV_16</LL>
      </LITERAL>
      <LITERAL>
       <SPL>RCC_MCOPrescaler_1</SPL>
       <LL>LL_RCC_MCO1_DIV_1</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_2</SPL>
       <LL>LL_RCC_MCO1_DIV_2</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_4</SPL>
       <LL>LL_RCC_MCO1_DIV_4</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_8</SPL>
       <LL>LL_RCC_MCO1_DIV_8</LL>
      </LITERAL>
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_16</SPL>
       <LL>LL_RCC_MCO1_DIV_16</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_32</SPL>
       <LL>LL_RCC_MCO1_DIV_32</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_64</SPL>
       <LL>LL_RCC_MCO1_DIV_64</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_MCOPrescaler_128</SPL>
       <LL>LL_RCC_MCO1_DIV_128</LL>
      </LITERAL>
     <LITERAL>
       <SPL>RCC_HCLK_Div1</SPL>
       <LL>LL_RCC_APB1_DIV_1</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_HCLK_Div2</SPL>
       <LL>LL_RCC_APB1_DIV_2</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_HCLK_Div4</SPL>
       <LL>LL_RCC_APB1_DIV_4</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_HCLK_Div8</SPL>
       <LL>LL_RCC_APB1_DIV_8</LL>
      </LITERAL> 
	  <LITERAL>
       <SPL>RCC_HCLK_Div16</SPL>
       <LL>LL_RCC_APB1_DIV_16</LL>
      </LITERAL>	
	  <LITERAL> 
	    <SPL>RCC_PCLK2_Div2</SPL>
        <LL>LL_RCC_ADC_CLKSRC_PCLK2_DIV_2</LL>
        <AVAILABLE>STM32F10</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL> 
	    <SPL>RCC_PCLK2_Div4</SPL>
        <LL>LL_RCC_ADC_CLKSRC_PCLK2_DIV_4</LL>
        <AVAILABLE>STM32F10</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL> 
	    <SPL>RCC_PCLK2_Div6</SPL>
        <LL>LL_RCC_ADC_CLKSRC_PCLK2_DIV_6</LL>
        <AVAILABLE>STM32F10</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL> 
	    <SPL>RCC_PCLK2_Div8</SPL>
        <LL>LL_RCC_ADC_CLKSRC_PCLK2_DIV_8</LL>
        <AVAILABLE>STM32F10</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2C1CLK_HSI</SPL>
        <LL>LL_RCC_I2C1_CLKSOURCE_HSI</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2C1CLK_SYSCLK</SPL>
        <LL>LL_RCC_I2C1_CLKSOURCE_SYSCLK</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2C2CLK_HSI</SPL>
        <LL>LL_RCC_I2C2_CLKSOURCE_HSI</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2C2CLK_SYSCLK</SPL>
        <LL>LL_RCC_I2C2_CLKSOURCE_SYSCLK</LL>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2C3CLK_HSI</SPL>
        <LL>LL_RCC_I2C3_CLKSOURCE_HSI</LL>
        <AVAILABLE>STM32F30</AVAILABLE>		
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2C3CLK_SYSCLK</SPL>
        <LL>LL_RCC_I2C3_CLKSOURCE_SYSCLK</LL>
        <AVAILABLE>STM32F30</AVAILABLE>		
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART1CLK_PCLK</SPL>
        <LL>LL_RCC_USART1_CLKSOURCE_PCLK1</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
      </LITERAL>	  
	  <LITERAL>
        <SPL>RCC_USART1CLK_PCLK</SPL>
        <LL>LL_RCC_USART1_CLKSOURCE_PCLK2</LL>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART1CLK_SYSCLK</SPL>
        <LL>LL_RCC_USART1_CLKSOURCE_SYSCLK</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART1CLK_LSE</SPL>
        <LL>LL_RCC_USART1_CLKSOURCE_LSE</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART1CLK_HSI</SPL>
        <LL>LL_RCC_USART1_CLKSOURCE_HSI</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>	  
	  <LITERAL>
        <SPL>RCC_USART2CLK_PCLK</SPL>
        <LL>LL_RCC_USART2_CLKSOURCE_PCLK1</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>		
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART2CLK_SYSCLK</SPL>
        <LL>LL_RCC_USART2_CLKSOURCE_SYSCLK</LL>
        <AVAILABLE>STM32F0</AVAILABLE>			
        <AVAILABLE>STM32F30</AVAILABLE>
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART2CLK_LSE</SPL>
        <LL>LL_RCC_USART2_CLKSOURCE_LSE</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART2CLK_HSI</SPL>
        <LL>LL_RCC_USART2_CLKSOURCE_HSI</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART3CLK_PCLK</SPL>
        <LL>LL_RCC_USART3_CLKSOURCE_PCLK1</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART3CLK_SYSCLK</SPL>
        <LL>LL_RCC_USART3_CLKSOURCE_SYSCLK</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART3CLK_LSE</SPL>
        <LL>LL_RCC_USART3_CLKSOURCE_LSE</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_USART3CLK_HSI</SPL>
        <LL>LL_RCC_USART3_CLKSOURCE_HSI</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>		
		<AVAILABLE>STM32F37</AVAILABLE>	
      </LITERAL>	  	  
	  <LITERAL>
        <SPL>RCC_CECCLK_HSI_Div244</SPL>
        <LL>LL_RCC_CEC_CLKSOURCE_HSI_DIV244</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_CECCLK_LSE</SPL>
        <LL>LL_RCC_CEC_CLKSOURCE_LSE</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
		<AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
     <LITERAL>
        <SPL>RCC_USBCLK_HSI48</SPL>
        <LL>LL_RCC_USB_CLKSOURCE_HSI48</LL>
	    <AVAILABLE>STM32F0</AVAILABLE>	
      </LITERAL>	 
     <LITERAL>
        <SPL>RCC_USBCLK_PLLCLK</SPL>
        <LL>LL_RCC_USB_CLKSOURCE_PLL</LL>
	    <AVAILABLE>STM32F0</AVAILABLE>	
      </LITERAL>	  
      <LITERAL>
        <SPL>RCC_USBCLKSource_PLLCLK_1Div5</SPL>
        <LL>LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5</LL>
	    <EXCLUDE>STM32F2</EXCLUDE>
	    <EXCLUDE>STM32F4</EXCLUDE>
		<EXCLUDE>STM32L1</EXCLUDE>			
      </LITERAL>
      <LITERAL>
        <SPL>RCC_USBCLKSource_PLLCLK_Div1</SPL>
        <LL>LL_RCC_USB_CLKSOURCE_PLL</LL>
	    <EXCLUDE>STM32F2</EXCLUDE>
	    <EXCLUDE>STM32F4</EXCLUDE>
		<EXCLUDE>STM32L1</EXCLUDE>			
      </LITERAL>	
	  <LITERAL>
        <SPL>RCC_I2S2CLKSource_PLLI2S</SPL>
        <LL>LL_RCC_I2S1_CLKSOURCE_PLLI2S</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
		<AVAILABLE>STM32F30</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2S2CLKSource_Ext</SPL>
        <LL>LL_RCC_I2S1_CLKSOURCE_PIN</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
		<AVAILABLE>STM32F30</AVAILABLE>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_I2S2CLKSource_Ext</SPL>
        <LL>LL_RCC_I2S_CLKSOURCE_PIN</LL>
		<AVAILABLE>STM32F30</AVAILABLE>
      </LITERAL>	  
	  <LITERAL>
        <SPL>RCC_I2S2CLKSource_SYSCLK</SPL>
        <LL>LL_RCC_I2S_CLKSOURCE_SYSCLK</LL>
		<AVAILABLE>STM32F30</AVAILABLE>
      </LITERAL>	  
      <!-- ################ RCC_LSEDrive capability ################ -->
      <LITERAL>
        <SPL>RCC_LSEDrive_Low</SPL>
        <LL>LL_RCC_LSEDRIVE_LOW</LL>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_LSEDrive_MediumLow</SPL>
        <LL>LL_RCC_LSEDRIVE_MEDIUMLOW</LL>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_LSEDrive_MediumHigh</SPL>
        <LL>LL_RCC_LSEDRIVE_MEDIUMHIGH</LL>
      </LITERAL>
	  <LITERAL>
        <SPL>RCC_LSEDrive_High</SPL>
        <LL>LL_RCC_LSEDRIVE_HIGH</LL>
      </LITERAL>
      <!-- ################ RCC structure definition ################ -->
      <LITERAL>
        <SPL>RCC_ClocksTypeDef</SPL>
        <LL>LL_RCC_ClocksTypeDef</LL>
      </LITERAL>
      <!-- ########################################################## -->

      <!-- ################ RCC_SYSCLK_DivX definition ################ -->
      <LITERAL>
        <SPL>RCC_SYSCLK_Div1</SPL>
        <LL>LL_RCC_SYSCLK_DIV_1</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div2</SPL>
        <LL>LL_RCC_SYSCLK_DIV_2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div4</SPL>
        <LL>LL_RCC_SYSCLK_DIV_4</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div8</SPL>
        <LL>LL_RCC_SYSCLK_DIV_8</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div16</SPL>
        <LL>LL_RCC_SYSCLK_DIV_16</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div64</SPL>
        <LL>LL_RCC_SYSCLK_DIV_64</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div128</SPL>
        <LL>LL_RCC_SYSCLK_DIV_128</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div256</SPL>
        <LL>LL_RCC_SYSCLK_DIV_256</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_SYSCLK_Div512</SPL>
        <LL>LL_RCC_SYSCLK_DIV_512</LL>
      </LITERAL>
      <!-- ########################################################## -->

      <!-- ################ RCC_RTCCLKSource_xxx definition ################ -->
      <LITERAL>
        <SPL>RCC_RTCCLKSource_LSE</SPL>
        <LL>LL_RCC_RTC_CLKSOURCE_LSE</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_LSE</SPL>
        <LL>LL_RCC_RTC_CLKSOURCE_LSE</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div2</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_2</LL>
        <AVAILABLE>STM32L1</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div3</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_3</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div4</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_4</LL>
        <AVAILABLE>STM32L1</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div5</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_5</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div6</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_6</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div7</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_7</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div8</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_8</LL>
        <AVAILABLE>STM32L1</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div9</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_9</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div10</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_10</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div11</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_11</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div12</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_12</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div13</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_13</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div14</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_14</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div15</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_15</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div16</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_16</LL>
        <AVAILABLE>STM32L1</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div17</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_17</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div18</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_18</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div19</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_19</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div20</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_20</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div21</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_21</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div22</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_22</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div23</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_23</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div24</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_24</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div25</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_25</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div26</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_26</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div27</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_27</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div28</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_28</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div29</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_29</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div30</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_30</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div31</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_31</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div32</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_32</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>
        <AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_RTCCLKSource_HSE_Div128</SPL>
        <LL>LL_RCC_RTC_HSE_DIV_128</LL>
        <AVAILABLE>STM32F10</AVAILABLE>
      </LITERAL>
      <!-- ########################################################## -->

      <!-- ################ RCC_AHBPeriph_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOA</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOA</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOB</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOB</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOC</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOC</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOD</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOD</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOE</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOE</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOF</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOF</LL>
        <EXCLUDE>STM32F10</EXCLUDE>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_GPIOG</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOG</LL>
        <AVAILABLE>STM32F30</AVAILABLE>
        <AVAILABLE>STM32L1</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_TS</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_TSC</LL>
        <AVAILABLE>STM32F0</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>
        <AVAILABLE>STM32F37</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_CRC</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_CRC</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_FLITF</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_FLASH</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_SRAM</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_SRAM</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_DMA1</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_DMA1</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_DMA2</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_DMA2</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHBPeriph_FSMC</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_FSMC</LL>
        <AVAILABLE>STM32F10</AVAILABLE>
        <AVAILABLE>STM32L1</AVAILABLE>
      </LITERAL>
      <!-- ########################################################## -->
      
      <!-- ################ RCC_AHB1Periph_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOA</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOA</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOB</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOB</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOC</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOC</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOD</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOD</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOE</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOE</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOF</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOF</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOG</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOG</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOH</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOH</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_GPIOI</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_GPIOI</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_CRC</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_CRC</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_FLITF</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_FLITF</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_SRAM1</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_SRAM1</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_SRAM2</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_SRAM2</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_BKPSRAM</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_BKPSRAM</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_DMA1</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_DMA1</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_DMA2</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_DMA2</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_ETH_MAC</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_ETHMAC</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_ETH_MAC_Tx</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_ETHMACTX</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_ETH_MAC_Rx</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_ETHMACRX</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_ETH_MAC_PTP</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_ETHMACPTP</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_OTG_HS</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_OTGHS</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB1Periph_OTG_HS_ULPI</SPL>
        <LL>LL_AHB1_GRP1_PERIPH_OTGHSULPI</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <!-- ########################################################## -->
      
      <!-- ################ RCC_AHB2Periph_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_AHB2Periph_DCMI</SPL>
        <LL>LL_AHB2_GRP1_PERIPH_DCMI</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB2Periph_CRYP</SPL>
        <LL>LL_AHB2_GRP1_PERIPH_CRYP</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB2Periph_HASH</SPL>
        <LL>LL_AHB2_GRP1_PERIPH_HASH</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB2Periph_RNG</SPL>
        <LL>LL_AHB2_GRP1_PERIPH_RNG</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_AHB2Periph_OTG_FS</SPL>
        <LL>LL_AHB2_GRP1_PERIPH_OTGFS</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <!-- ########################################################## -->

      <!-- ################ RCC_AHB3Periph_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_AHB3Periph_FSMC</SPL>
        <LL>LL_AHB3_GRP1_PERIPH_FSMC</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <!-- ########################################################## -->
      
       <!-- ################ RCC_APB1Periph_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM2</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM3</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM3</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM4</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM4</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM5</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM5</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM6</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM6</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM7</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM7</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM12</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM12</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32FL1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM13</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM13</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32FL1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_TIM14</SPL>
        <LL>LL_APB1_GRP1_PERIPH_TIM14</LL>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32FL1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_WWDG</SPL>
        <LL>LL_APB1_GRP1_PERIPH_WWDG</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_SPI2</SPL>
        <LL>LL_APB1_GRP1_PERIPH_SPI2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_SPI3</SPL>
        <LL>LL_APB1_GRP1_PERIPH_SPI3</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_USART2</SPL>
        <LL>LL_APB1_GRP1_PERIPH_USART2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_USART3</SPL>
        <LL>LL_APB1_GRP1_PERIPH_USART3</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_UART4</SPL>
        <LL>LL_APB1_GRP1_PERIPH_UART4</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_UART5</SPL>
        <LL>LL_APB1_GRP1_PERIPH_UART5</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_I2C1</SPL>
        <LL>LL_APB1_GRP1_PERIPH_I2C1</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_I2C2</SPL>
        <LL>LL_APB1_GRP1_PERIPH_I2C2</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_I2C3</SPL>
        <LL>LL_APB1_GRP1_PERIPH_I2C3</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_CAN1</SPL>
        <LL>LL_APB1_GRP1_PERIPH_CAN1</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32L1</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_CAN2</SPL>
        <LL>LL_APB1_GRP1_PERIPH_CAN2</LL>
        <AVAILABLE>STM32F10</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_CEC</SPL>
        <LL>LL_APB1_GRP1_PERIPH_CEC</LL>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_PWR</SPL>
        <LL>LL_APB1_GRP1_PERIPH_PWR</LL>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_DAC</SPL>
        <LL>LL_APB1_GRP1_PERIPH_DAC1</LL>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_DAC1</SPL>
        <LL>LL_APB1_GRP1_PERIPH_DAC1</LL>
        <AVAILABLE>STM32F37</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_DAC2</SPL>
        <LL>LL_APB1_GRP1_PERIPH_DAC2</LL>
        <AVAILABLE>STM32F37</AVAILABLE>
        <AVAILABLE>STM32F30</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB1Periph_USB</SPL>
        <LL>LL_APB1_GRP1_PERIPH_USB</LL>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
      </LITERAL>
      <!-- ########################################################## -->

      <!-- ################ RCC_APB2Periph_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM1</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM1</LL>
        <EXCLUDE>STM32F37</EXCLUDE>
        <EXCLUDE>STM32L1</EXCLUDE>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM8</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM8</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_USART1</SPL>
        <LL>LL_APB2_GRP1_PERIPH_USART1</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_USART6</SPL>
        <LL>LL_APB2_GRP1_PERIPH_USART6</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_ADC</SPL>
        <LL>LL_APB2_GRP1_PERIPH_ADC1</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_ADC1</SPL>
        <LL>LL_APB2_GRP1_PERIPH_ADC1</LL>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_ADC2</SPL>
        <LL>LL_APB2_GRP1_PERIPH_ADC2</LL>
        <AVAILABLE>STM32F10</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_ADC3</SPL>
        <LL>LL_APB2_GRP1_PERIPH_ADC3</LL>
        <AVAILABLE>STM32F10</AVAILABLE>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_SDIO</SPL>
        <LL>LL_APB2_GRP1_PERIPH_SDIO</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
        <AVAILABLE>STM32L1</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_SPI1</SPL>
        <LL>LL_APB2_GRP1_PERIPH_SPI1</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_SPI4</SPL>
        <LL>LL_APB2_GRP1_PERIPH_SPI4</LL>
        <AVAILABLE>STM32F30</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_SYSCFG</SPL>
        <LL>LL_APB2_GRP1_PERIPH_SYSCFG</LL>
        <EXCLUDE>STM32F10</EXCLUDE>
        <EXCLUDE>STM32F0</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM9</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM9</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM10</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM10</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM11</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM11</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F30</EXCLUDE>
        <EXCLUDE>STM32F37</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM15</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM15</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
        <EXCLUDE>STM32FL1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM16</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM16</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
        <EXCLUDE>STM32FL1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_APB2Periph_TIM17</SPL>
        <LL>LL_APB2_GRP1_PERIPH_TIM17</LL>
        <EXCLUDE>STM32F0</EXCLUDE>
        <EXCLUDE>STM32F2</EXCLUDE>
        <EXCLUDE>STM32F4</EXCLUDE>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <!-- ########################################################## -->
      
      <!-- ################ RCC_IT_xxx expressions ################ -->
      <LITERAL>
        <SPL>RCC_IT_LSIRDY</SPL>
        <LL>LL_RCC_CIR_LSIRDYIE</LL>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_IT_LSERDY</SPL>
        <LL>LL_RCC_CIR_LSERDYIE</LL>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_IT_HSIRDY</SPL>
        <LL>LL_RCC_CIR_HSIRDYIE</LL>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_IT_HSERDY</SPL>
        <LL>LL_RCC_CIR_HSERDYIE</LL>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_IT_PLLRDY</SPL>
        <LL>LL_RCC_CIR_PLLRDYIE</LL>
        <EXCLUDE>STM32L1</EXCLUDE>
      </LITERAL>
      <LITERAL>
        <SPL>RCC_IT_PLLI2SRDY</SPL>
        <LL>LL_RCC_CIR_PLLI2SRDYIE</LL>
        <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
      </LITERAL>
      <!-- ########################################################## -->
      
      
    </LITERALS>

    <STRUCTURES>
       <RCC_ClocksTypeDef>
         <FIELD>
           <SPL>SYSCLK_Frequency</SPL>
           <LL>SYSCLK_Frequency</LL>
         </FIELD>
         <FIELD>
           <SPL>HCLK_Frequency</SPL>
           <LL>HCLK_Frequency</LL>
         </FIELD>
         <FIELD>
           <SPL>PCLK1_Frequency</SPL>
           <LL>PCLK1_Frequency</LL>
           <EXCLUDE>STM32F0</EXCLUDE>		   
         </FIELD>
         <FIELD>
           <SPL>PCLK2_Frequency</SPL>
           <LL>PCLK2_Frequency</LL>
           <EXCLUDE>STM32F0</EXCLUDE>		   
         </FIELD>
         <FIELD>
           <SPL>ADCCLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>	
           <AVAILABLE>STM32F10</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>CECCLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>I2C1CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>	
           <AVAILABLE>STM32F30</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>USART1CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>	
           <AVAILABLE>STM32F30</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>USART2CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>	
           <AVAILABLE>STM32F30</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>USART3CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>	
           <AVAILABLE>STM32F30</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>USBCLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F0</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>I2C2CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>	
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>SDADCCLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F37</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>ADC12CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>
         <FIELD>
           <SPL>ADC34CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>I2C3CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>TIM1CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>HRTIM1CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD> 		 
         <FIELD>
           <SPL>TIM8CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD> 		 
         <FIELD>
           <SPL>TIM2CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD> 		 
         <FIELD>
           <SPL>TIM3CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>UART4CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>UART5CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>TIM15CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>TIM16CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>TIM17CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>		 
         <FIELD>
           <SPL>TIM20CLK_Frequency</SPL>
           <LL>[DELETE]</LL>
           <AVAILABLE>STM32F30</AVAILABLE>			   
         </FIELD>
       </RCC_ClocksTypeDef>
    </STRUCTURES>   
    <FUNCTIONS> 
	    <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PLLI2SRDY"/>
           <LL  NAME="LL_RCC_PLLI2S_IsReady" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>		   
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_BORRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_BORRST" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>		   
       </FEATURE>	   
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_V18PWRRSTF"/>
           <LL  NAME="LL_RCC_IsActiveFlag_V18PWRRST" />
           <AVAILABLE>STM32F0</AVAILABLE>
           <AVAILABLE>STM32F37</AVAILABLE>	
       </FEATURE>     
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_OBLRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_OBLRST" />
           <AVAILABLE>STM32F0</AVAILABLE>
           <AVAILABLE>STM32F37</AVAILABLE>	
		   <AVAILABLE>STM32F30</AVAILABLE>
           <AVAILABLE>STM32L1</AVAILABLE>			   
       </FEATURE>
		  <FEATURE>
           <SPL NAME="RCC_SYSCLKConfig" />
           <LL  NAME="LL_RCC_SetSysClkSource"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>					   
          </FEATURE>	
		  <FEATURE>
              <SPL NAME="RCC_PLLI2SConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN |  RCC_PLLI2SCFGR_PLLI2SR, {CPY@SPL_PARAM_0} &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos | {CPY@SPL_PARAM_1} &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)" 
				   LOG="Migration is ensured using direct access register." />
           <AVAILABLE>STM32F2</AVAILABLE>					   
          </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_PLLI2SCmd"
                  CMD0="EQU@SPL_PARAM_0=ENABLE"/>
             <LL  NAME="LL_RCC_PLLI2S_Enable" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>				 
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_PLLI2SCmd"
                  CMD0="EQU@SPL_PARAM_0=DISABLE"/>
             <LL  NAME="LL_RCC_PLLI2S_Disable" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>			 
         </FEATURE>	
		  <FEATURE>
              <SPL NAME="RCC_PREDIV1Config"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV, {CPY@SPL_PARAM_0})" 
				   LOG="Migration is ensured using direct access register." />
           <AVAILABLE>STM32F0</AVAILABLE>
           <AVAILABLE>STM32F30</AVAILABLE>
           <AVAILABLE>STM32F37</AVAILABLE>	   
          </FEATURE>
		  <FEATURE>
           <SPL NAME="RCC_MCO1Config" />
           <LL  NAME="LL_RCC_ConfigMCO"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
		        CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}" />				
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>		   
          </FEATURE>	
		  <FEATURE>
           <SPL NAME="RCC_MCO2Config" />
           <LL  NAME="LL_RCC_ConfigMCO"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
		        CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}" />				
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>		   
          </FEATURE>		  
		  <FEATURE>
           <SPL NAME="RCC_PCLK1Config" />
           <LL  NAME="LL_RCC_SetAPB1Prescaler"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
           <EXCLUDE>STM32F0</EXCLUDE>
          </FEATURE>		  
		  <FEATURE>
           <SPL NAME="RCC_PCLK2Config" 
		        CMD0="EQU@SPL_PARAM_0=RCC_HCLK_Div1" /> 
           <LL  NAME="LL_RCC_SetAPB2Prescaler"
		        CMD0="UPD@LL_PARAM_0=LL_RCC_APB2_DIV_1" />
           <EXCLUDE>STM32F0</EXCLUDE>				
          </FEATURE>
		  <FEATURE>
           <SPL NAME="RCC_PCLK2Config" 
		        CMD0="EQU@SPL_PARAM_0=RCC_HCLK_Div2" /> 
           <LL  NAME="LL_RCC_SetAPB2Prescaler"
		        CMD0="UPD@LL_PARAM_0=LL_RCC_APB2_DIV_2" />
           <EXCLUDE>STM32F0</EXCLUDE>				
          </FEATURE>
		  <FEATURE>
           <SPL NAME="RCC_PCLK2Config" 
		        CMD0="EQU@SPL_PARAM_0=RCC_HCLK_Div4" /> 
           <LL  NAME="LL_RCC_SetAPB2Prescaler"
		        CMD0="UPD@LL_PARAM_0=LL_RCC_APB2_DIV_4" />
           <EXCLUDE>STM32F0</EXCLUDE>				
          </FEATURE>
		  <FEATURE>
           <SPL NAME="RCC_PCLK2Config" 
		        CMD0="EQU@SPL_PARAM_0=RCC_HCLK_Div8" /> 
           <LL  NAME="LL_RCC_SetAPB2Prescaler"
		        CMD0="UPD@LL_PARAM_0=LL_RCC_APB2_DIV_8" />
           <EXCLUDE>STM32F0</EXCLUDE>				
          </FEATURE>
		  <FEATURE>
           <SPL NAME="RCC_PCLK2Config" 
		        CMD0="EQU@SPL_PARAM_0=RCC_HCLK_Div16" /> 
           <LL  NAME="LL_RCC_SetAPB2Prescaler"
		        CMD0="UPD@LL_PARAM_0=LL_RCC_APB2_DIV_16" />
           <EXCLUDE>STM32F0</EXCLUDE>				
          </FEATURE>
		 <FEATURE>		 
           <SPL NAME="RCC_ADCCLKConfig" />  
           <LL  NAME="LL_RCC_SetADCClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F10</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>		 
		 <FEATURE>
           <SPL NAME="RCC_I2CCLKConfig" />  
           <LL  NAME="LL_RCC_SetI2CClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART1CLK_PCLK" /> 
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                LOG="IF USART1 is mapped on APB1 \n then LL_RCC_USART1_CLKSOURCE_PCLK1 have to be used \n else LL_RCC_USART1_CLKSOURCE_PCLK2 should be used. " />				
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>		 
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART1CLK_SYSCLK" />   
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART1CLK_LSE" />  
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART1CLK_HSI" />  
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART2CLK_PCLK" />  
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART2CLK_SYSCLK" />   
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART2CLK_LSE" /> 
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART2CLK_HSI" />   
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART3CLK_PCLK" />  
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART3CLK_SYSCLK" />   
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART3CLK_LSE" /> 
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_USART3CLK_HSI" />   
           <LL  NAME="LL_RCC_SetUSARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>			 
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART4CLK_PCLK" />  
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART4CLK_SYSCLK" />   
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART4CLK_LSE" /> 
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART4CLK_HSI" />   
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>			 
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART5CLK_PCLK" />  
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART5CLK_SYSCLK" />   
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART5CLK_LSE" /> 
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>	
		 <FEATURE>
           <SPL NAME="RCC_USARTCLKConfig"
		        CMD0="EQU@SPL_PARAM_0=RCC_UART5CLK_HSI" />   
           <LL  NAME="LL_RCC_SetUARTClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F30</AVAILABLE>		   
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>			 
		 <FEATURE>
           <SPL NAME="RCC_CECCLKConfig" />  
           <LL  NAME="LL_RCC_SetCECClockSource"  
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
	       <AVAILABLE>STM32F0</AVAILABLE>
		   <AVAILABLE>STM32F37</AVAILABLE>
         </FEATURE>		
		 <FEATURE>
            <SPL NAME="RCC_USBCLKConfig" />  
            <LL  NAME="LL_RCC_SetUSBClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>
	      <EXCLUDE>STM32F2</EXCLUDE>
	      <EXCLUDE>STM32F4</EXCLUDE>
		  <EXCLUDE>STM32L1</EXCLUDE>				 
        </FEATURE>	
	    <FEATURE>
	      <SPL NAME="RCC_I2SCLKConfig" />
		  <LL  NAME="LL_RCC_SetI2SClockSource"
		       CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
               LOG="Migration done based on Superset device.\n RCC_I2SCLKConfig have to be customised according to the STM32 target device." />	
	    <AVAILABLE>STM32F2</AVAILABLE>
        <AVAILABLE>STM32F4</AVAILABLE>
		<AVAILABLE>STM32F30</AVAILABLE>
	   </FEATURE>		
	    <FEATURE>
	      <SPL NAME="RCC_LSEDriveConfig" />
		  <LL  NAME="LL_RCC_LSE_SetDriveCapability"
		       CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
	      <EXCLUDE>STM32F10</EXCLUDE>
	      <EXCLUDE>STM32F2</EXCLUDE>
	      <EXCLUDE>STM32F4</EXCLUDE>
		  <EXCLUDE>STM32L1</EXCLUDE>
	   </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_DeInit" />
           <LL  NAME="LL_RCC_DeInit"/>
       </FEATURE>

       <!-- ################ RCC_HSEConfig expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_HSEConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_HSE_ON" />
           <LL  NAME="LL_RCC_HSE_Enable"
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_HSEConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_HSE_OFF" />
           <LL  NAME="LL_RCC_HSE_Disable" 
                CMD0="DEL@LL_PARAM_0" />
           <LL  NAME="LL_RCC_HSE_DisableBypass" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_HSEConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_HSE_Bypass" />
           <LL  NAME="LL_RCC_HSE_EnableBypass" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <!-- ############################################################# -->

       <FEATURE>
           <SPL NAME="RCC_WaitForHSEStartUp" />
           <LL  NAME="RCC_WaitForHSEStartUp"
                LOG="No LL API, StdPeriph legacy API is used instead (legacy library)" />
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_AdjustHSICalibrationValue" />
           <LL  NAME="LL_RCC_HSI_SetCalibTrimming" 
                CMD0="UPD@LL_PARAM_0={CPY@SPL_PARAM_0}" />
       </FEATURE>
       
       <!-- ################ RCC_HSICmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_HSICmd"
                CMD0="EQU@SPL_PARAM_0=ENABLE" />
           <LL  NAME="LL_RCC_HSI_Enable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_HSICmd"
                CMD0="EQU@SPL_PARAM_0=DISABLE" />
           <LL  NAME="LL_RCC_HSI_Disable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <!-- ######################################################## -->

       <!-- ################ RCC_LSEConfig expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_LSEConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_LSE_ON" />
           <LL  NAME="LL_RCC_LSE_Enable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_LSEConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_LSE_OFF" />
           <LL  NAME="LL_RCC_LSE_Disable" 
                CMD0="DEL@LL_PARAM_0" />
           <LL  NAME="LL_RCC_LSE_DisableBypass" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_LSEConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_LSE_Bypass" />
           <LL  NAME="LL_RCC_LSE_EnableBypass" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <!-- ############################################################# -->
       
       <!-- ################ RCC_LSICmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_LSICmd"
                CMD0="EQU@SPL_PARAM_0=ENABLE" />
           <LL  NAME="LL_RCC_LSI_Enable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_LSICmd"
                CMD0="EQU@SPL_PARAM_0=DISABLE" />
           <LL  NAME="LL_RCC_LSI_Disable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <!-- ######################################################## -->
       
       <!-- ################ RCC_PLLCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_PLLCmd"
                CMD0="EQU@SPL_PARAM_0=ENABLE" />
           <LL  NAME="LL_RCC_PLL_Enable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_PLLCmd"
                CMD0="EQU@SPL_PARAM_0=DISABLE" />
           <LL  NAME="LL_RCC_PLL_Disable" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <!-- ######################################################## -->
       
       <!-- ################ RCC_ClockSecuritySystemCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_ClockSecuritySystemCmd"
                CMD0="EQU@SPL_PARAM_0=ENABLE" />
           <LL  NAME="LL_RCC_HSE_EnableCSS" 
                CMD0="DEL@LL_PARAM_0" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ClockSecuritySystemCmd"
                CMD0="EQU@SPL_PARAM_0=DISABLE" />
           <LL  NAME="N/A" 
                CMD0="CLEAR_BIT(RCC-&gt;CR, RCC_CR_CSSON)" 
                LOG="No LL API exist, migration is ensured using direct access register" />
       </FEATURE>
       <!-- ######################################################################## -->

       <FEATURE>
           <SPL NAME="RCC_GetSYSCLKSource" />
           <LL  NAME="LL_RCC_GetSysClkSource"/>
       </FEATURE>
       
       <FEATURE>
           <SPL NAME="RCC_HCLKConfig" />
           <LL  NAME="LL_RCC_SetAHBPrescaler" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_GetClocksFreq" />
           <LL  NAME="LL_RCC_GetSystemClocksFreq" 
                CMD0="UPD@LL_PARAM_0={CPY@SPL_PARAM_0}" />
       </FEATURE>
       <!-- ################ RCC_RTCCLKCmd expressions ################ -->
	   <FEATURE>
           <SPL NAME="RCC_RTCCLKCmd" 
                CMD0="EQU@SPL_PARAM_0=ENABLE" />
           <LL  NAME="LL_RCC_EnableRTC" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_RTCCLKCmd" 
                CMD0="EQU@SPL_PARAM_0=DISABLE" />
           <LL  NAME="LL_RCC_DisableRTC" />
       </FEATURE>
       <!-- ################ RCC_RTCCLKConfig expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_LSE" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_LSE" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_LSI" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_LSI" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_HSE_Div2" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE" />
           <LL  NAME="LL_RCC_SetRTC_HSEPrescaler" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
           <AVAILABLE>STM32L1</AVAILABLE>
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>

      <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_HSE_Div4" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE" />
           <LL  NAME="LL_RCC_SetRTC_HSEPrescaler" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
           <AVAILABLE>STM32L1</AVAILABLE>
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>

      <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_HSE_Div8" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE" />
           <LL  NAME="LL_RCC_SetRTC_HSEPrescaler" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
           <AVAILABLE>STM32L1</AVAILABLE>
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>

      <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_HSE_Div16" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE" />
           <LL  NAME="LL_RCC_SetRTC_HSEPrescaler" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
           <AVAILABLE>STM32L1</AVAILABLE>
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_HSE_Div32" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE_DIV32" />
           <AVAILABLE>STM32F0</AVAILABLE>
           <AVAILABLE>STM32F30</AVAILABLE>
           <AVAILABLE>STM32F37</AVAILABLE>
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" 
                CMD0="EQU@SPL_PARAM_0=RCC_RTCCLKSource_HSE_Div128" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE_DIV128" />
           <AVAILABLE>STM32F10</AVAILABLE>
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_RTCCLKConfig" />
           <LL  NAME="LL_RCC_SetRTCClockSource" 
                CMD0="UPD@LL_PARAM_0=LL_RCC_RTC_CLKSOURCE_HSE" />
           <LL  NAME="LL_RCC_SetRTC_HSEPrescaler" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_BackupResetCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_BackupResetCmd" 
                CMD0="EQU@SPL_PARAM_0=ENABLE" />
           <LL  NAME="LL_RCC_ForceBackupDomainReset" />
           <EXCLUDE>STM32L1</EXCLUDE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_BackupResetCmd" 
                CMD0="EQU@SPL_PARAM_0=DISABLE" />
           <LL  NAME="LL_RCC_ReleaseBackupDomainReset" />
           <EXCLUDE>STM32L1</EXCLUDE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_APB1PeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_APB1PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_APB1_GRP1_EnableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_APB1PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_APB1_GRP1_DisableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
       </FEATURE>
       <!-- ################################################################ -->
        
       <!-- ################ RCC_APB2PeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_APB2PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_APB2_GRP1_EnableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
           <EXCLUDE>STM32F0</EXCLUDE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_APB2PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_APB2_GRP1_DisableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
           <EXCLUDE>STM32F0</EXCLUDE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_APB1PeriphResetCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_APB1PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_APB1_GRP1_ForceReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_APB1PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_APB1_GRP1_ReleaseReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_APB2PeriphResetCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_APB2PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_APB2_GRP1_ForceReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
           <EXCLUDE>STM32F0</EXCLUDE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_APB2PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_APB2_GRP1_ReleaseReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
           <EXCLUDE>STM32F0</EXCLUDE>
       </FEATURE>
       <!-- ################################################################ -->
 
       <!-- ################ RCC_APB1PeriphClockLPModeCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_APB1PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_APB1_GRP1_EnableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32L1</AVAILABLE>
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_APB1PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_APB1_GRP1_DisableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32L1</AVAILABLE>
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_APB2PeriphClockLPModeCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_APB2PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_APB2_GRP1_EnableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32L1</AVAILABLE>
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_APB2PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_APB2_GRP1_DisableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32L1</AVAILABLE>
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHBPeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHBPeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB1_GRP1_EnableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <EXCLUDE>STM32F2</EXCLUDE>
                <EXCLUDE>STM32F4</EXCLUDE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHBPeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB1_GRP1_DisableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <EXCLUDE>STM32F2</EXCLUDE>
                <EXCLUDE>STM32F4</EXCLUDE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHBPeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHBPeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB1_GRP1_ForceReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <EXCLUDE>STM32F2</EXCLUDE>
                <EXCLUDE>STM32F4</EXCLUDE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHBPeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB1_GRP1_ReleaseReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <EXCLUDE>STM32F2</EXCLUDE>
                <EXCLUDE>STM32F4</EXCLUDE>
       </FEATURE>
       <!-- ################################################################ -->
       
       <!-- ################ RCC_AHB1PeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB1PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB1_GRP1_EnableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB1PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB1_GRP1_DisableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB2PeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB2PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB2_GRP1_EnableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB2PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB2_GRP1_DisableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB3PeriphClockCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB3PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB3_GRP1_EnableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB3PeriphClockCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB3_GRP1_DisableClock" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->
       
        <!-- ################ RCC_AHB1PeriphResetCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB1PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB1_GRP1_ForceReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB1PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB1_GRP1_ReleaseReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB2PeriphResetCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB2PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB2_GRP1_ForceReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB2PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB2_GRP1_ReleaseReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB3PeriphResetCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB3PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB3_GRP1_ForceReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB3PeriphResetCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB3_GRP1_ReleaseReset" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB1PeriphClockLPModeCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB1PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB1_GRP1_EnableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB1PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB1_GRP1_DisableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB2PeriphClockLPModeCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB2PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB2_GRP1_EnableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB2PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB2_GRP1_DisableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->

       <!-- ################ RCC_AHB3PeriphClockLPModeCmd expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_AHB3PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_AHB3_GRP1_EnableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_AHB3PeriphClockLPModeCmd" 
                CMD0="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_AHB3_GRP1_DisableClockLowPower" 
                CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                CMD1="DEL@LL_PARAM_1" />
                <AVAILABLE>STM32F2</AVAILABLE>
                <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################################################################ -->
       <!-- ################ RCC_ITConfig expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSIRDY" 
                CMD1="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_RCC_EnableIT_LSIRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSIRDY" 
                CMD1="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_RCC_DisableIT_LSIRDY" />
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSERDY" 
                CMD1="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_RCC_EnableIT_LSERDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSERDY" 
                CMD1="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_RCC_DisableIT_LSERDY" />
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSIRDY" 
                CMD1="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_RCC_EnableIT_HSIRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSIRDY" 
                CMD1="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_RCC_DisableIT_HSIRDY" />
       </FEATURE>
       
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSERDY" 
                CMD1="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_RCC_EnableIT_HSERDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSERDY" 
                CMD1="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_RCC_DisableIT_HSERDY" />
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLRDY" 
                CMD1="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_RCC_EnableIT_PLLRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLRDY" 
                CMD1="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_RCC_DisableIT_PLLRDY" />
       </FEATURE>

       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLI2SRDY" 
                CMD1="EQU@SPL_PARAM_1=ENABLE" />
           <LL  NAME="LL_RCC_EnableIT_PLLI2SRDY" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ITConfig"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLI2SRDY" 
                CMD1="EQU@SPL_PARAM_1=DISABLE" />
           <LL  NAME="LL_RCC_DisableIT_PLLI2SRDY" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
       <!-- ################ RCC_GetITStatus expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSIRDY"/>
           <LL  NAME="LL_RCC_IsActiveFlag_LSIRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSERDY"/>
           <LL  NAME="LL_RCC_IsActiveFlag_LSERDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSIRDY"/>
           <LL  NAME="LL_RCC_IsActiveFlag_HSIRDY" />
       </FEATURE>       
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSERDY"/>
           <LL  NAME="LL_RCC_IsActiveFlag_HSERDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLRDY"/>
           <LL  NAME="LL_RCC_IsActiveFlag_PLLRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_CSS"/>
           <LL  NAME="LL_RCC_IsActiveFlag_HSECSS" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetITStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLI2SRDY"/>
           <LL  NAME="LL_RCC_IsActiveFlag_PLLI2SRDY" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
	          <!-- ################ RCC_ClearITPendingBit expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSIRDY"/>
           <LL  NAME="LL_RCC_ClearFlag_LSIRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_LSERDY"/>
           <LL  NAME="LL_RCC_ClearFlag_LSERDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSIRDY"/>
           <LL  NAME="LL_RCC_ClearFlag_HSIRDY" />
       </FEATURE>       
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_HSERDY"/>
           <LL  NAME="LL_RCC_ClearFlag_HSERDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLRDY"/>
           <LL  NAME="LL_RCC_ClearFlag_PLLRDY" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_CSS"/>
           <LL  NAME="LL_RCC_ClearFlag_HSECSS" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLI2SRDY"/>
           <LL  NAME="LL_RCC_ClearFlag_PLLI2SRDY" />
           <AVAILABLE>STM32F2</AVAILABLE>
           <AVAILABLE>STM32F4</AVAILABLE>
       </FEATURE>
	   <!-- ################ RCC_GetFlagStatus expressions ################ -->
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_HSIRDY"/>
           <LL  NAME="LL_RCC_HSI_IsReady" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_HSERDY"/>
           <LL  NAME="LL_RCC_HSE_IsReady" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PLLRDY"/>
           <LL  NAME="LL_RCC_PLL_IsReady" />
       </FEATURE>       
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PLL2RDY"/>
           <LL  NAME="LL_RCC_PLL2_IsReady" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PLL3RDY"/>
           <LL  NAME="LL_RCC_PLLI2S_IsReady" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_LSERDY"/>
           <LL  NAME="LL_RCC_LSE_IsReady" />
       </FEATURE>	   
	   <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_LSIRDY"/>
           <LL  NAME="LL_RCC_LSI_IsReady" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PINRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_PINRST" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PORRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_PORRST" />
       </FEATURE>       
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_SFTRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_SFTRST" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_IWDGRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_IWDGRST" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_WWDGRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_WWDGRST" />
       </FEATURE>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_LPWRRST"/>
           <LL  NAME="LL_RCC_IsActiveFlag_LPWRRST" />
       </FEATURE>
	    <!-- ################################################################ -->
	   <FEATURE>
           <SPL NAME="RCC_ClearFlag"/>
           <LL  NAME="LL_RCC_ClearResetFlags" />
       </FEATURE>
            <!-- ################################################################ -->
    </FUNCTIONS>
  </COMMON>

  <SPECIFIC>
    <!-- ################ STM32F2 ################ -->
    <VERSION NAME="RCC_VER_1_2_0">
      <LITERALS>  
		 <LITERAL>
		    <SPL>RCC_PLLSource_HSI</SPL>
            <LL>LL_RCC_PLLSOURCE_HSI</LL>
		 </LITERAL>
		 <LITERAL>
            <SPL>RCC_PLLSource_HSE</SPL>
            <LL>LL_RCC_PLLSOURCE_HSE</LL>
         </LITERAL>	  
      </LITERALS> 	  
	  <STRUCTURES>
      </STRUCTURES>
      <FUNCTIONS>
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLQ , {UPD@SPL_PARAM_0} | {CPY@SPL_PARAM_1} &lt;&lt; RCC_PLLCFGR_PLLM_Pos | {CPY@SPL_PARAM_2} &lt;&lt; RCC_PLLCFGR_PLLN_Pos | {CPY@SPL_PARAM_3} &lt;&lt; RCC_PLLCFGR_PLLP_Pos | {CPY@SPL_PARAM_4} &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->	  

    <!-- ################ STM32F0 ################ -->
    <VERSION NAME="RCC_VER_1_0_0">
      <LITERALS>
	      <LITERAL>
	     	<SPL>RCC_MCOSource_HSI14</SPL>
            <LL>LL_RCC_MCO1SOURCE_HSI14</LL>
		  </LITERAL>
	      <LITERAL>
	     	<SPL>RCC_MCOSource_HSI48</SPL>
            <LL>LL_RCC_MCO1SOURCE_HSI48</LL>
		  </LITERAL>
	      <LITERAL>
	     	<SPL>RCC_PLLSource_HSI_Div2</SPL>
            <LL>LL_RCC_PLLSOURCE_HSI_DIV_2</LL>
		  </LITERAL>
          <LITERAL>
            <SPL>RCC_SYSCLKSource_HSI48</SPL>
            <LL>LL_RCC_SYS_CLKSOURCE_HSI48</LL>		   
          </LITERAL>		  
		  <LITERAL>
           <SPL>RCC_HCLK_Div1</SPL>
           <LL> LL_RCC_APB1_DIV_1</LL>
          </LITERAL> 
		  <LITERAL>
           <SPL>RCC_HCLK_Div2</SPL>
           <LL> LL_RCC_APB1_DIV_2</LL>
          </LITERAL> 
		  <LITERAL>
           <SPL>RCC_HCLK_Div4</SPL>
           <LL> LL_RCC_APB1_DIV_4</LL>
          </LITERAL> 
		  <LITERAL>
           <SPL>RCC_HCLK_Div8</SPL>
           <LL> LL_RCC_APB1_DIV_8</LL>
          </LITERAL> 
		  <LITERAL>
           <SPL>RCC_HCLK_Div16</SPL>
           <LL> LL_RCC_APB1_DIV_16</LL>
          </LITERAL>		  
          <LITERAL>
           <SPL>RCC_PLLSource_HSI48</SPL>
           <LL>LL_RCC_PLLSOURCE_HSI48</LL>
          </LITERAL>
		  <LITERAL>
           <SPL>RCC_PLLSource_HSI</SPL>
           <LL>LL_RCC_PLLSOURCE_HSI</LL>
          </LITERAL>
		  <LITERAL> 
		   <SPL>RCC_PLLMul_2</SPL>   
		   <LL>LL_RCC_PLL_MUL_2</LL> 
		  </LITERAL>
		  <LITERAL>
		   <SPL>RCC_PLLMul_3</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_3</LL> 
		  </LITERAL>
		  <LITERAL>                 		  
		   <SPL>RCC_PLLMul_4</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_4</LL> 
		  </LITERAL>
		  <LITERAL>                 
		   <SPL>RCC_PLLMul_5</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_5</LL> 
		  </LITERAL>
		  <LITERAL>                 
		   <SPL>RCC_PLLMul_6</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_6</LL> 
		  </LITERAL>
		  <LITERAL>                 
		   <SPL>RCC_PLLMul_7</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_7</LL> 
		  </LITERAL>
		  <LITERAL>                 
		   <SPL>RCC_PLLMul_8</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_8</LL> 
		  </LITERAL>
		  <LITERAL>                 
		   <SPL>RCC_PLLMul_9</SPL>   		   
		   <LL>LL_RCC_PLL_MUL_9</LL> 
		  </LITERAL>
		  <LITERAL>                 		  
		   <SPL>RCC_PLLMul_10</SPL>  
		   <LL>LL_RCC_PLL_MUL_10</LL> 
		  </LITERAL>
		  <LITERAL>                  		  
		   <SPL>RCC_PLLMul_11</SPL>    		  
		   <LL>LL_RCC_PLL_MUL_11</LL> 
		  </LITERAL>
		  <LITERAL>                   		  		                              		  
		   <SPL>RCC_PLLMul_12</SPL>    		  
		   <LL>LL_RCC_PLL_MUL_12</LL> 
		  </LITERAL>
		  <LITERAL>                   
		   <SPL>RCC_PLLMul_13</SPL>    		  
		   <LL>LL_RCC_PLL_MUL_13</LL> 
		  </LITERAL>
		  <LITERAL>                   
		   <SPL>RCC_PLLMul_14</SPL>    		  
		   <LL>LL_RCC_PLL_MUL_14</LL> 
		  </LITERAL>
		  <LITERAL>                   
		   <SPL>RCC_PLLMul_15</SPL>    		  
		   <LL>LL_RCC_PLL_MUL_15</LL> 
		  </LITERAL>
		  <LITERAL>                   
		   <SPL>RCC_PLLMul_16</SPL>    		  
		   <LL>LL_RCC_PLL_MUL_16</LL> 
		  </LITERAL> 
         <LITERAL>
           <SPL>RCC_PLLMul_24</SPL> 
           <LL>LL_RCC_PLL_MUL_24</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_32</SPL> 
           <LL>LL_RCC_PLL_MUL_32</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_48</SPL> 
           <LL>LL_RCC_PLL_MUL_48</LL>
         </LITERAL>
         <!-- ################ RCC_APB1Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB1Periph_USART4</SPL>
           <LL>LL_APB1_GRP1_PERIPH_USART4</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_USART5</SPL>
           <LL>LL_APB1_GRP1_PERIPH_USART5</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_CAN</SPL>
           <LL>LL_APB1_GRP1_PERIPH_CAN</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_CRS</SPL>
           <LL>LL_APB1_GRP1_PERIPH_CRS</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_APB2Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB2Periph_USART7</SPL>
           <LL>LL_APB1_GRP2_PERIPH_USART7</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_USART8</SPL>
           <LL>LL_APB1_GRP2_PERIPH_USART8</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_DBGMCU</SPL>
           <LL>LL_APB1_GRP2_PERIPH_DBGMCU</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM1</SPL>
           <LL>LL_APB1_GRP2_PERIPH_TIM1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_USART1</SPL>
           <LL>LL_APB1_GRP2_PERIPH_USART1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_USART6</SPL>
           <LL>LL_APB1_GRP2_PERIPH_USART6</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_ADC1</SPL>
           <LL>LL_APB1_GRP2_PERIPH_ADC1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SPI1</SPL>
           <LL>LL_APB1_GRP2_PERIPH_SPI1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SYSCFG</SPL>
           <LL>LL_APB1_GRP2_PERIPH_SYSCFG</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM15</SPL>
           <LL>LL_APB1_GRP2_PERIPH_TIM15</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM16</SPL>
           <LL>LL_APB1_GRP2_PERIPH_TIM16</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM17</SPL>
           <LL>LL_APB1_GRP2_PERIPH_TIM17</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_IT_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_IT_HSI14RDY</SPL>
           <LL>LL_RCC_CIR_HSI14RDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_HSI48RDY</SPL>
           <LL>LL_RCC_CIR_HSI48RDYIE</LL>
         </LITERAL>
         <!-- ################################################################ -->
      </LITERALS>
      <STRUCTURES>
        <RCC_ClocksTypeDef>
          <FIELD>
            <SPL>PCLK_Frequency</SPL>
            <LL>PCLK1_Frequency</LL>
          </FIELD>
        </RCC_ClocksTypeDef>
      </STRUCTURES>
      <FUNCTIONS>
          <FEATURE>
              <SPL NAME="RCC_GetFlagStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_FLAG_HSI14RDY"/>
              <LL  NAME="LL_RCC_HSI14_IsReady" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_GetFlagStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_FLAG_HSI48RDY"/>
              <LL  NAME="LL_RCC_HSI48_IsReady" />
          </FEATURE>	  
		  <FEATURE>
           <SPL NAME="RCC_MCOConfig" />
           <LL  NAME="LL_RCC_ConfigMCO"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
		        CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}" />				
          </FEATURE>		  
	      <FEATURE>
           <SPL NAME="RCC_PCLKConfig" />
           <LL  NAME="LL_RCC_SetAPB1Prescaler"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
          </FEATURE>	  
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_PREDIV1" />
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, RCC_CFGR_PLLSRC_HSE_PREDIV | LL_RCC_PLL_GetPrediv() | {UPD@SPL_PARAM_1})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>		  
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_HSI_Div2" />
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, {UPD@SPL_PARAM_0} | {UPD@SPL_PARAM_1})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_HSI" />
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, {UPD@SPL_PARAM_0} | {UPD@SPL_PARAM_1})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>		  
		  <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_HSI48" />
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, {UPD@SPL_PARAM_0} | {UPD@SPL_PARAM_1})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>
		  <FEATURE>
              <SPL NAME="RCC_GetHSI48CalibrationValue" />
              <LL  NAME="LL_RCC_HSI48_GetCalibration" />
          </FEATURE>
		  <FEATURE>
          <SPL NAME="RCC_HSI48Cmd"
               CMD0="EQU@SPL_PARAM_0=ENABLE" />
          <LL  NAME="LL_RCC_HSI48_Enable"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>		  
		  <FEATURE>
          <SPL NAME="RCC_HSI48Cmd"
               CMD0="EQU@SPL_PARAM_0=ENABLE" />
          <LL  NAME="LL_RCC_HSI48_Enable"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
		  <FEATURE>
          <SPL NAME="RCC_HSI48Cmd"
               CMD0="EQU@SPL_PARAM_0=DISABLE" />
          <LL  NAME="LL_RCC_HSI48_Disable"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
	      <FEATURE>
           <SPL NAME="RCC_AdjustHSI14CalibrationValue" />
           <LL  NAME="LL_RCC_HSI14_SetCalibTrimming"
		        CMD0="UPD@LL_PARAM_0={CPY@SPL_PARAM_0}" />
          </FEATURE>
		  <FEATURE>
          <SPL NAME="RCC_HSI14Cmd"
               CMD0="EQU@SPL_PARAM_0=ENABLE" />
          <LL  NAME="LL_RCC_HSI14_Enable"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
		  <FEATURE>
          <SPL NAME="RCC_HSI14Cmd"
               CMD0="EQU@SPL_PARAM_0=DISABLE" />
          <LL  NAME="LL_RCC_HSI14_Disable"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
		  <FEATURE>
          <SPL NAME="RCC_HSI14ADCRequestCmd"
               CMD0="EQU@SPL_PARAM_0=ENABLE" />
          <LL  NAME="LL_RCC_HSI14_EnableADCControl"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
		  <FEATURE>
          <SPL NAME="RCC_HSI14ADCRequestCmd"
               CMD0="EQU@SPL_PARAM_0=DISABLE" />
          <LL  NAME="LL_RCC_HSI14_DisableADCControl"
               CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
          <!-- ################ RCC_APB2PeriphClockCmd expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_APB2PeriphClockCmd" 
                   CMD0="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_APB1_GRP2_EnableClock" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="DEL@LL_PARAM_1" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_APB2PeriphClockCmd" 
                   CMD0="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_APB1_GRP2_DisableClock" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="DEL@LL_PARAM_1" />
          </FEATURE>
          <!-- ################################################################ -->
          
          <!-- ################ RCC_APB2PeriphResetCmd expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_APB2PeriphResetCmd" 
                   CMD0="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_APB1_GRP2_ForceReset" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="DEL@LL_PARAM_1" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_APB2PeriphResetCmd" 
                   CMD0="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_APB1_GRP2_ReleaseReset" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="DEL@LL_PARAM_1" />
          </FEATURE>
          <!-- ################################################################ -->
          <!-- ################ RCC_ITConfig expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI14RDY" 
                   CMD1="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_RCC_EnableIT_HSI14RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI14RDY" 
                   CMD1="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_RCC_DisableIT_HSI14RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI48RDY" 
                   CMD1="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_RCC_EnableIT_HSI48RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI48RDY" 
                   CMD1="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_RCC_DisableIT_HSI48RDY" />
          </FEATURE>
		   <!-- ################ RCC_GetITStatus expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI14RDY"/>
              <LL  NAME="LL_RCC_IsActiveFlag_HSI14RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI48RDY"/>
              <LL  NAME="LL_RCC_IsActiveFlag_HSI48RDY" />
          </FEATURE>
		   <!-- ################ RCC_ClearITPendingBit expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI14RDY"/>
              <LL  NAME="LL_RCC_ClearFlag_HSI14RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSI48RDY"/>
              <LL  NAME="LL_RCC_ClearFlag_HSI48RDY" />
          </FEATURE>
          <!-- ################################################################ -->
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->

    <!-- ################ STM32F1 ################ -->
    <VERSION NAME="RCC_VER_1_1_0">
      <LITERALS> 
	     <LITERAL>
           <SPL>RCC_PLLSource_HSI_Div2</SPL>
           <LL>LL_RCC_PLLSOURCE_HSI_DIV_2</LL>
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_PLLSource_HSE_Div1</SPL>
           <LL>LL_RCC_PLLSOURCE_HSE_DIV_1</LL>
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_PLLSource_HSE_Div2</SPL>
           <LL>LL_RCC_PLLSOURCE_HSE_DIV_2</LL>
         </LITERAL>	  
	     <LITERAL>
           <SPL>RCC_PLLMul_2</SPL>
           <LL>LL_RCC_PLL_MUL_2</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_3</SPL>
           <LL>LL_RCC_PLL_MUL_3</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_4</SPL>
           <LL>LL_RCC_PLL_MUL_4</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_5</SPL>
           <LL>LL_RCC_PLL_MUL_5</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_6</SPL>
           <LL>LL_RCC_PLL_MUL_6</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_7</SPL>
           <LL>LL_RCC_PLL_MUL_7</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_8</SPL>
           <LL>LL_RCC_PLL_MUL_8</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_9</SPL>
           <LL>LL_RCC_PLL_MUL_9</LL>
         </LITERAL>	  		  
		 <LITERAL>
           <SPL>RCC_PLLMul_6_5</SPL>
           <LL>LL_RCC_PLL_MUL_6_5</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_10</SPL>
           <LL>LL_RCC_PLL_MUL_10</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_11</SPL>
           <LL>LL_RCC_PLL_MUL_11</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_12</SPL>
           <LL>LL_RCC_PLL_MUL_12</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_13</SPL>
           <LL>LL_RCC_PLL_MUL_13</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLLMul_14</SPL>
           <LL>LL_RCC_PLL_MUL_14</LL>
         </LITERAL>	 
         <LITERAL>
           <SPL>RCC_PLLMul_15</SPL>
           <LL>LL_RCC_PLL_MUL_15</LL>
         </LITERAL>		 
         <LITERAL>
           <SPL>RCC_PLLMul_16</SPL>
           <LL>LL_RCC_PLL_MUL_16</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_8</SPL>
           <LL>LL_RCC_PLL2_MUL_8</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLL2Mul_9</SPL>
           <LL>LL_RCC_PLL2_MUL_9</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_10</SPL>
           <LL>LL_RCC_PLL2_MUL_10</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_11</SPL>
           <LL>LL_RCC_PLL2_MUL_11</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_12</SPL>
           <LL>LL_RCC_PLL2_MUL_12</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_13</SPL>
           <LL>LL_RCC_PLL2_MUL_13</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_14</SPL>
           <LL>LL_RCC_PLL2_MUL_14</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_16</SPL>
           <LL>LL_RCC_PLL2_MUL_16</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL2Mul_20</SPL>
           <LL>LL_RCC_PLL2_MUL_20</LL>
         </LITERAL>	  	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_8</SPL>
           <LL>LL_RCC_PLLI2S_MUL_8</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_9</SPL>
           <LL>LL_RCC_PLLI2S_MUL_9</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_10</SPL>
           <LL>LL_RCC_PLLI2S_MUL_10</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_11</SPL>
           <LL>LL_RCC_PLLI2S_MUL_11</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_12</SPL>
           <LL>LL_RCC_PLLI2S_MUL_12</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_13</SPL>
           <LL>LL_RCC_PLLI2S_MUL_13</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PLL3Mul_14</SPL>
           <LL>LL_RCC_PLLI2S_MUL_14</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_16</SPL>
           <LL>LL_RCC_PLLI2S_MUL_16</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PLL3Mul_20</SPL>
           <LL>LL_RCC_PLLI2S_MUL_20</LL>
         </LITERAL>	  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div1</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_1</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div2</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_2</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div3</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_3</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div4</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_4</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div5</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_5</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div6</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_6</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div7</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_7</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div8</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_8</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div9</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_9</LL>
         </LITERAL>  
         <LITERAL>
           <SPL>RCC_PREDIV2_Div10</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_10</LL>
         </LITERAL> 
         <LITERAL>
           <SPL>RCC_PREDIV2_Div11</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_11</LL>
         </LITERAL> 
         <LITERAL>
           <SPL>RCC_PREDIV2_Div12</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_12</LL>
         </LITERAL> 
         <LITERAL>
           <SPL>RCC_PREDIV2_Div13</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_13</LL>
         </LITERAL> 
         <LITERAL>
           <SPL>RCC_PREDIV2_Div14</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_14</LL>
         </LITERAL> 
         <LITERAL>
           <SPL>RCC_PREDIV2_Div15</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_15</LL>
         </LITERAL> 
         <LITERAL>
           <SPL>RCC_PREDIV2_Div16</SPL>
           <LL>LL_RCC_HSE_PREDIV2_DIV_16</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_OTGFSCLKSource_PLLVCO_Div3</SPL>
           <LL>LL_RCC_USB_CLKSOURCE_PLL_DIV_3</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_OTGFSCLKSource_PLLVCO_Div2</SPL>
           <LL>LL_RCC_USB_CLKSOURCE_PLL_DIV_2</LL>
         </LITERAL>		 
         <LITERAL>
           <SPL>RCC_I2S2CLKSource_SYSCLK</SPL>
           <LL>LL_RCC_I2S2_CLKSOURCE_SYSCLK</LL>
         </LITERAL>
		 <LITERAL>
           <SPL>RCC_I2S2CLKSource_PLL3_VCO</SPL>
           <LL>LL_RCC_I2S2_CLKSOURCE_PLLI2S_VCO</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_I2S3CLKSource_SYSCLK</SPL>
           <LL>LL_RCC_I2S3_CLKSOURCE_SYSCLK</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_I2S3CLKSource_PLL3_VCO</SPL>
           <LL>LL_RCC_I2S3_CLKSOURCE_PLLI2S_VCO</LL>
         </LITERAL>		 
         <!-- ################ RCC_AHBPeriph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_AHBPeriph_SDIO</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_SDIO</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_OTG_FS</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_OTGFS</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_ETH_MAC</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_ETHMAC</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_ETH_MAC_Tx</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_ETHMACRX</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_ETH_MAC_Rx</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_ETHMACTX</LL>
         </LITERAL>
         <!-- ################################################################ -->

         <!-- ################ RCC_APB1Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB1Periph_BKP</SPL>
           <LL>LL_APB1_GRP1_PERIPH_BKP</LL>
         </LITERAL>
         <!-- ################################################################ -->

         <!-- ################ RCC_APB2Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB2Periph_AFIO</SPL>
           <LL>LL_APB2_GRP1_PERIPH_AFIO</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOA</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOA</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOB</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOB</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOC</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOC</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOD</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOD</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOE</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOF</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOF</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_GPIOG</SPL>
           <LL>LL_APB2_GRP1_PERIPH_GPIOG</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_IT_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_IT_PLL2RDY</SPL>
           <LL>LL_RCC_CIR_PLL2RDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_PLL3RDY</SPL>
           <LL>LL_RCC_CIR_PLL3RDYIE</LL>
         </LITERAL>
         <!-- ################################################################ -->
      </LITERALS>
      <STRUCTURES>
      </STRUCTURES>
      <FUNCTIONS>
         <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_PREDIV1" />
              <LL  NAME="N/A"                 
                   CMD0="LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLL_GetPrediv(), {UPD@SPL_PARAM_1})"/>
          </FEATURE>
         <FEATURE>
              <SPL NAME="RCC_PLLConfig"/>
              <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"                 
				   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"/>
          </FEATURE>		  
	  	  <FEATURE>
              <SPL NAME="RCC_PLL2Config"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR2,  RCC_CFGR2_PLL2MUL,  {CPY@SPL_PARAM_0})"  
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
	  	  <FEATURE>
              <SPL NAME="RCC_PLL3Config"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL, {CPY@SPL_PARAM_0})"  
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>		  
          <FEATURE>
              <SPL NAME="RCC_PLL2Cmd"
                   CMD0="EQU@SPL_PARAM_0=ENABLE" />
              <LL  NAME="LL_RCC_PLL2_Enable" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_PLL2Cmd" 
                   CMD0="EQU@SPL_PARAM_0=DISABLE" />
              <LL  NAME="LL_RCC_PLL2_Disable" />
          </FEATURE>	  
          <FEATURE>
              <SPL NAME="RCC_PLL3Cmd"
                   CMD0="EQU@SPL_PARAM_0=ENABLE" />
              <LL  NAME="LL_RCC_PLLI2S_Enable" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_PLL3Cmd" 
                   CMD0="EQU@SPL_PARAM_0=DISABLE" />
              <LL  NAME="LL_RCC_PLLI2S_Disable" />
          </FEATURE>	  
		 <FEATURE>
           <SPL NAME="RCC_MCOConfig" />
           <LL  NAME="LL_RCC_ConfigMCO"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>					   
         </FEATURE>	
	  	  <FEATURE>
              <SPL NAME="RCC_PREDIV1Config"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR2, (RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1), ({CPY@SPL_PARAM_0}|{CPY@SPL_PARAM_1}))"  
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>		 
	  	  <FEATURE>
              <SPL NAME="RCC_PREDIV2Config"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2, {CPY@SPL_PARAM_0})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
	      <FEATURE>
            <SPL NAME="RCC_OTGFSCLKConfig" />  
            <LL  NAME="LL_RCC_SetUSBClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>			  
	      <FEATURE>
            <SPL NAME="RCC_I2S2CLKConfig" />  
            <LL  NAME="LL_RCC_SetI2SClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>
		  <FEATURE>
            <SPL NAME="RCC_I2S3CLKConfig" />  
            <LL  NAME="LL_RCC_SetI2SClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>
	      <FEATURE>
            <SPL NAME="RCC_PLLConfig" />  
            <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                 CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"
                 CMD2="UPD@LL_PARAM_2={UPD@SPL_PARAM_2}"/>				   
          </FEATURE>
          <!-- ################ RCC_ITConfig expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL2RDY" 
                   CMD1="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_RCC_EnableIT_PLL2RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL2RDY" 
                   CMD1="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_RCC_DisableIT_PLL2RDY" />
          </FEATURE>

          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL3RDY" 
                   CMD1="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_RCC_EnableIT_PLLI2SRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL3RDY" 
                   CMD1="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_RCC_DisableIT_PLLI2SRDY" />
          </FEATURE>
		 <!-- ################ RCC_GetITStatus expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL2RDY"/>
              <LL  NAME="LL_RCC_IsActiveFlag_PLL2RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL3RDY"/>
              <LL  NAME="LL_RCC_IsActiveFlag_PLLI2SRDY" />
          </FEATURE>
		 <!-- ################ RCC_ClearITPendingBit expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL2RDY"/>
              <LL  NAME="LL_RCC_ClearFlag_PLL2RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL3RDY"/>
              <LL  NAME="LL_RCC_ClearFlag_PLLI2SRDY" />
          </FEATURE>		  
          <!-- ################################################################ -->
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->

    <!-- ################ STM32F30 ################ -->
    <VERSION NAME="RCC_VER_1_3_0">
      <LITERALS>
	     <LITERAL>
           <SPL>RCC_UART4CLK_PCLK</SPL>
           <LL>LL_RCC_UART4_CLKSOURCE_PCLK1</LL>	
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART4CLK_SYSCLK</SPL>
           <LL>LL_RCC_UART4_CLKSOURCE_SYSCLK</LL>	
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART4CLK_LSE</SPL>
           <LL>LL_RCC_UART4_CLKSOURCE_LSE</LL>	
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART4CLK_HSI</SPL>
           <LL>LL_RCC_UART4_CLKSOURCE_HSI</LL>	
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART5CLK_PCLK</SPL>
           <LL>LL_RCC_UART5_CLKSOURCE_PCLK1</LL>		
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART5CLK_SYSCLK</SPL>
           <LL>LL_RCC_UART5_CLKSOURCE_SYSCLK</LL>	
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART5CLK_LSE</SPL>
           <LL>LL_RCC_UART5_CLKSOURCE_LSE</LL>	
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_UART5CLK_HSI</SPL>
           <LL>LL_RCC_UART5_CLKSOURCE_HSI</LL>	
         </LITERAL>	  
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_OFF</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_HCLK</LL>	
         </LITERAL>       
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div1</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_1</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div2</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_2</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div4</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_4</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div6</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_6</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div8</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_8</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div10</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_10</LL>	
         </LITERAL> 
	     <LITERAL>
	       <SPL>RCC_ADC12PLLCLK_Div12</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_12</LL>	
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div16</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_16</LL>		
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div32</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_32</LL>		
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div64</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_64</LL>	
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div128</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_128</LL>	
         </LITERAL>
	     <LITERAL> 
	       <SPL>RCC_ADC12PLLCLK_Div256</SPL>
           <LL>LL_RCC_ADC12_CLKSRC_PLL_DIV_256</LL>	
         </LITERAL>	                        
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_OFF</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_HCLK</LL>		
         </LITERAL>       
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div1</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_1</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div2</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_2</LL>		
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div4</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_4</LL>		
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div6</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_6</LL>	
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div8</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_8</LL>		
         </LITERAL>  
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div10</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_10</LL>		
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div12</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_12</LL>	
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div16</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_16</LL>		
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div32</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_32</LL>		
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div64</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_64</LL>	
         </LITERAL> 
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div128</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_128</LL>	
         </LITERAL>
	     <LITERAL> 
	       <SPL>RCC_ADC34PLLCLK_Div256</SPL>
           <LL>LL_RCC_ADC34_CLKSRC_PLL_DIV_256</LL>		
         </LITERAL>	  
		 <LITERAL> 
		  <SPL>RCC_PLLMul_2</SPL>   
		  <LL>LL_RCC_PLL_MUL_2</LL> 
		 </LITERAL>
		 <LITERAL>
		  <SPL>RCC_PLLMul_3</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_3</LL> 
		 </LITERAL>
		 <LITERAL>                 		  
		  <SPL>RCC_PLLMul_4</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_4</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_5</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_5</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_6</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_6</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_7</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_7</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_8</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_8</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_9</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_9</LL> 
		 </LITERAL>
		 <LITERAL>                 		  
		  <SPL>RCC_PLLMul_10</SPL>  
		  <LL>LL_RCC_PLL_MUL_10</LL> 
		 </LITERAL>
		 <LITERAL>                  		  
		  <SPL>RCC_PLLMul_11</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_11</LL> 
		 </LITERAL>
		 <LITERAL>                   		  		                              		  
		  <SPL>RCC_PLLMul_12</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_12</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_13</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_13</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_14</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_14</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_15</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_15</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_16</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_16</LL> 
		 </LITERAL> 	  	  
        <LITERAL>
          <SPL>RCC_HRTIM1CLK_HCLK</SPL>       
          <LL>LL_RCC_HRTIM1_CLKSOURCE_PCLK2</LL> 
		</LITERAL>
        <LITERAL>                              
          <SPL>RCC_HRTIM1CLK_PLLCLK</SPL>     
          <LL>LL_RCC_HRTIM1_CLKSOURCE_PLL</LL>   
		</LITERAL>		
		
        <LITERAL>
          <SPL>RCC_TIM1CLK_PCLK</SPL>       
          <LL>LL_RCC_TIM1_CLKSOURCE_PCLK2</LL> 
		</LITERAL>
        <LITERAL>                              
          <SPL>RCC_TIM1CLK_PLLCLK</SPL>     
          <LL>LL_RCC_TIM1_CLKSOURCE_PLL</LL>   
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM8CLK_PCLK</SPL>       
          <LL>LL_RCC_TIM8_CLKSOURCE_PCLK2</LL> 
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM8CLK_PLLCLK</SPL>     
          <LL>LL_RCC_TIM8_CLKSOURCE_PLL</LL>   
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM15CLK_PCLK</SPL>      
          <LL>LL_RCC_TIM15_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM15CLK_PLLCLK</SPL>    
          <LL>LL_RCC_TIM15_CLKSOURCE_PLL</LL>  
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM16CLK_PCLK</SPL>      
          <LL>LL_RCC_TIM16_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM16CLK_PLLCLK</SPL>    
          <LL>LL_RCC_TIM16_CLKSOURCE_PLL</LL>  
		</LITERAL>
         <LITERAL>                                    
          <SPL>RCC_TIM17CLK_PCLK</SPL>      
          <LL>LL_RCC_TIM17_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM17CLK_PLLCLK</SPL>    
          <LL>LL_RCC_TIM17_CLKSOURCE_PLL</LL>  
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM20CLK_PCLK</SPL>      
          <LL>LL_RCC_TIM20_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM20CLK_PLLCLK</SPL>    
          <LL>LL_RCC_TIM20_CLKSOURCE_PLL</LL>  
		  </LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM2CLK_PCLK</SPL>       
          <LL>LL_RCC_TIM2_CLKSOURCE_PCLK1</LL> 
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM2CLK_PLLCLK</SPL>     
          <LL>LL_RCC_TIM2_CLKSOURCE_PLL</LL>   
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM3TIM4CLK_PCLK</SPL>   
          <LL>LL_RCC_TIM34_CLKSOURCE_PCLK1</LL>
		  </LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM3CLK_HCLK</SPL>   
          <LL>LL_RCC_TIM34_CLKSOURCE_PCLK1</LL>
		  </LITERAL>
        <LITERAL> 		
          <SPL>RCC_TIM3TIM4CLK_PLLCLK</SPL> 
          <LL>LL_RCC_TIM34_CLKSOURCE_PLL</LL>  
		</LITERAL>	
        <LITERAL> 		
          <SPL>RCC_TIM3CLK_PLLCLK</SPL> 
          <LL>LL_RCC_TIM34_CLKSOURCE_PLL</LL>  
		</LITERAL>		
        <LITERAL>
          <SPL>RCC_TIM1CLK_HCLK</SPL>       
          <LL>LL_RCC_TIM1_CLKSOURCE_PCLK2</LL> 
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM8CLK_HCLK</SPL>       
          <LL>LL_RCC_TIM8_CLKSOURCE_PCLK2</LL> 
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM15CLK_HCLK</SPL>      
          <LL>LL_RCC_TIM15_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM16CLK_HCLK</SPL>      
          <LL>LL_RCC_TIM16_CLKSOURCE_PCLK2</LL>
		</LITERAL>
         <LITERAL>                                    
          <SPL>RCC_TIM17CLK_HCLK</SPL>      
          <LL>LL_RCC_TIM17_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM20CLK_HCLK</SPL>      
          <LL>LL_RCC_TIM20_CLKSOURCE_PCLK2</LL>
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM2CLK_HCLK</SPL>       
          <LL>LL_RCC_TIM2_CLKSOURCE_PCLK1</LL> 
		</LITERAL>
        <LITERAL>                                    
          <SPL>RCC_TIM3TIM4CLK_PCLK</SPL>   
          <LL>LL_RCC_TIM34_CLKSOURCE_PCLK1</LL>
		  </LITERAL>	
        <LITERAL>                                    
          <SPL>RCC_TIM3CLK_HCLK</SPL>   
          <LL>LL_RCC_TIM34_CLKSOURCE_PCLK1</LL>
		</LITERAL>		  
         <!-- ################ RCC_AHBPeriph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_AHBPeriph_GPIOH</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_GPIOH</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_FMC</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_FMC</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_ADC12</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_ADC12</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_ADC34</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_ADC34</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_APB1Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB1Periph_CAN1</SPL>
           <LL>LL_APB1_GRP1_PERIPH_CAN</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_APB2Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM20</SPL>
           <LL>LL_APB2_GRP1_PERIPH_TIM20</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_HRTIM1</SPL>
           <LL>LL_APB2_GRP1_PERIPH_HRTIM1</LL>
         </LITERAL>
         <!-- ################################################################ -->
      </LITERALS>
      <STRUCTURES>
      </STRUCTURES>
      <FUNCTIONS>
          <FEATURE>
              <SPL NAME="RCC_GetFlagStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_FLAG_MCOF"/>
              <LL  NAME="LL_RCC_IsActiveFlag_MCO1" />
          </FEATURE>	  
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_PREDIV1" />
              <LL  NAME="N/A"                 
                   CMD0="LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, {UPD@SPL_PARAM_1},LL_RCC_PLL_GetPrediv())"/>
          </FEATURE>	
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_HSI" />
              <LL  NAME="N/A"                 
                   CMD0="LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, {UPD@SPL_PARAM_1},LL_RCC_PLL_GetPrediv())"/>
          </FEATURE>		  
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_HSI_Div2" />
              <LL  NAME="N/A"                 
                   CMD0="LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, {UPD@SPL_PARAM_1},LL_RCC_PREDIV_DIV_2)"/>
          </FEATURE>	  
		  <FEATURE>
           <SPL NAME="RCC_MCOConfig" />
           <LL  NAME="LL_RCC_ConfigMCO"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
		        CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}" />				
          </FEATURE>		  
	  	  <FEATURE>
            <SPL NAME="RCC_TIMCLKConfig" />  
            <LL  NAME="LL_RCC_SetTIMClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>
	  	  <FEATURE>
            <SPL NAME="RCC_HRTIM1CLKConfig" />  
            <LL  NAME="LL_RCC_SetHRTIMClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>		  
	  	  <FEATURE>
            <SPL NAME="RCC_PLLConfig" />  
            <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                 CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"
                 CMD2="UPD@LL_PARAM_2={UPD@SPL_PARAM_2}"/>				   
          </FEATURE>
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->
    
    <!-- ################ STM32F37 ################ -->
    <VERSION NAME="RCC_VER_1_3_7">
      <LITERALS>
          <LITERAL>
	     	<SPL>RCC_PLLSource_HSI_Div2</SPL>
            <LL>LL_RCC_PLLSOURCE_HSI_DIV_2</LL>
		  </LITERAL>	  
		 <LITERAL> 
		  <SPL>RCC_PLLMul_2</SPL>   
		  <LL>LL_RCC_PLL_MUL_2</LL> 
		 </LITERAL>
		 <LITERAL>
		  <SPL>RCC_PLLMul_3</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_3</LL> 
		 </LITERAL>
		 <LITERAL>                 		  
		  <SPL>RCC_PLLMul_4</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_4</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_5</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_5</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_6</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_6</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_7</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_7</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_8</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_8</LL> 
		 </LITERAL>
		 <LITERAL>                 
		  <SPL>RCC_PLLMul_9</SPL>   		   
		  <LL>LL_RCC_PLL_MUL_9</LL> 
		 </LITERAL>
		 <LITERAL>                 		  
		  <SPL>RCC_PLLMul_10</SPL>  
		  <LL>LL_RCC_PLL_MUL_10</LL> 
		 </LITERAL>
		 <LITERAL>                  		  
		  <SPL>RCC_PLLMul_11</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_11</LL> 
		 </LITERAL>
		 <LITERAL>                   		  		                              		  
		  <SPL>RCC_PLLMul_12</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_12</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_13</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_13</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_14</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_14</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_15</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_15</LL> 
		 </LITERAL>
		 <LITERAL>                   
		  <SPL>RCC_PLLMul_16</SPL>    		  
		  <LL>LL_RCC_PLL_MUL_16</LL> 
		 </LITERAL> 	  
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div2</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_2</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div4</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_4</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div6</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_6</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div8</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_8</LL>
            </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div10</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_10</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div12</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_12</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div14</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_14</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div16</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_16</LL>
            </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div20</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_20</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div24</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_24</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div28</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_28</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div32</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_32</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div36</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_36</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div40</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_40</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div44</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_44</LL>
         </LITERAL>
	     <LITERAL>
              <SPL>RCC_SDADCCLK_SYSCLK_Div48</SPL>
              <LL>LL_RCC_SDADC_CLKSRC_SYS_DIV_48</LL>
         </LITERAL>	  
	  
         <!-- ################ RCC_APB1Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB1Periph_TIM18</SPL>
           <LL>LL_APB1_GRP1_PERIPH_TIM18</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_CAN1</SPL>
           <LL>LL_APB1_GRP1_PERIPH_CAN</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_APB2Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB2Periph_SDADC1</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SDADC1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SDADC2</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SDADC2</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SDADC3</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SDADC3</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM19</SPL>
           <LL>LL_APB2_GRP1_PERIPH_TIM19</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_TIM20</SPL>
           <LL>LL_APB2_GRP1_PERIPH_TIM20</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_HRTIM1</SPL>
           <LL>LL_APB2_GRP1_PERIPH_HRTIM1</LL>
         </LITERAL>
         <!-- ################################################################ -->
      </LITERALS>
      <STRUCTURES>
      </STRUCTURES>
      <FUNCTIONS>
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_PREDIV1" />
              <LL  NAME="N/A"                 
                   CMD0="LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLL_GetPrediv(), {UPD@SPL_PARAM_1})"/>
          </FEATURE>		  
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"
			       CMD0="EQU@SPL_PARAM_0=RCC_PLLSource_HSI_Div2" />
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, {UPD@SPL_PARAM_0} | {UPD@SPL_PARAM_1})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
	  	  <FEATURE>
            <SPL NAME="RCC_PLLConfig" />  
            <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                 CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"/>				   
         </FEATURE>	  
	  	  <FEATURE>
          <SPL NAME="RCC_MCOConfig"/>
          <LL  NAME="N/A"                 
               CMD0="MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_MCOSEL, {UPD@SPL_PARAM_0})" 
               LOG="Migration is ensured using direct access register." />   
          </FEATURE>
	  	  <FEATURE>
            <SPL NAME="RCC_SDADCCLKConfig" />  
            <LL  NAME="LL_RCC_SetSDADCClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>	  
	  	  <FEATURE>
            <SPL NAME="RCC_PLLConfig" />  
            <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                 CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"
                 CMD2="UPD@LL_PARAM_2={UPD@SPL_PARAM_2}"/>				   
          </FEATURE>
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->
    
    <!-- ################ STM32F4 ################ -->
    <VERSION NAME="RCC_VER_1_4_0">
      <LITERALS>
         <LITERAL>
           <SPL>RCC_I2SAPBCLKSOURCE_PLLR</SPL>
           <LL>LL_RCC_I2S1_CLKSOURCE_PLL</LL>		   
         </LITERAL>	   
         <LITERAL>
           <SPL>RCC_I2SAPBCLKSOURCE_EXT</SPL>
           <LL>LL_RCC_I2S1_CLKSOURCE_PIN</LL>		   
         </LITERAL>	   
         <LITERAL>
           <SPL>RCC_I2SAPBCLKSOURCE_PLLSRC</SPL>
           <LL>LL_RCC_I2S1_CLKSOURCE_PLLSRC</LL>		   
         </LITERAL>	
         <LITERAL>
           <SPL>RCC_SYSCLKSource_PLLRCLK</SPL>
           <LL>LL_RCC_SYS_CLKSOURCE_PLLR</LL>		   
         </LITERAL>	
         <LITERAL>
           <SPL>RCC_SYSCLKSource_PLLPCLK</SPL>
           <LL>LL_RCC_SYS_CLKSOURCE_PLLP</LL>		   
         </LITERAL>		 
		 <LITERAL>
		   <SPL>RCC_PLLSource_HSI</SPL>
           <LL>LL_RCC_PLLSOURCE_HSI</LL>
		 </LITERAL>
		 <LITERAL>
           <SPL>RCC_PLLSource_HSE</SPL>
           <LL>LL_RCC_PLLSOURCE_HSE</LL>
         </LITERAL>	  
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_PLLI2SR</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PLLSAI</LL>
         </LITERAL> 
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_PLLI2S</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PLLI2S</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_PLL</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PLL</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_PLLI2S_R</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PLLI2S</LL>
         </LITERAL>       
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_I2SCKIN</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PIN</LL>
         </LITERAL>          
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_PLLR</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PLL</LL>
         </LITERAL> 		 
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_HSI_HSE</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PLLSRC</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_Ext</SPL>
	      <LL>LL_RCC_SAI1_A_CLKSOURCE_PIN</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_PLLI2SR</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLLSAI</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_PLLI2S</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLLI2S</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_PLLSAI</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLLSAI</LL>
         </LITERAL>		 
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_Ext</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PIN</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_PLL</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLL</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_PLLI2S_R</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLLI2S</LL>  
		 </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_I2SCKIN</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PIN</LL>
         </LITERAL>     
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_PLLR</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLL</LL>
         </LITERAL> 		 
	     <LITERAL>
	      <SPL>RCC_SAIBCLKSource_HSI_HSE</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLLSRC</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_PLLSAI</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PLLSAI</LL>
         </LITERAL>
	     <LITERAL>
	      <SPL>RCC_SAIACLKSource_Ext</SPL>
	      <LL>LL_RCC_SAI1_B_CLKSOURCE_PIN</LL>
         </LITERAL>
  	     <LITERAL>
           <SPL>RCC_DFSDMCLKSource_APB</SPL>
           <LL>LL_RCC_DFSDM1_CLKSOURCE_PCLK2</LL>
         </LITERAL>
  	     <LITERAL>
           <SPL>RCC_DFSDMCLKSource_SYS</SPL>
           <LL>LL_RCC_DFSDM1_CLKSOURCE_SYSCLK</LL>
         </LITERAL>		 
  	     <LITERAL>
           <SPL>RCC_DFSDM1CLKSource_APB</SPL>
           <LL>LL_RCC_DFSDM2_CLKSOURCE_PCLK2</LL>
         </LITERAL>
  	     <LITERAL>
           <SPL>RCC_DFSDM1CLKSource_SYS</SPL>
           <LL>LL_RCC_DFSDM2_CLKSOURCE_SYSCLK</LL>
         </LITERAL>		 
  	     <LITERAL>		 
           <SPL>RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1</SPL>
           <LL>LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1</LL>
         </LITERAL>
  	     <LITERAL>
           <SPL>RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2</SPL>
           <LL>LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2</LL>
         </LITERAL>
  	     <LITERAL>
           <SPL>RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1</SPL>
           <LL>LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1</LL>
         </LITERAL>
  	     <LITERAL>
           <SPL>RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2</SPL>
           <LL>LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2</LL>
         </LITERAL>		 
  	     <LITERAL>
           <SPL>RCC_LPTIM1CLKSOURCE_PCLK</SPL>
           <LL>LL_RCC_LPTIM1_CLKSOURCE_PCLK1</LL>
         </LITERAL>
 	     <LITERAL>
           <SPL>RCC_LPTIM1CLKSOURCE_HSI</SPL>
           <LL>LL_RCC_LPTIM1_CLKSOURCE_HSI</LL>
         </LITERAL>
 	     <LITERAL>
           <SPL>RCC_LPTIM1CLKSOURCE_LSI</SPL>
           <LL>LL_RCC_LPTIM1_CLKSOURCE_LSI</LL>
         </LITERAL>
 	     <LITERAL>
           <SPL>RCC_LPTIM1CLKSOURCE_LSE</SPL>
           <LL>LL_RCC_LPTIM1_CLKSOURCE_LSE</LL>
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_FMPI2C1CLKSource_APB1</SPL>
           <LL>LL_RCC_FMPI2C1_CLKSOURCE_PCLK1</LL>
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_FMPI2C1CLKSource_SYSCLK</SPL>
           <LL>LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK</LL>
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_FMPI2C1CLKSource_HSI</SPL>
           <LL>LL_RCC_FMPI2C1_CLKSOURCE_HSI</LL>
         </LITERAL>		 
	     <LITERAL>
           <SPL>RCC_TIMPrescDesactivated</SPL>
           <LL>LL_RCC_TIM_PRESCALER_TWICE</LL>
         </LITERAL>	 	
	     <LITERAL>
           <SPL>RCC_TIMPrescActivated</SPL>
           <LL>LL_RCC_TIM_PRESCALER_FOUR_TIMES</LL>
         </LITERAL>	 		 
	     <LITERAL>
           <SPL>RCC_PLLSAIDivR_Div2</SPL>
           <LL>LL_RCC_PLLSAIDIVR_DIV_2</LL>
         </LITERAL>
		 <LITERAL>
           <SPL>RCC_PLLSAIDivR_Div4</SPL>
           <LL>LL_RCC_PLLSAIDIVR_DIV_4</LL>
         </LITERAL>
	     <LITERAL>
           <SPL>RCC_PLLSAIDivR_Div8</SPL>
           <LL>LL_RCC_PLLSAIDIVR_DIV_8</LL>
         </LITERAL>
		 <LITERAL>
           <SPL>RCC_PLLSAIDivR_Div16</SPL>
           <LL>LL_RCC_PLLSAIDIVR_DIV_16</LL>
         </LITERAL>		 
	     <LITERAL>
           <SPL>RCC_CECCLKSource_HSIDiv488</SPL>
           <LL>LL_RCC_CEC_CLKSOURCE_HSI_DIV488</LL>
         </LITERAL>
		  <LITERAL>
           <SPL>RCC_CECCLKSource_LSE</SPL>
           <LL>LL_RCC_CEC_CLKSOURCE_LSE</LL>
         </LITERAL>		  
	     <LITERAL>
           <SPL>RCC_SDIOCLKSource_48MHZ</SPL>
           <LL>LL_RCC_SDIO_CLKSOURCE_PLL48CLK</LL>
         </LITERAL>
		  <LITERAL>
           <SPL>RCC_SDIOCLKSource_SYSCLK</SPL>
           <LL>LL_RCC_SDIO_CLKSOURCE_SYSCLK</LL>
         </LITERAL>		  
	     <LITERAL>
           <SPL>RCC_DSICLKSource_PHY</SPL>
           <LL>LL_RCC_DSI_CLKSOURCE_PHY</LL>
         </LITERAL>
		  <LITERAL>
           <SPL>RCC_DSICLKSource_PLLR</SPL>
           <LL>LL_RCC_DSI_CLKSOURCE_PLL</LL>
         </LITERAL>	  
	     <LITERAL>
           <SPL>RCC_48MHZCLKSource_PLL</SPL>
           <LL>LL_RCC_CK48M_CLKSOURCE_PLL</LL>
         </LITERAL>
		  <LITERAL>
           <SPL>RCC_48MHZCLKSource_PLLSAI</SPL>
           <LL>LL_RCC_CK48M_CLKSOURCE_PLLSAI</LL>
         </LITERAL>	
		  <LITERAL>
           <SPL>RCC_CK48CLKSOURCE_PLLQ</SPL>
           <LL>LL_RCC_CK48M_CLKSOURCE_PLLSAI</LL>
         </LITERAL> 
		  <LITERAL>
           <SPL>LL_RCC_CK48M_CLKSOURCE_PLLI2S</SPL>
           <LL>LL_RCC_CK48M_CLKSOURCE_PLLI2S</LL>
         </LITERAL> 		 
	     <LITERAL>
           <SPL>RCC_SPDIFRXCLKSource_PLLR</SPL>
           <LL>LL_RCC_SPDIFRX1_CLKSOURCE_PLL</LL>
         </LITERAL>
		  <LITERAL>
           <SPL>RCC_SPDIFRXCLKSource_PLLI2SP</SPL>
           <LL>LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S</LL>
         </LITERAL>
		 
         <!-- ################ RCC_AHB1Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_AHB1Periph_GPIOJ</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_GPIOJ</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB1Periph_GPIOK</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_GPIOK</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB1Periph_GPIOK</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_GPIOK</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB1Periph_SRAM3</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_SRAM3</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB1Periph_CCMDATARAMEN</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_CCMDATARAM</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB1Periph_DMA2D</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_DMA2D</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB1Periph_RNG</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_RNG</LL>
         </LITERAL>
         <!-- ################################################################ -->

         <!-- ################ RCC_AHB3Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_AHB3Periph_FMC</SPL>
           <LL>LL_AHB3_GRP1_PERIPH_FMC</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_AHB3Periph_QSPI</SPL>
           <LL>LL_AHB3_GRP1_PERIPH_QSPI</LL>
         </LITERAL>
         <!-- ################################################################ -->
    
         <!-- ################ RCC_APB1Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB1Periph_LPTIM1</SPL>
           <LL>LL_APB1_GRP1_PERIPH_LPTIM1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_SPDIFRX</SPL>
           <LL>LL_APB1_GRP1_PERIPH_SPDIFRX</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_FMPI2C1</SPL>
           <LL>LL_APB1_GRP1_PERIPH_FMPI2C1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_CAN3</SPL>
           <LL>LL_APB1_GRP1_PERIPH_CAN3</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_UART7</SPL>
           <LL>LL_APB1_GRP1_PERIPH_UART7</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_UART8</SPL>
           <LL>LL_APB1_GRP1_PERIPH_UART8</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <!-- ################ RCC_APB2Periph_xxx expressions ################ -->
         <LITERAL>
           <SPL>RCC_APB2Periph_EXTIT</SPL>
           <LL>LL_APB2_GRP1_PERIPH_EXTI</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SPI5</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SPI5</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SPI6</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SPI6</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SAI1</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SAI1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_SAI2</SPL>
           <LL>LL_APB2_GRP1_PERIPH_SAI2</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_LTDC</SPL>
           <LL>LL_APB2_GRP1_PERIPH_LTDC</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_DSI</SPL>
           <LL>LL_APB2_GRP1_PERIPH_DSI</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_DFSDM1</SPL>
           <LL>LL_APB2_GRP1_PERIPH_DFSDM1</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_DFSDM2</SPL>
           <LL>LL_APB2_GRP1_PERIPH_DFSDM2</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_UART9</SPL>
           <LL>LL_APB2_GRP1_PERIPH_UART9</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_UART10</SPL>
           <LL>LL_APB2_GRP1_PERIPH_UART10</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB2Periph_DFSDM</SPL>
           <LL>LL_APB2_GRP1_PERIPH_DFSDM1</LL>
         </LITERAL>
         <!-- ################################################################ -->
         <LITERAL>
           <SPL>RCC_IT_PLLSAIRDY</SPL>
           <LL>LL_RCC_CIR_PLLSAIRDYIE</LL>
         </LITERAL>
      </LITERALS>
      <STRUCTURES>
      </STRUCTURES>
      <FUNCTIONS>
          <FEATURE>
              <SPL NAME="RCC_GetFlagStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_FLAG_PLLSAIRDY"/>
              <LL  NAME="LL_RCC_PLLSAI_IsReady" />
          </FEATURE>	  
	      <FEATURE>
              <SPL NAME="RCC_PLLConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR, {UPD@SPL_PARAM_0} | {CPY@SPL_PARAM_1} &lt;&lt; RCC_PLLCFGR_PLLM_Pos | {CPY@SPL_PARAM_2} &lt;&lt; RCC_PLLCFGR_PLLN_Pos | {CPY@SPL_PARAM_3} &lt;&lt; RCC_PLLCFGR_PLLP_Pos | {CPY@SPL_PARAM_4} &lt;&lt; RCC_PLLCFGR_PLLQ_Pos| {CPY@SPL_PARAM_5} &lt;&lt; RCC_PLLCFGR_PLLR_Pos)" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
		  <FEATURE>
              <SPL NAME="RCC_PLLI2SConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SQ | RCC_PLLI2SCFGR_PLLI2SR, {CPY@SPL_PARAM_0} &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos | {CPY@SPL_PARAM_1} &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos| {CPY@SPL_PARAM_2} &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)" 
				   LOG="Migration is ensured using direct access register." />				   
          </FEATURE>	  
	      <FEATURE>
              <SPL NAME="RCC_PLLSAIConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIP | RCC_PLLSAICFGR_PLLSAIQ | RCC_PLLSAICFGR_PLLSAIR, {CPY@SPL_PARAM_0} &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos | {CPY@SPL_PARAM_1} &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos | {CPY@SPL_PARAM_2} &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos| {CPY@SPL_PARAM_3} &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos)" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
         <FEATURE>
             <SPL NAME="RCC_PLLSAICmd"
                  CMD0="EQU@SPL_PARAM_0=ENABLE"/>
             <LL  NAME="LL_RCC_PLLSAI_Enable" />
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_PLLSAICmd"
                  CMD0="EQU@SPL_PARAM_0=DISABLE"/>
             <LL  NAME="LL_RCC_PLLSAI_Disable" />
         </FEATURE>	  
	  	  <FEATURE>
              <SPL NAME="RCC_SAIPLLI2SClkDivConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, ({CPY@SPL_PARAM_0} - 1))" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>
		  <FEATURE>
              <SPL NAME="RCC_SAIPLLSAIClkDivConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ,  ({CPY@SPL_PARAM_0} - 1) &lt;&lt; 8)" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>
		  <FEATURE>
              <SPL NAME="RCC_SAIPLLI2SRClkDivConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR,({CPY@SPL_PARAM_0} - 1))" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>
		  <FEATURE>
              <SPL NAME="RCC_SAIPLLRClkDivConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLDIVR, (({CPY@SPL_PARAM_0} - 1) &lt;&lt; 8))" 
				   LOG="Migration is ensured using direct access register." />
         </FEATURE>		  
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI1"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_PLLSAI"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI1_CLKSOURCE_PLLSAI"/>				 
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI1"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_PLLI2S"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI1_CLKSOURCE_PLLI2S"/>				 
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI1"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_PLL"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI1_CLKSOURCE_PLL"/>				 
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI2"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_PLLSAI"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI2_CLKSOURCE_PLLSAI"/>				 
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI2"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_PLLI2S"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI2_CLKSOURCE_PLLI2S"/>				 
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI2"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_PLL"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI2_CLKSOURCE_PLL"/>				 
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI1"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_HSI_HSE"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI1_CLKSOURCE_PIN"/>				 
         </FEATURE>		 
         <FEATURE>
             <SPL NAME="RCC_SAICLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_SAIInstance_SAI2"
                  CMD1="EQU@SPL_PARAM_1=RCC_SAICLKSource_HSI_HSE"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0=LL_RCC_SAI2_CLKSOURCE_PLLSRC"/>				 
         </FEATURE>			 
		 <FEATURE>
             <SPL NAME="RCC_SAIBlockACLKConfig"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				 
         </FEATURE>	
		 <FEATURE>
             <SPL NAME="RCC_SAIBlockBCLKConfig"/>				  
             <LL  NAME="LL_RCC_SetSAIClockSource"
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				 
         </FEATURE>	 
         <FEATURE>
             <SPL NAME="RCC_DFSDMCLKConfig"/>
             <LL  NAME="LL_RCC_SetDFSDMClockSource"
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				 
         </FEATURE>			 
         <FEATURE>
             <SPL NAME="RCC_DFSDM1ACLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1"/>
             <LL  NAME="LL_RCC_SetDFSDMAudioClockSource"
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				 
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_DFSDM1ACLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2"/>
             <LL  NAME="LL_RCC_SetDFSDMAudioClockSource" 
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
         </FEATURE>	
         <FEATURE>
             <SPL NAME="RCC_DFSDM2ACLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1"/>
             <LL  NAME="LL_RCC_SetDFSDMAudioClockSource"
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				 
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_DFSDM2ACLKConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2"/>
             <LL  NAME="LL_RCC_SetDFSDMAudioClockSource" 
                  CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>	
         </FEATURE>	 
         <FEATURE>
             <SPL NAME="RCC_MCO1Cmd"
                  CMD0="EQU@SPL_PARAM_0=ENABLE"/>
             <LL  NAME="LL_RCC_MCO1_Enable" />
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_MCO2Cmd"
                  CMD0="EQU@SPL_PARAM_0=ENABLE"/>
             <LL  NAME="LL_RCC_MCO2_Enable" />
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_MCO1Cmd"
                  CMD0="EQU@SPL_PARAM_0=DISABLE"/>
             <LL  NAME="LL_RCC_MCO1_Disable" />
         </FEATURE>		
         <FEATURE>
             <SPL NAME="RCC_MCO2Cmd"
                  CMD0="EQU@SPL_PARAM_0=DISABLE"/>
             <LL  NAME="LL_RCC_MCO2_Disable" />
         </FEATURE>			 
	  	 <FEATURE>
            <SPL NAME="RCC_LPTIM1ClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetLPTIMClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
         </FEATURE>		  
	  	 <FEATURE>
            <SPL NAME="RCC_FMPI2C1ClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetFMPI2CClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
         </FEATURE>		  
	  	 <FEATURE>
            <SPL NAME="RCC_TIMCLKPresConfig" />  
            <LL  NAME="LL_RCC_SetTIMPrescaler"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
         </FEATURE>	  
	      <FEATURE>
              <SPL NAME="RCC_LTDCCLKDivConfig"/>
              <LL  NAME="N/A"                 
                   CMD0="MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, {UPD@SPL_PARAM_0})" 
				   LOG="Migration is ensured using direct access register." />
          </FEATURE>	  
	  	 <FEATURE>
            <SPL NAME="RCC_CECClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetCECClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
         </FEATURE>
         <FEATURE>
             <SPL NAME="RCC_LSEModeConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_LSE_LOWPOWER_MODE"/>
             <LL  NAME="LL_RCC_LSE_DisableHighDriveMode" />
         </FEATURE>	  
         <FEATURE>
             <SPL NAME="RCC_LSEModeConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_LSE_HIGHDRIVE_MODE"/>
             <LL  NAME="LL_RCC_LSE_EnableHighDriveMode" />
         </FEATURE>	 		 
	      <FEATURE>
            <SPL NAME="RCC_DSIClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetDSIClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>
	      <FEATURE>
            <SPL NAME="RCC_48MHzClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetCK48MClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>
	      <FEATURE>
            <SPL NAME="RCC_SDIOClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetSDIOClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>		  
	      <FEATURE>
            <SPL NAME="RCC_SPDIFRXClockSourceConfig" />  
            <LL  NAME="LL_RCC_SetSPDIFRXClockSource"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"/>				   
          </FEATURE>
	  	  <FEATURE>
           <SPL NAME="RCC_ClearITPendingBit"
                CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLSAIRDY"/>
           <LL  NAME="LL_RCC_ClearFlag_PLLSAIRDY" />
          </FEATURE>
	      <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLSAIRDY"/>
              <LL  NAME="LL_RCC_IsActiveFlag_PLLSAIRDY" />
          </FEATURE>
	  	  <FEATURE>
            <SPL NAME="RCC_PLLConfig" />  
            <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"  
                 CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                 CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"
                 CMD2="UPD@LL_PARAM_2={UPD@SPL_PARAM_2}"/>				   
         </FEATURE>
         <FEATURE>
             <SPL NAME="RCC_ITConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLSAIRDY" 
                  CMD1="EQU@SPL_PARAM_1=ENABLE" />
             <LL  NAME="LL_RCC_EnableIT_PLLSAIRDY" />
         </FEATURE>
         <FEATURE>
             <SPL NAME="RCC_ITConfig"
                  CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLSAIRDY" 
                  CMD1="EQU@SPL_PARAM_1=DISABLE" />
             <LL  NAME="LL_RCC_DisableIT_PLLSAIRDY" />
         </FEATURE>
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->

    <!-- ################ STM32L1 ################ -->
    <VERSION NAME="RCC_VER_3_1_0">
         <LITERALS>
           <LITERAL>
             <SPL>RCC_SYSCLKSource_MSI</SPL>
             <LL>LL_RCC_SYS_CLKSOURCE_MSI</LL>		   
           </LITERAL>		 
		   <LITERAL>
		    <SPL>RCC_PLLSource_HSI</SPL>
            <LL>LL_RCC_PLLSOURCE_HSI</LL>
		  </LITERAL>
		  <LITERAL>
            <SPL>RCC_PLLSource_HSE</SPL>
            <LL>LL_RCC_PLLSOURCE_HSE</LL>
          </LITERAL>
          <LITERAL>
           <SPL>RCC_PLLMul_3</SPL>
           <LL>LL_RCC_PLL_MUL_3</LL>
          </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_4</SPL>
           <LL>LL_RCC_PLL_MUL_4</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_6</SPL> 
           <LL>LL_RCC_PLL_MUL_6</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_8</SPL> 
           <LL>LL_RCC_PLL_MUL_8</LL>
         </LITERAL>
         <LITERAL>
            <SPL>RCC_PLLMul_12</SPL> 
            <LL>LL_RCC_PLL_MUL_12</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_16</SPL> 
           <LL>LL_RCC_PLL_MUL_16</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_24</SPL> 
           <LL>LL_RCC_PLL_MUL_24</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_32</SPL> 
           <LL>LL_RCC_PLL_MUL_32</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLMul_48</SPL> 
           <LL>LL_RCC_PLL_MUL_48</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLDiv_2</SPL> 
           <LL>LL_RCC_PLL_DIV_2</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLDiv_3</SPL> 
           <LL>LL_RCC_PLL_DIV_3</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_PLLDiv_4</SPL>          
           <LL>LL_RCC_PLL_DIV_4</LL>
		 </LITERAL>
		 <LITERAL>
	       <SPL>RCC_MSIRange_0</SPL>
           <LL>LL_RCC_MSIRANGE_0</LL>
	     </LITERAL>
		 <LITERAL>
	       <SPL>RCC_MSIRange_1</SPL>
           <LL>LL_RCC_MSIRANGE_1</LL>
	     </LITERAL>
		 <LITERAL>
	       <SPL>RCC_MSIRange_2</SPL>
           <LL>LL_RCC_MSIRANGE_2</LL>
	     </LITERAL>
		 <LITERAL>
	       <SPL>RCC_MSIRange_3</SPL>
           <LL>LL_RCC_MSIRANGE_3</LL>
	     </LITERAL>
		 		 <LITERAL>
	       <SPL>RCC_MSIRange_4</SPL>
           <LL>LL_RCC_MSIRANGE_4</LL>
	     </LITERAL>
		 <LITERAL>
	       <SPL>RCC_MSIRange_5</SPL>
           <LL>LL_RCC_MSIRANGE_5</LL>
	     </LITERAL>
		 <LITERAL>
	       <SPL>RCC_MSIRange_6</SPL>
           <LL>LL_RCC_MSIRANGE_6</LL>
	     </LITERAL>
         <LITERAL>
           <SPL>RCC_AHBPeriph_AES</SPL>
           <LL>LL_AHB1_GRP1_PERIPH_CRYP</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_LCD</SPL>
           <LL>LL_APB1_GRP1_PERIPH_LCD</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_APB1Periph_COMP</SPL>
           <LL>LL_APB1_GRP1_PERIPH_COMP</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_LSIRDY</SPL>
           <LL>LL_RCC_CIR_LSIRDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_LSERDY</SPL>
           <LL>LL_RCC_CIR_LSERDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_HSIRDY</SPL>
           <LL>LL_RCC_CIR_HSIRDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_HSERDY</SPL>
           <LL>LL_RCC_CIR_HSERDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_PLLRDY</SPL>
           <LL>LL_RCC_CIR_PLLRDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_MSIRDY</SPL>
           <LL>LL_RCC_CIR_MSIRDYIE</LL>
         </LITERAL>
         <LITERAL>
           <SPL>RCC_IT_LSECSS</SPL>
           <LL>LL_RCC_CIR_LSECSSIE</LL>
         </LITERAL>
      </LITERALS>
      <STRUCTURES>
      </STRUCTURES>
      <FUNCTIONS>
       <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_MSIRDY"/>
           <LL  NAME="LL_RCC_MSI_IsReady" />
       </FEATURE>
	          <FEATURE>
           <SPL NAME="RCC_GetFlagStatus"
                CMD0="EQU@SPL_PARAM_0=RCC_FLAG_LSECSS"/>
           <LL  NAME="LL_RCC_LSE_IsCSSDetected" />
       </FEATURE>	  
		  <FEATURE>
           <SPL NAME="RCC_MCOConfig" />
           <LL  NAME="LL_RCC_ConfigMCO"
		        CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
		        CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}" />				 
          </FEATURE>	  
	  	   <FEATURE>
              <SPL NAME="RCC_LSEClockSecuritySystemCmd"
			       CMD0="EQU@SPL_PARAM_0=ENABLE" /> 
              <LL  NAME="LL_RCC_LSE_EnableCSS"/>				   
          </FEATURE>	
	  	   <FEATURE>
              <SPL NAME="RCC_LSEClockSecuritySystemCmd"
			       CMD0="EQU@SPL_PARAM_0=DISABLE" /> 
              <LL  NAME="LL_RCC_LSE_DisableCSS"/>				   
          </FEATURE>	  
	  	   <FEATURE>
              <SPL NAME="RCC_RTCResetCmd"
			       CMD0="EQU@SPL_PARAM_0=ENABLE" /> 
              <LL  NAME="LL_RCC_ForceBackupDomainReset"/>				   
          </FEATURE>	
	  	   <FEATURE>
              <SPL NAME="RCC_RTCResetCmd"
			       CMD0="EQU@SPL_PARAM_0=DISABLE" /> 
              <LL  NAME="LL_RCC_ReleaseBackupDomainReset"/>				   
          </FEATURE>	  		  
	  	   <FEATURE>
              <SPL NAME="RCC_PLLConfig" />  
              <LL  NAME="LL_RCC_PLL_ConfigDomain_SYS"  
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="UPD@LL_PARAM_1={UPD@SPL_PARAM_1}"
                   CMD2="UPD@LL_PARAM_2={UPD@SPL_PARAM_2}"/>				   
          </FEATURE>
	      <FEATURE>
              <SPL NAME="RCC_MSIRangeConfig" />
              <LL  NAME="LL_RCC_MSI_SetRange" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}" />
          </FEATURE>	  
	  	  <FEATURE>
              <SPL NAME="RCC_AdjustMSICalibrationValue" />
              <LL  NAME="LL_RCC_MSI_SetCalibTrimming" 
                   CMD0="UPD@LL_PARAM_0={CPY@SPL_PARAM_0}" />
          </FEATURE>
	       <FEATURE>
              <SPL NAME="RCC_MSICmd" 
                   CMD0="EQU@SPL_PARAM_0=ENABLE" />
              <LL  NAME="LL_RCC_MSI_Enable" 
                   CMD0="DEL@LL_PARAM_0" />
          </FEATURE>
	      <FEATURE>
              <SPL NAME="RCC_MSICmd" 
                   CMD0="EQU@SPL_PARAM_0=DISABLE" />
              <LL  NAME="LL_RCC_MSI_Disable" 
                   CMD0="DEL@LL_PARAM_0" />
          </FEATURE> 
	  
          <!-- ################ RCC_AHBPeriphClockLPModeCmd expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_AHBPeriphClockLPModeCmd" 
                   CMD0="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_AHB1_GRP1_EnableClockSleep" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="DEL@LL_PARAM_1" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_AHBPeriphClockLPModeCmd" 
                   CMD0="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_AHB1_GRP1_DisableClockSleep" 
                   CMD0="UPD@LL_PARAM_0={UPD@SPL_PARAM_0}"
                   CMD1="DEL@LL_PARAM_1" />
          </FEATURE>
          <!-- ################################################################ -->
          <!-- ################ RCC_ITConfig expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_MSIRDY" 
                   CMD1="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_RCC_EnableIT_MSIRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_MSIRDY" 
                   CMD1="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_RCC_DisableIT_MSIRDY" />
          </FEATURE>

          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_LSECSS" 
                   CMD1="EQU@SPL_PARAM_1=ENABLE" />
              <LL  NAME="LL_RCC_EnableIT_LSECSS" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ITConfig"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_LSECSS" 
                   CMD1="EQU@SPL_PARAM_1=DISABLE" />
              <LL  NAME="LL_RCC_DisableIT_LSECSS" />
          </FEATURE>
		  <!-- ################ RCC_GetITStatus expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_MSIRDY"/>
              <LL  NAME="LL_RCC_IsActiveFlag_MSIRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_GetITStatus"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_LSECSS"/>
              <LL  NAME="LL_RCC_IsActiveFlag_LSECSS" />
          </FEATURE>		  
	          <!-- ################################################################ -->
          <FEATURE>
           <SPL NAME="RCC_ClearFlag"/>
           <LL  NAME="LL_RCC_ClearResetFlags" />
          </FEATURE>
		  		  <!-- ################ RCC_ClearITPendingBit expressions ################ -->
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_MSIRDY"/>
              <LL  NAME="LL_RCC_ClearFlag_MSIRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_LSECSS"/>
              <LL  NAME="LL_RCC_ClearFlag_LSECSS" />
          </FEATURE>  
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_LSIRDY"/>
              <LL  NAME="LL_RCC_ClearFlag_LSIRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_LSERDY"/>
              <LL  NAME="LL_RCC_ClearFlag_LSERDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSIRDY"/>
              <LL  NAME="LL_RCC_ClearFlag_HSIRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSERDY"/>
              <LL  NAME="LL_RCC_ClearFlag_HSERDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLRDY"/>
              <LL  NAME="LL_RCC_ClearFlag_PLLRDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLLI2SRDY"/>
              <LL  NAME="LL_RCC_ClearFlag_PLLI2SRDY" />
          </FEATURE>		  
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_PLL2RDY"/>
              <LL  NAME="LL_RCC_ClearFlag_PLL2RDY" />
          </FEATURE>
          <FEATURE>
              <SPL NAME="RCC_ClearITPendingBit"
                   CMD0="EQU@SPL_PARAM_0=RCC_IT_HSECSS"/>
              <LL  NAME="LL_RCC_ClearFlag_HSECSS" />
          </FEATURE>		  
          <!-- ################################################################ -->
      </FUNCTIONS>
    </VERSION>
    <!-- ######################################## -->
  </SPECIFIC>
</IP>