<profile>

<section name = "Vitis HLS Report for 'push_out'" level="0">
<item name = "Date">Fri Dec  9 11:05:09 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.852 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 145, 85.000 ns, 0.725 us, 17, 145, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58">push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2, 2, 130, 10.000 ns, 0.650 us, 2, 130, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 334, 500, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 121, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8ns_71_1_1_U317">mul_8ns_8ns_71_1_1, 0, 0, 0, 40, 0</column>
<column name="grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58">push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2, 0, 0, 228, 419, 0</column>
<column name="udiv_8ns_8ns_8_12_seq_1_U316">udiv_8ns_8ns_8_12_seq_1, 0, 0, 106, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln136_fu_95_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="out_st_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound_reg_146">71, 0, 71, 0</column>
<column name="div_reg_134">8, 0, 8, 0</column>
<column name="grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58_ap_start_reg">1, 0, 1, 0</column>
<column name="p_cast4_reg_129">8, 0, 8, 0</column>
<column name="p_cast_reg_124">8, 0, 8, 0</column>
<column name="tmp_reg_141">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, push_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, push_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, push_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, push_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, push_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, push_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, push_out, return value</column>
<column name="O_address0">out, 12, ap_memory, O, array</column>
<column name="O_ce0">out, 1, ap_memory, O, array</column>
<column name="O_q0">in, 32, ap_memory, O, array</column>
<column name="O_address1">out, 12, ap_memory, O, array</column>
<column name="O_ce1">out, 1, ap_memory, O, array</column>
<column name="O_q1">in, 32, ap_memory, O, array</column>
<column name="out_st_din">out, 64, ap_fifo, out_st, pointer</column>
<column name="out_st_num_data_valid">in, 2, ap_fifo, out_st, pointer</column>
<column name="out_st_fifo_cap">in, 2, ap_fifo, out_st, pointer</column>
<column name="out_st_full_n">in, 1, ap_fifo, out_st, pointer</column>
<column name="out_st_write">out, 1, ap_fifo, out_st, pointer</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
</table>
</item>
</section>
</profile>
