# RTL-Mental-Math-challenge
Password protected, Player VS CPU mental binary math challenge!
For details on the RTL of the project, kindly check LAB4_Legacy_4014_designDoc.pdf. It contains details of all the files and how they are connected in the TOP module.
All the verilog Files are synthesizable and have been tested with Testbench Environment and FPGA board. 
Detailed User Manual for playing the game after programming the FPGA is provided in LAB4_Legacy_4014_userManual.pdf.
4014 is the student ID of the Author Raj Dasadia. Kindly contact on rajdasadia1@gmail.com if there are any questions.
For Synthesized files, Kindly contact the Author

Self Declaration - All the modules above are created by me and no part of it is copied!
