============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 21 2020  01:39:37 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[34][1]/CP                                        0             0 R 
in_reg_reg[34][1]/Q       HS65_LS_DFPRQX35      36 171.9  168  +304     304 F 
S0[1].U0/e3[1] 
  g19539/A                                                       +0     304   
  g19539/Z                HS65_LS_IVX27          5  21.2   59   +76     380 R 
  g19469/A0                                                      +0     380   
  g19469/CO               HS65_LS_HA1X9          2   7.8   44  +107     488 R 
  g19462/A                                                       +0     488   
  g19462/Z                HS65_LS_IVX9           2   7.6   30   +40     528 F 
  g19459/B                                                       +0     528   
  g19459/Z                HS65_LS_NOR2X6         4  13.8  122   +79     607 R 
  g19448/A                                                       +0     607   
  g19448/Z                HS65_LS_NOR2AX3        4  12.5  191  +189     796 R 
  g19441/B                                                       +0     796   
  g19441/Z                HS65_LS_NAND2X7        4  16.2  114  +143     939 F 
  g19425/B                                                       +0     939   
  g19425/Z                HS65_LS_NAND2X7        1   6.6   52   +66    1004 R 
  g19404/A0                                                      +0    1004   
  g19404/CO               HS65_LS_FA1X4          2   8.3   75  +147    1152 R 
  g19403/A                                                       +0    1152   
  g19403/Z                HS65_LS_NOR2AX3        2   7.3  118  +133    1285 R 
  g19549/A                                                       +0    1285   
  g19549/Z                HS65_LS_NOR2AX3        3   9.8  150  +168    1453 R 
  g19383/B                                                       +0    1453   
  g19383/Z                HS65_LS_AOI12X2        3  13.0  217  +208    1661 F 
  g19377/A                                                       +0    1661   
  g19377/Z                HS65_LS_IVX9           1   3.7   57   +76    1737 R 
  g19363/B                                                       +0    1737   
  g19363/Z                HS65_LS_AOI12X2        1   4.1   90   +84    1821 F 
  g19327/B0                                                      +0    1821   
  g19327/CO               HS65_LS_HA1X4          4  12.2   78  +134    1955 F 
  g19279/D                                                       +0    1955   
  g19279/Z                HS65_LS_CB4I6X9        9  40.2  122  +222    2177 F 
  g19278/A                                                       +0    2177   
  g19278/Z                HS65_LS_IVX9           2  10.5   65   +80    2257 R 
  g19261/B0                                                      +0    2257   
  g19261/S0               HS65_LS_FA1X4          2  11.7   95  +255    2512 R 
  csa_tree_U_S53_add_90_9_groupi/in_1[11] 
    g443/A0                                                      +0    2512   
    g443/S0               HS65_LS_FA1X4          1   6.4   62  +223    2735 F 
    g303/B0                                                      +0    2735   
    g303/CO               HS65_LS_FA1X4          1   6.6   64  +167    2902 F 
    g302/A0                                                      +0    2902   
    g302/CO               HS65_LS_FA1X4          1   6.6   64  +167    3069 F 
    g301/A0                                                      +0    3069   
    g301/S0               HS65_LS_FA1X4          1   6.6   64  +232    3301 R 
  csa_tree_U_S53_add_90_9_groupi/out_0[13] 
  csa_tree_U_S55_add_90_9_groupi/in_0[13] 
    g1088/A0                                                     +0    3301   
    g1088/S0              HS65_LS_FA1X4          1   6.6   65  +232    3533 R 
    g1074/A0                                                     +0    3533   
    g1074/S0              HS65_LS_FA1X4          1   5.4   56  +205    3739 F 
    g286/CI                                                      +0    3739   
    g286/CO               HS65_LS_FA1X4          1   6.6   64  +159    3898 F 
    g285/A0                                                      +0    3898   
    g285/CO               HS65_LS_FA1X4          1   6.6   64  +167    4065 F 
    g284/A0                                                      +0    4065   
    g284/CO               HS65_LS_FA1X4          1   6.3   62  +166    4231 F 
    g283/A                                                       +0    4231   
    g283/Z                HS65_LSS_XOR3X2        1   3.6   92  +155    4386 F 
  csa_tree_U_S55_add_90_9_groupi/out_0[16] 
S0[1].U0/f6[10] 
reg_f6_reg[1][9]/D   <<<  HS65_LS_DFPHQX9                        +0    4386   
reg_f6_reg[1][9]/CP       setup                             0  +185    4571 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      8203 R 
                          adjustments                          -100    8103   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    3532ps 
Start-point  : in_reg_reg[34][1]/CP
End-point    : reg_f6_reg[1][9]/D
