Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 31 21:53:00 2020
| Host         : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file udp_transmit_test_control_sets_placed.rpt
| Design       : udp_transmit_test
| Device       : xc7z035
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   242 |
|    Minimum number of control sets                        |   242 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   702 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   242 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |    10 |
| >= 16              |    95 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             830 |          256 |
| No           | No                    | Yes                    |             491 |          147 |
| No           | Yes                   | No                     |            1468 |          479 |
| Yes          | No                    | No                     |             261 |           79 |
| Yes          | No                    | Yes                    |             152 |           34 |
| Yes          | Yes                   | No                     |            2824 |          886 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                               Enable Signal                                                                              |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                       |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                        |                                                                                                                                                                  |                1 |              1 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/udp_layer/udp_receive_module/udp_rx_error                                                                                                          | example_resets/core_reset_gen/reset_out                                                                                                                          |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                      |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                       |                                                                                                                                                                  |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                             |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in__0                                                          |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                  |                1 |              1 |
|  clk_wiz_0/inst/clk_out1                                   | app_tx_data_keep[7]_i_1_n_0                                                                                                                                              | example_resets/core_reset_gen/reset_out                                                                                                                          |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                 |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                           |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                              |                                                                                                                                                                  |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                 |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                             |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                               |                                                                                                                                                                  |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                           |                1 |              1 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                              |                                                                                                                                                                  |                1 |              2 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                       |                                                                                                                                                                  |                1 |              2 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0 | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              2 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                               | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |                2 |              2 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                   |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                |                1 |              2 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                            |                1 |              2 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_1                                                      |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                 |                1 |              3 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg_0                                                                                   |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]    |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]    |                1 |              3 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                         | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |                1 |              3 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                         | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |                1 |              3 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                         |                1 |              3 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match                                                              | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                              |                1 |              3 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                    | gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | axi_lite_controller_0/FSM_sequential_axi_state[3]_i_2_n_0                                                                                                                | example_resets/s_axi_resetn_reg_0[0]                                                                                                                             |                1 |              4 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                          |                3 |              4 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/arp_retry_cnt                                                                                                                          | example_resets/core_reset_gen/reset_out                                                                                                                          |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_data_keep_temp[3]_i_1_n_0                                                                                            | example_resets/core_reset_gen/reset_out                                                                                                                          |                1 |              4 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                       |                2 |              4 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                      | gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                               |                1 |              4 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | example_resets/glbl_reset_gen/reset_out                                                                                                                          |                1 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                              |                                                                                                                                                                  |                2 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                              | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_1                                                                      |                2 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                 |                2 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0   |                1 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                 | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |                1 |              4 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                 |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                 |                1 |              5 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG5_OUT                                                                                         |                1 |              5 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG5_OUT                                                                                         |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk       |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                            |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | example_resets/phy_resetn_int_reg_n_0                                                                                                                                    | example_resets/reset                                                                                                                                             |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                              |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC100_EN                                                                                                | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CE_REG5_OUT                                                                                      |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | example_resets/dcm_sync/data_out                                                                                                                                         | example_resets/gtx_reset_gen_i_1_n_0                                                                                                                             |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | axi_lite_controller_0/p_10_in                                                                                                                                            | axi_lite_controller_0/s_axi_awaddr[10]_i_1_n_0                                                                                                                   |                2 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | axi_lite_controller_0/p_8_in                                                                                                                                             | axi_lite_controller_0/s_axi_wdata[31]_i_1_n_0                                                                                                                    |                2 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | axi_lite_controller_0/p_14_in                                                                                                                                            | axi_lite_controller_0/s_axi_araddr[10]_i_1_n_0                                                                                                                   |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC100_EN                                                                                                | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CE_REG5_OUT                                                                                      |                1 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                              | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                2 |              5 |
|  clk_wiz_0/inst/clk_out1                                   | example_resets/dcm_sync/data_out                                                                                                                                         | example_resets/reset                                                                                                                                             |                1 |              5 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data[48]_i_1_n_0                                                                                                  | example_resets/core_reset_gen/reset_out                                                                                                                          |                4 |              5 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                   |                2 |              6 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                       |                1 |              6 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | example_resets/sel                                                                                                                                                       | example_resets/glbl_reset_gen/reset_out                                                                                                                          |                2 |              6 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                                                             | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg_0                                                                                   |                2 |              6 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                2 |              6 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tx_axis_dwidth_converter0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                    |                2 |              6 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/cnt[9]_i_1_n_0                                                                                     | example_resets/core_reset_gen/reset_out                                                                                                                          |                2 |              7 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/D[0]                                                                                      |                2 |              7 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[7]                                                                                          | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in[7]                                                                                  |                4 |              7 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_axis_dwidth_converter0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                 | tx_axis_dwidth_converter0/inst/areset_r                                                                                                                          |                3 |              7 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                     |                2 |              7 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC_CE                                                                                                   |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                              | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/load_source_reg                                                         |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PAD                                                                                       |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                     |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in10_in                                                                                        |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                           |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                 | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                           |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in4_in                                                                                         |                                                                                                                                                                  |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg_0                                                                                   |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in14_in                                                                                        |                                                                                                                                                                  |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/p_32_in                                                                                            | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SS[0]                                                                                      |                3 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                          |                                                                                                                                                                  |                2 |              8 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count                                                         | gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                3 |              8 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                           | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in12_in                                                                                        |                                                                                                                                                                  |                1 |              8 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                3 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in6_in                                                                                         |                                                                                                                                                                  |                2 |              8 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count                                                         | gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              8 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                              | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                             |                1 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                3 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in8_in                                                                                         |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC_CE                                                                                                   |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata[7]_i_1_n_0                                                                            | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                           |                3 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                              |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                              |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                    |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                              |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                       |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                       |                                                                                                                                                                  |                2 |              8 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                       |                                                                                                                                                                  |                2 |              8 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/receive_buffer/rx_data_keep[7]_i_1_n_0                                                                                                             | example_resets/core_reset_gen/reset_out                                                                                                                          |                2 |              9 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                          |                                                                                                                                                                  |                2 |              9 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_axis_dwidth_converter0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                        |                                                                                                                                                                  |                9 |              9 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/send_data_keep[0]_i_1_n_0                                                                                                              | example_resets/core_reset_gen/reset_out                                                                                                                          |                4 |              9 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/trans_data_cnt[10]_i_1__0_n_0                                                                                                          | example_resets/core_reset_gen/reset_out                                                                                                                          |                4 |              9 |
|  clk_wiz_0/inst/clk_out1                                   | fifo_read_data_cnt[11]_i_1_n_0                                                                                                                                           | example_resets/core_reset_gen/reset_out                                                                                                                          |                2 |              9 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/data_out_keep[7]_i_1_n_0                                                                                                | example_resets/core_reset_gen/reset_out                                                                                                                          |                5 |              9 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in_0                                                                                           |                                                                                                                                                                  |                2 |              9 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                     |                2 |             10 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_axis_dwidth_converter0/inst/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                               |                                                                                                                                                                  |                3 |             10 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | example_resets/dcm_sync/data_out                                                                                                                                         | example_resets/reset                                                                                                                                             |                2 |             10 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                     | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0 |                2 |             10 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_length[9]_i_2_n_0                                                        | udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_length[9]_i_1_n_0                                                |                3 |             10 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                         | tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                       |                3 |             10 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | axi_lite_controller_0/addr[9]_i_1_n_0                                                                                                                                    | example_resets/s_axi_resetn_reg_0[0]                                                                                                                             |                3 |             10 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                                                               | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                               |                3 |             11 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/ip_data_length                                                                                                                         | example_resets/core_reset_gen/reset_out                                                                                                                          |                3 |             11 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                       |                4 |             11 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg                                                                                     |                2 |             12 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_roll                                                                           | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                5 |             12 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                               | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                5 |             12 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0           |                4 |             13 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk       | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                         | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                 |                4 |             13 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             13 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/data_length_cnt[15]_i_1_n_0                                                                                             | example_resets/core_reset_gen/reset_out                                                                                                                          |                3 |             14 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                       | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                   |                5 |             14 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[15]_i_1_n_0                                                                                                 | example_resets/core_reset_gen/reset_out                                                                                                                          |                5 |             14 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                6 |             15 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                8 |             15 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                             | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SS[0]                                                                                      |                4 |             15 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                 |                2 |             15 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                 |                5 |             15 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | example_resets/glbl_reset_gen/reset_out                                                                                                                          |                3 |             15 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT            | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             15 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/udp_layer/udp_receive_module/app_rx_data_valid                                                                                                     | example_resets/core_reset_gen/reset_out                                                                                                                          |                6 |             16 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                             | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                        |                4 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/Q[0]                                                                                              | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                      |                5 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_length[15]_i_1_n_0                                                                                            | example_resets/core_reset_gen/reset_out                                                                                                                          |                5 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                              | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SR[0]                                |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                     |                3 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[5]                                                                             | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_receive_module/OPER                                                                                                                  | example_resets/core_reset_gen/reset_out                                                                                                                          |                4 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg                                                                | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                    |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_checksum[15]_i_2_n_0                                                                    | udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_checksum[15]_i_1_n_0                                                            |                3 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_receive_module/SPA[15]                                                                                                               | example_resets/core_reset_gen/reset_out                                                                                                                          |                4 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                    |                                                                                                                                                                  |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/udp_checksum_reg[15][0]                                                                                                 | example_resets/core_reset_gen/reset_out                                                                                                                          |                5 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/udp_layer/udp_receive_module/udp_checksum                                                                                                          | udp_ip_protocol_stack/ip_layer/ip_receive_module/checksum_temp_reg[0][0]                                                                                         |                3 |             16 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/core_resets_i/pma_reset_pipe[3]                                                                                                      |               11 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/datagram_cnt                                                                                                               | example_resets/core_reset_gen/reset_out                                                                                                                          |                4 |             16 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sel                                                                     | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt0                                                  |                4 |             16 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/receive_buffer/frame_type[15]_i_1_n_0                                                                                                              | example_resets/core_reset_gen/reset_out                                                                                                                          |                3 |             16 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk       | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                            | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/clear                                                           |                5 |             17 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/E[0]                                                                                                   | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                           |                5 |             17 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                       |                5 |             18 |
|  clk_wiz_0/inst/clk_out1                                   | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                    | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                |                4 |             18 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_reg_0                                                                     | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                      |                4 |             19 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/ip_receive_module/SR[0]                                                                                                           |                5 |             19 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                |                5 |             19 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter                                                        | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/reset_time_out                                                  |                5 |             19 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter                                                        | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                          |                5 |             19 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_send_module/cnt[2]_i_1_n_0                                                                                                           | example_resets/core_reset_gen/reset_out                                                                                                                          |               13 |             19 |
|  clk_wiz_0/inst/clk_out2                                   | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count                                                     |                                                                                                                                                                  |                5 |             20 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                                       | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                           |                4 |             21 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                       | tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                7 |             21 |
|  clk_wiz_0/inst/clk_out1                                   | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             21 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             21 |
|  clk_wiz_0/inst/clk_out1                                   | rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                       | rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                6 |             21 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                              | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                4 |             22 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                             | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                    |                5 |             22 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                     |                4 |             24 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                      | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                6 |             26 |
|  clk_wiz_0/inst/clk_out1                                   | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                |                5 |             27 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/arp_wait_time_0                                                                                                                        | example_resets/core_reset_gen/reset_out                                                                                                                          |                7 |             30 |
|  clk_wiz_0/inst/clk_out1                                   | tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                | tx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                9 |             31 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                | rx_async_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                8 |             31 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                9 |             31 |
|  clk_wiz_0/inst/clk_out1                                   | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |               10 |             31 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/E[0]                                                                                                                                   | example_resets/core_reset_gen/reset_out                                                                                                                          |                7 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_dst_address[31]_i_1_n_0                                                                                              | example_resets/core_reset_gen/reset_out                                                                                                                          |                6 |             32 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                 |               12 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/ip_tx_dst_ip_address[31]_i_1_n_0                                                                                                       | example_resets/core_reset_gen/reset_out                                                                                                                          |                7 |             32 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/ENABLE_REG_reg_n_0                                                                                       | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SFD_FLAG_reg                                                                               |               11 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/E[0]                                                                                                                    | udp_ip_protocol_stack/ip_layer/ip_receive_module/checksum_temp_reg[0][0]                                                                                         |                8 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                               | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                           |                8 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/arp_request_ip_address[31]_i_1__0_n_0                                                                                                  | example_resets/core_reset_gen/reset_out                                                                                                                          |                6 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_receive_module/TPA[31]_i_1__0_n_0                                                                                                    | example_resets/core_reset_gen/reset_out                                                                                                                          |                7 |             32 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg_0                                                              | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                    |                8 |             32 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                               | tx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                           |                8 |             32 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                     |                8 |             32 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/E[0]                                                                                               | example_resets/core_reset_gen/reset_out                                                                                                                          |               11 |             32 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                     |                6 |             32 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/SR[0]                                                           |               15 |             33 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/packet_id                                                                                                                  | example_resets/core_reset_gen/reset_out                                                                                                                          |               13 |             34 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                    |               13 |             39 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |               13 |             39 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_packet_protocol[7]_i_1_n_0                                                                                           | example_resets/core_reset_gen/reset_out                                                                                                                          |               20 |             40 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |               13 |             41 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                      |               13 |             42 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_send_module/cnt[2]_i_1_n_0                                                                                                           | udp_ip_protocol_stack/arp_layer/arp_send_module/arp_tx_data[63]_i_1_n_0                                                                                          |               18 |             43 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | gig_ethernet_pcs_pma_i/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |               18 |             44 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/send_mac_address_temp                                                                                                                  | example_resets/core_reset_gen/reset_out                                                                                                                          |                9 |             48 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/receive_buffer/dst_mac_address[47]_i_1_n_0                                                                                                         | example_resets/core_reset_gen/reset_out                                                                                                                          |               10 |             48 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_send_module/arp_dst_mac_address[47]_i_1_n_0                                                                                          | example_resets/core_reset_gen/reset_out                                                                                                                          |               20 |             48 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_receive_module/SHA                                                                                                                   | example_resets/core_reset_gen/reset_out                                                                                                                          |               22 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | rx_packet_fifo0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |               26 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[63]_i_1_n_0                                                                                                    | example_resets/core_reset_gen/reset_out                                                                                                                          |               41 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | udp_packet_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                |               22 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/icmp_packet_data[63]_i_1_n_0                                                                       | example_resets/core_reset_gen/reset_out                                                                                                                          |               22 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[63]_i_1_n_0                                                              | example_resets/core_reset_gen/reset_out                                                                                                                          |                8 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]            | udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                     |               14 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/send_buffer/send_data[7]_i_1_n_0                                                                                                                   | example_resets/core_reset_gen/reset_out                                                                                                                          |               40 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/code[7]_i_1_n_0                                                                              | example_resets/core_reset_gen/reset_out                                                                                                                          |               18 |             64 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/udp_layer/udp_send_module/udp_data_out[63]_i_1_n_0                                                                                                 | example_resets/core_reset_gen/reset_out                                                                                                                          |               33 |             64 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      | tx_axis_dwidth_converter0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                        |                                                                                                                                                                  |               21 |             65 |
|  clk_wiz_0/inst/clk_out2                                   |                                                                                                                                                                          |                                                                                                                                                                  |               19 |             73 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_request_ip_address0                                                                                               | example_resets/core_reset_gen/reset_out                                                                                                                          |               28 |             80 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_send_module/mac_reply_buffer                                                                                                         | example_resets/core_reset_gen/reset_out                                                                                                                          |               30 |             80 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_reply_ip_address[31]_i_1_n_0                                                                                      | example_resets/core_reset_gen/reset_out                                                                                                                          |               24 |             80 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk       |                                                                                                                                                                          |                                                                                                                                                                  |               20 |             81 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                           |               30 |             81 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/arp_layer/arp_send_module/OPER[1]_i_1_n_0                                                                                                          | example_resets/core_reset_gen/reset_out                                                                                                                          |               31 |             82 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/udp_layer/udp_receive_module/E[0]                                                                                                                  | udp_ip_protocol_stack/ip_layer/ip_receive_module/checksum_temp_reg[0][0]                                                                                         |               25 |             82 |
|  clk_wiz_0/inst/clk_out1                                   | udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/echo_data_length_0                                                                                 | example_resets/core_reset_gen/reset_out                                                                                                                          |               14 |             90 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          | tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                           |               30 |             92 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          |                                                                                                                                                                  |               45 |            177 |
|  gig_ethernet_pcs_pma_i/inst/core_clocking_i/userclk2      |                                                                                                                                                                          |                                                                                                                                                                  |              172 |            518 |
|  clk_wiz_0/inst/clk_out1                                   |                                                                                                                                                                          | example_resets/core_reset_gen/reset_out                                                                                                                          |              323 |           1051 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


