[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847405 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847405 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847405 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11311000 heartbeat IPC: 1.182 cumulative IPC: 1.182 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18352938 heartbeat IPC: 1.42 cumulative IPC: 1.29 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26167065 heartbeat IPC: 1.28 cumulative IPC: 1.286 (Simulation time: 00 hr 02 min 43 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30724987 cumulative IPC: 1.302 (Simulation time: 00 hr 03 min 26 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30724987 cumulative IPC: 1.302 (Simulation time: 00 hr 03 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.302 instructions: 40000000 cycles: 30724987
CPU 0 Branch Prediction Accuracy: 95.68% MPKI: 9.755 Average ROB Occupancy at Mispredict: 49.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 7.882
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197786 HIT:     194177 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197786 HIT:     194177 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568523 HIT:     460845 MISS:     107678 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430560 HIT:     343592 MISS:      86968 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35400 HIT:      21752 MISS:      13648 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95485 HIT:      95241 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        260 MISS:       6818 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3341629 HIT:    3069750 MISS:     271879 MSHR_MERGE:      72203
cpu0->cpu0_L1I LOAD         ACCESS:    3341629 HIT:    3069750 MISS:     271879 MSHR_MERGE:      72203
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.433 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13225797 HIT:   12806109 MISS:     419688 MSHR_MERGE:     146319
cpu0->cpu0_L1D LOAD         ACCESS:    7333572 HIT:    7035310 MISS:     298262 MSHR_MERGE:      67375
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884484 HIT:    5770151 MISS:     114333 MSHR_MERGE:      78929
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7741 HIT:        648 MISS:       7093 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2954761 HIT:    2909671 MISS:      45090 MSHR_MERGE:      29217
cpu0->cpu0_ITLB LOAD         ACCESS:    2954761 HIT:    2909671 MISS:      45090 MSHR_MERGE:      29217
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.355 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12492496 HIT:   12250306 MISS:     242190 MSHR_MERGE:      60277
cpu0->cpu0_DTLB LOAD         ACCESS:   12492496 HIT:   12250306 MISS:     242190 MSHR_MERGE:      60277
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.866 cycles
cpu0->LLC TOTAL        ACCESS:     135930 HIT:     128583 MISS:       7347 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86968 HIT:      83794 MISS:       3174 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13648 HIT:      10936 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28496 HIT:      28381 MISS:        115 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6818 HIT:       5472 MISS:       1346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        513
  ROW_BUFFER_MISS:       6719
  AVG DBUS CONGESTED CYCLE: 5.106
Channel 0 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        140
  FULL:          0
Channel 0 REFRESHES ISSUED:       2560
