1. In Pseudo-nMOS logic, n transistor operates in
a) cut off region
b) saturation region
c) resistive region
d) non saturation region
b
2. The power dissipation in Pseudo-nMOS is reduced to about ________ compared to nMOS device.
a) 50%
b) 30%
c) 60%
d) 70%
c
3. Pseudo-nMOS has higher pull-up resistance than nMOS device.
a) true
b) false
a
4. In dynamic CMOS logic _____ is used.
a) two phase clock
b) three phase clock
c) one phase clock
d) four phase clock
d
5. In clocked CMOS logic, output in evaluated in
a) on period
b) off period
c) both periods
d) half of on period
a
6. In clocked CMOS logic, rise time and fall time are
a) faster
b) slower
c) faster first and then slows down
d) slower first and then speeds up
b
7. In CMOS domino logic _____ is used.
a) two phase clock
b) three phase clock
c) one phase clock
d) four phase clock
c
8. CMOS domino logic is same as ______ with inverter at the output line.
a) clocked CMOS logic
b) dynamic CMOS logic
c) gate logic
d) switch logic
b
9. CMOS domino logic occupies
a) smaller area
b) larger area
c) smaller & larger area
d) none of the mentioned
a
10. CMOS domino logic has
a) smaller parasitic capacitance
b) larger parasitic capacitance
c) low operating speed
d) very large parasitic capacitance
a
11. In CMOS domino logic _______ is possible.
a) inverting structure
b) non inverting structure
c) inverting and non inverting structure
d) very complex design
b
12. CMOS domino logic can be expressed diagramatically as
a) 
b) 
c) 
d)
a
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Gate Logic» Next - VLSI Questions and Answers – Clocked Sequential Circuits 
