Protel Design System Design Rule Check
PCB File : E:\Personal\大三比赛玩一玩\再来一年智能车\新一代PCB\七月前争取完成\山外K66木板+电磁运放\MK66ofThreeRounds_Project\MK66MUC.PcbDoc
Date     : 2020/6/19
Time     : 11:41:46

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.237mil < 10mil) Between Text "C11" (-1770mil,1475mil) on Bottom Overlay And Arc (-1769.685mil,1578.22mil) on Bottom Overlay Silk Text to Silk Clearance [7.237mil]
   Violation between Silk To Silk Clearance Constraint: (8.111mil < 10mil) Between Text "C1" (780mil,2260mil) on Bottom Overlay And Arc (705.405mil,2260.807mil) on Bottom Overlay Silk Text to Silk Clearance [8.111mil]
   Violation between Silk To Silk Clearance Constraint: (9.498mil < 10mil) Between Text "C3" (985mil,2260mil) on Bottom Overlay And Arc (900.405mil,2299.193mil) on Bottom Overlay Silk Text to Silk Clearance [9.498mil]
   Violation between Silk To Silk Clearance Constraint: (7.596mil < 10mil) Between Text "C3" (985mil,2260mil) on Bottom Overlay And Arc (900.405mil,2260.807mil) on Bottom Overlay Silk Text to Silk Clearance [7.596mil]
   Violation between Silk To Silk Clearance Constraint: (6.763mil < 10mil) Between Text "C3" (985mil,2260mil) on Bottom Overlay And Arc (1008.221mil,2260.315mil) on Bottom Overlay Silk Text to Silk Clearance [6.763mil]
   Violation between Silk To Silk Clearance Constraint: (8.786mil < 10mil) Between Text "C3" (985mil,2260mil) on Bottom Overlay And Arc (1008.221mil,2299.685mil) on Bottom Overlay Silk Text to Silk Clearance [8.786mil]
   Violation between Silk To Silk Clearance Constraint: (4.734mil < 10mil) Between Text "R19" (1580mil,2400mil) on Bottom Overlay And Arc (1543.22mil,2289.685mil) on Bottom Overlay Silk Text to Silk Clearance [4.734mil]
   Violation between Silk To Silk Clearance Constraint: (9.498mil < 10mil) Between Text "C8" (1710mil,2250mil) on Bottom Overlay And Arc (1625.406mil,2289.193mil) on Bottom Overlay Silk Text to Silk Clearance [9.498mil]
   Violation between Silk To Silk Clearance Constraint: (7.596mil < 10mil) Between Text "C8" (1710mil,2250mil) on Bottom Overlay And Arc (1625.406mil,2250.807mil) on Bottom Overlay Silk Text to Silk Clearance [7.596mil]
   Violation between Silk To Silk Clearance Constraint: (5.6mil < 10mil) Between Text "C8" (1710mil,2250mil) on Bottom Overlay And Arc (1731.961mil,2250.315mil) on Bottom Overlay Silk Text to Silk Clearance [5.6mil]
   Violation between Silk To Silk Clearance Constraint: (7.837mil < 10mil) Between Text "C8" (1710mil,2250mil) on Bottom Overlay And Arc (1731.961mil,2289.685mil) on Bottom Overlay Silk Text to Silk Clearance [7.837mil]
   Violation between Silk To Silk Clearance Constraint: (7.393mil < 10mil) Between Text "C9" (1900mil,2245mil) on Bottom Overlay And Arc (1814.146mil,2250.807mil) on Bottom Overlay Silk Text to Silk Clearance [7.393mil]
   Violation between Silk To Silk Clearance Constraint: (3.293mil < 10mil) Between Text "C2" (45mil,2255mil) on Bottom Overlay And Arc (-35.854mil,2260.807mil) on Bottom Overlay Silk Text to Silk Clearance [3.293mil]
   Violation between Silk To Silk Clearance Constraint: (7.716mil < 10mil) Between Text "R6" (115mil,2385mil) on Bottom Overlay And Arc (83.221mil,2299.685mil) on Bottom Overlay Silk Text to Silk Clearance [7.716mil]
   Violation between Silk To Silk Clearance Constraint: (7.766mil < 10mil) Between Text "C4" (245mil,2260mil) on Bottom Overlay And Arc (165.405mil,2299.193mil) on Bottom Overlay Silk Text to Silk Clearance [7.766mil]
   Violation between Silk To Silk Clearance Constraint: (7.109mil < 10mil) Between Text "C4" (245mil,2260mil) on Bottom Overlay And Arc (165.405mil,2260.807mil) on Bottom Overlay Silk Text to Silk Clearance [7.109mil]
   Violation between Silk To Silk Clearance Constraint: (6.718mil < 10mil) Between Text "C6" (445mil,2260mil) on Bottom Overlay And Arc (360.406mil,2299.193mil) on Bottom Overlay Silk Text to Silk Clearance [6.718mil]
   Violation between Silk To Silk Clearance Constraint: (7.596mil < 10mil) Between Text "C6" (445mil,2260mil) on Bottom Overlay And Arc (360.406mil,2260.807mil) on Bottom Overlay Silk Text to Silk Clearance [7.596mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R37" (298.74mil,1150mil) on Bottom Overlay And Arc (211.78mil,1160.315mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.497mil < 10mil) Between Text "R37" (298.74mil,1150mil) on Bottom Overlay And Arc (211.78mil,1199.685mil) on Bottom Overlay Silk Text to Silk Clearance [7.497mil]
Rule Violations :20

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (660.012mil,2454.805mil) on Top Overlay And Pad R7-1(725mil,2464.605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (995.012mil,2454.41mil) on Top Overlay And Pad R9-1(1060mil,2464.21mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (-89.988mil,2454.41mil) on Top Overlay And Pad R8-1(-25mil,2464.21mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (245.012mil,2455.2mil) on Top Overlay And Pad R10-1(310mil,2465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (1380.012mil,2454.805mil) on Top Overlay And Pad R20-1(1445mil,2464.605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (1710.012mil,2455.2mil) on Top Overlay And Pad R21-1(1775mil,2465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1730.807mil,1660.406mil) on Bottom Overlay And Pad C11-2(-1750mil,1648.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1769.193mil,1660.406mil) on Bottom Overlay And Pad C11-2(-1750mil,1648.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1769.685mil,1578.22mil) on Bottom Overlay And Pad C11-1(-1750mil,1591.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1730.315mil,1578.22mil) on Bottom Overlay And Pad C11-1(-1750mil,1591.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1404.193mil,1739.594mil) on Bottom Overlay And Pad C10-2(-1385mil,1751.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-1365.807mil,1739.594mil) on Bottom Overlay And Pad C10-2(-1385mil,1751.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1365.315mil,1821.78mil) on Bottom Overlay And Pad C10-1(-1385mil,1808.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-1404.685mil,1821.78mil) on Bottom Overlay And Pad C10-1(-1385mil,1808.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (164mil,906mil) on Bottom Overlay And Pad U7-1(131mil,935mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (509.193mil,1145.406mil) on Bottom Overlay And Pad C17-2(490mil,1133.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (470.807mil,1145.406mil) on Bottom Overlay And Pad C17-2(490mil,1133.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (470.315mil,1063.22mil) on Bottom Overlay And Pad C17-1(490mil,1076.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (509.685mil,1063.22mil) on Bottom Overlay And Pad C17-1(490mil,1076.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (786mil,2656mil) on Bottom Overlay And Pad U1-1(815mil,2689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (623.221mil,2260.315mil) on Bottom Overlay And Pad C1-1(636.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (623.221mil,2299.685mil) on Bottom Overlay And Pad C1-1(636.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Arc (623.221mil,2299.685mil) on Bottom Overlay And Pad D1-1(635mil,2355mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (705.405mil,2299.193mil) on Bottom Overlay And Pad C1-2(693.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (705.405mil,2260.807mil) on Bottom Overlay And Pad C1-2(693.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (818.221mil,2260.315mil) on Bottom Overlay And Pad C3-1(831.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (818.221mil,2299.685mil) on Bottom Overlay And Pad C3-1(831.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (900.405mil,2299.193mil) on Bottom Overlay And Pad C3-2(888.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (900.405mil,2260.807mil) on Bottom Overlay And Pad C3-2(888.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1008.221mil,2260.315mil) on Bottom Overlay And Pad C5-1(1021.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1008.221mil,2299.685mil) on Bottom Overlay And Pad C5-1(1021.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.087mil < 10mil) Between Arc (1008.221mil,2299.685mil) on Bottom Overlay And Pad D5-1(1023.069mil,2350mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1090.406mil,2299.193mil) on Bottom Overlay And Pad C5-2(1078.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1090.406mil,2260.807mil) on Bottom Overlay And Pad C5-2(1078.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (1506mil,2656mil) on Bottom Overlay And Pad U3-1(1535mil,2689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1343.22mil,2250.315mil) on Bottom Overlay And Pad C7-1(1356.26mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1343.22mil,2289.685mil) on Bottom Overlay And Pad C7-1(1356.26mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1425.406mil,2289.193mil) on Bottom Overlay And Pad C7-2(1413.74mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1425.406mil,2250.807mil) on Bottom Overlay And Pad C7-2(1413.74mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1543.22mil,2250.315mil) on Bottom Overlay And Pad C8-1(1556.26mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1543.22mil,2289.685mil) on Bottom Overlay And Pad C8-1(1556.26mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1625.406mil,2289.193mil) on Bottom Overlay And Pad C8-2(1613.74mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1625.406mil,2250.807mil) on Bottom Overlay And Pad C8-2(1613.74mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1731.961mil,2250.315mil) on Bottom Overlay And Pad C9-1(1745mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (1731.961mil,2289.685mil) on Bottom Overlay And Pad C9-1(1745mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.087mil < 10mil) Between Arc (1731.961mil,2289.685mil) on Bottom Overlay And Pad D8-1(1738.069mil,2340mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1814.146mil,2289.193mil) on Bottom Overlay And Pad C9-2(1802.48mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (1814.146mil,2250.807mil) on Bottom Overlay And Pad C9-2(1802.48mil,2270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.925mil < 10mil) Between Arc (41mil,2661mil) on Bottom Overlay And Pad U2-1(70mil,2694mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-118.039mil,2260.315mil) on Bottom Overlay And Pad C2-1(-105mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (-118.039mil,2299.685mil) on Bottom Overlay And Pad C2-1(-105mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-35.854mil,2299.193mil) on Bottom Overlay And Pad C2-2(-47.52mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (-35.854mil,2260.807mil) on Bottom Overlay And Pad C2-2(-47.52mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (83.221mil,2260.315mil) on Bottom Overlay And Pad C4-1(96.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (83.221mil,2299.685mil) on Bottom Overlay And Pad C4-1(96.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (165.405mil,2299.193mil) on Bottom Overlay And Pad C4-2(153.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (165.405mil,2260.807mil) on Bottom Overlay And Pad C4-2(153.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (278.221mil,2260.315mil) on Bottom Overlay And Pad C6-1(291.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (278.221mil,2299.685mil) on Bottom Overlay And Pad C6-1(291.26mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.087mil < 10mil) Between Arc (278.221mil,2299.685mil) on Bottom Overlay And Pad D6-1(283.069mil,2350mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (360.406mil,2299.193mil) on Bottom Overlay And Pad C6-2(348.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (360.406mil,2260.807mil) on Bottom Overlay And Pad C6-2(348.74mil,2280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (129.595mil,1199.193mil) on Bottom Overlay And Pad C16-2(141.26mil,1180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Arc (129.595mil,1160.807mil) on Bottom Overlay And Pad C16-2(141.26mil,1180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.569mil < 10mil) Between Arc (211.78mil,1160.315mil) on Bottom Overlay And Pad C16-1(198.74mil,1180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.617mil < 10mil) Between Arc (211.78mil,1199.685mil) on Bottom Overlay And Pad C16-1(198.74mil,1180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-908.15mil,419.409mil)(-870.748mil,419.409mil) on Top Overlay And Pad R17-1(-883.74mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-908.15mil,470.591mil)(-870.748mil,470.591mil) on Top Overlay And Pad R17-1(-883.74mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-908.15mil,419.409mil)(-908.15mil,470.591mil) on Top Overlay And Pad R17-1(-883.74mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-801.85mil,419.409mil)(-801.85mil,470.591mil) on Top Overlay And Pad R17-2(-826.26mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-839.252mil,419.409mil)(-801.85mil,419.409mil) on Top Overlay And Pad R17-2(-826.26mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-839.252mil,470.591mil)(-801.85mil,470.591mil) on Top Overlay And Pad R17-2(-826.26mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-934.409mil,1219.409mil)(-934.409mil,1270.591mil) on Top Overlay And Pad R31-1(-910mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-934.409mil,1219.409mil)(-897.008mil,1219.409mil) on Top Overlay And Pad R31-1(-910mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-934.409mil,1270.591mil)(-897.008mil,1270.591mil) on Top Overlay And Pad R31-1(-910mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-865.512mil,1219.409mil)(-828.11mil,1219.409mil) on Top Overlay And Pad R31-2(-852.52mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-865.512mil,1270.591mil)(-828.11mil,1270.591mil) on Top Overlay And Pad R31-2(-852.52mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-828.11mil,1219.409mil)(-828.11mil,1270.591mil) on Top Overlay And Pad R31-2(-852.52mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1035.591mil,1261.85mil)(-1035.591mil,1299.252mil) on Top Overlay And Pad R32-1(-1010mil,1286.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1035.591mil,1261.85mil)(-984.409mil,1261.85mil) on Top Overlay And Pad R32-1(-1010mil,1286.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-984.409mil,1261.85mil)(-984.409mil,1299.252mil) on Top Overlay And Pad R32-1(-1010mil,1286.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1035.591mil,1330.748mil)(-1035.591mil,1368.15mil) on Top Overlay And Pad R32-2(-1010mil,1343.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-984.409mil,1330.748mil)(-984.409mil,1368.15mil) on Top Overlay And Pad R32-2(-1010mil,1343.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1035.591mil,1368.15mil)(-984.409mil,1368.15mil) on Top Overlay And Pad R32-2(-1010mil,1343.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1030.591mil,1051.85mil)(-1030.591mil,1089.252mil) on Top Overlay And Pad R30-1(-1005mil,1076.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-979.409mil,1051.85mil)(-979.409mil,1089.252mil) on Top Overlay And Pad R30-1(-1005mil,1076.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1030.591mil,1051.85mil)(-979.409mil,1051.85mil) on Top Overlay And Pad R30-1(-1005mil,1076.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1030.591mil,1120.748mil)(-1030.591mil,1158.15mil) on Top Overlay And Pad R30-2(-1005mil,1133.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-979.409mil,1120.748mil)(-979.409mil,1158.15mil) on Top Overlay And Pad R30-2(-1005mil,1133.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-1030.591mil,1158.15mil)(-979.409mil,1158.15mil) on Top Overlay And Pad R30-2(-1005mil,1133.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1025.906mil,1599.37mil)(-1025.906mil,1689.921mil) on Top Overlay And Pad C15-2(-1018.032mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1025.906mil,1430.079mil)(-1025.906mil,1520.63mil) on Top Overlay And Pad C15-2(-1018.032mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1262.126mil,1489.134mil)(-1262.126mil,1520.63mil) on Top Overlay And Pad C15-1(-1270mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1262.126mil,1599.37mil)(-1262.126mil,1630.866mil) on Top Overlay And Pad C15-1(-1270mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1203.819mil,1022.48mil)(-1150.669mil,1022.48mil) on Top Overlay And Pad C13-1(-1255mil,1030.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1359.331mil,1022.48mil)(-1306.181mil,1022.48mil) on Top Overlay And Pad C13-1(-1255mil,1030.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1418.386mil,707.52mil)(-1306.181mil,707.52mil) on Top Overlay And Pad C13-2(-1255mil,699.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1203.819mil,707.52mil)(-1091.614mil,707.52mil) on Top Overlay And Pad C13-2(-1255mil,699.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1687.48mil,1224.449mil)(-1687.48mil,1539.409mil) on Top Overlay And Pad L1-2(-1530mil,1248.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1372.52mil,1224.449mil)(-1372.52mil,1539.409mil) on Top Overlay And Pad L1-2(-1530mil,1248.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (-1687.48mil,1224.449mil)(-1687.48mil,1539.409mil) on Top Overlay And Pad L1-1(-1530mil,1515.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1372.52mil,1224.449mil)(-1372.52mil,1539.409mil) on Top Overlay And Pad L1-1(-1530mil,1515.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-2039.449mil,1394.533mil)(-2039.449mil,1405.118mil) on Top Overlay And Pad D9-1(-2035mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-2039.449mil,1294.882mil)(-2039.449mil,1305.467mil) on Top Overlay And Pad D9-1(-2035mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.602mil < 10mil) Between Track (-2135.893mil,1581.738mil)(-2040.489mil,1090.924mil) on Top Overlay And Pad D9-1(-2035mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.602mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1858.898mil,1295mil)(-1858.898mil,1305.467mil) on Top Overlay And Pad D9-2(-1853.898mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-1858.898mil,1394.533mil)(-1858.898mil,1405.118mil) on Top Overlay And Pad D9-2(-1853.898mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Track (-1903.898mil,1295mil)(-1903.898mil,1405.118mil) on Top Overlay And Pad D9-2(-1853.898mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1772.756mil,1108.386mil)(-1772.756mil,1155.629mil) on Top Overlay And Pad F1-2(-1820mil,1132.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.814mil < 10mil) Between Track (-1859.37mil,1096.574mil)(-1780.63mil,1096.574mil) on Top Overlay And Pad F1-2(-1820mil,1132.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1867.244mil,1108.386mil)(-1867.244mil,1155.629mil) on Top Overlay And Pad F1-2(-1820mil,1132.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Track (-1858.898mil,1295mil)(-1858.898mil,1305.467mil) on Top Overlay And Pad F1-1(-1820mil,1257.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1772.756mil,1234.37mil)(-1772.756mil,1281.613mil) on Top Overlay And Pad F1-1(-1820mil,1257.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1867.244mil,1234.37mil)(-1867.244mil,1281.613mil) on Top Overlay And Pad F1-1(-1820mil,1257.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1859.37mil,1293.425mil)(-1780.63mil,1293.425mil) on Top Overlay And Pad F1-1(-1820mil,1257.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Track (-2039.449mil,1295mil)(-1858.898mil,1295mil) on Top Overlay And Pad F1-1(-1820mil,1257.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1817.047mil,1075.787mil)(-1746.181mil,1075.787mil) on Top Overlay And Pad C14-1(-1695mil,1083.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1643.819mil,1075.787mil)(-1572.953mil,1075.787mil) on Top Overlay And Pad C14-1(-1695mil,1083.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1897.756mil,674.213mil)(-1746.181mil,674.213mil) on Top Overlay And Pad C14-2(-1695mil,666.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1643.819mil,674.213mil)(-1492.244mil,674.213mil) on Top Overlay And Pad C14-2(-1695mil,666.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.17mil < 10mil) Between Track (1661.417mil,128.071mil)(1751.969mil,128.071mil) on Top Overlay And Pad JP1-8(1637.795mil,147.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (1248.032mil,-80.591mil)(1248.032mil,-1.85mil) on Top Overlay And Pad JP1-9(1275.591mil,42.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (1751.969mil,-80.591mil)(1751.969mil,-1.85mil) on Top Overlay And Pad JP1-10(1724.409mil,42.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.17mil < 10mil) Between Track (1248.032mil,128.071mil)(1338.583mil,128.071mil) on Top Overlay And Pad JP1-1(1362.205mil,147.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (-2193.543mil,2634.606mil)(-2193.543mil,2713.347mil) on Top Overlay And Pad JP2-26(-2165.984mil,2590.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.677mil < 10mil) Between Track (-1551.811mil,2634.606mil)(-1551.811mil,2713.347mil) on Top Overlay And Pad JP2-25(-1579.37mil,2590.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2236.89mil,1980.591mil)(-2199.488mil,1980.591mil) on Top Overlay And Pad R29-1(-2212.48mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2236.89mil,1929.409mil)(-2199.488mil,1929.409mil) on Top Overlay And Pad R29-1(-2212.48mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-2236.89mil,1929.409mil)(-2236.89mil,1980.591mil) on Top Overlay And Pad R29-1(-2212.48mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2167.992mil,1980.591mil)(-2130.591mil,1980.591mil) on Top Overlay And Pad R29-2(-2155mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2167.992mil,1929.409mil)(-2130.591mil,1929.409mil) on Top Overlay And Pad R29-2(-2155mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-2130.591mil,1929.409mil)(-2130.591mil,1980.591mil) on Top Overlay And Pad R29-2(-2155mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1438.15mil,1489.409mil)(1438.15mil,1540.591mil) on Top Overlay And Pad R24-1(1413.74mil,1515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1400.748mil,1489.409mil)(1438.15mil,1489.409mil) on Top Overlay And Pad R24-1(1413.74mil,1515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1400.748mil,1540.591mil)(1438.15mil,1540.591mil) on Top Overlay And Pad R24-1(1413.74mil,1515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1331.85mil,1489.409mil)(1369.252mil,1489.409mil) on Top Overlay And Pad R24-2(1356.26mil,1515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1331.85mil,1540.591mil)(1369.252mil,1540.591mil) on Top Overlay And Pad R24-2(1356.26mil,1515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1331.85mil,1489.409mil)(1331.85mil,1540.591mil) on Top Overlay And Pad R24-2(1356.26mil,1515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1443.15mil,1904.409mil)(1443.15mil,1955.591mil) on Top Overlay And Pad R25-1(1418.74mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1405.748mil,1904.409mil)(1443.15mil,1904.409mil) on Top Overlay And Pad R25-1(1418.74mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1405.748mil,1955.591mil)(1443.15mil,1955.591mil) on Top Overlay And Pad R25-1(1418.74mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1336.85mil,1904.409mil)(1374.252mil,1904.409mil) on Top Overlay And Pad R25-2(1361.26mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1336.85mil,1955.591mil)(1374.252mil,1955.591mil) on Top Overlay And Pad R25-2(1361.26mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1336.85mil,1904.409mil)(1336.85mil,1955.591mil) on Top Overlay And Pad R25-2(1361.26mil,1930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1438.15mil,1629.409mil)(1438.15mil,1680.591mil) on Top Overlay And Pad R26-1(1413.74mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1400.748mil,1680.591mil)(1438.15mil,1680.591mil) on Top Overlay And Pad R26-1(1413.74mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1400.748mil,1629.409mil)(1438.15mil,1629.409mil) on Top Overlay And Pad R26-1(1413.74mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1331.85mil,1680.591mil)(1369.252mil,1680.591mil) on Top Overlay And Pad R26-2(1356.26mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1331.85mil,1629.409mil)(1369.252mil,1629.409mil) on Top Overlay And Pad R26-2(1356.26mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1331.85mil,1629.409mil)(1331.85mil,1680.591mil) on Top Overlay And Pad R26-2(1356.26mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1443.15mil,2039.409mil)(1443.15mil,2090.591mil) on Top Overlay And Pad R27-1(1418.74mil,2065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1405.748mil,2039.409mil)(1443.15mil,2039.409mil) on Top Overlay And Pad R27-1(1418.74mil,2065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1405.748mil,2090.591mil)(1443.15mil,2090.591mil) on Top Overlay And Pad R27-1(1418.74mil,2065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1336.85mil,2039.409mil)(1374.252mil,2039.409mil) on Top Overlay And Pad R27-2(1361.26mil,2065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1336.85mil,2090.591mil)(1374.252mil,2090.591mil) on Top Overlay And Pad R27-2(1361.26mil,2065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1336.85mil,2039.409mil)(1336.85mil,2090.591mil) on Top Overlay And Pad R27-2(1361.26mil,2065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1438.15mil,1764.409mil)(1438.15mil,1815.591mil) on Top Overlay And Pad R28-1(1413.74mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1400.748mil,1764.409mil)(1438.15mil,1764.409mil) on Top Overlay And Pad R28-1(1413.74mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1400.748mil,1815.591mil)(1438.15mil,1815.591mil) on Top Overlay And Pad R28-1(1413.74mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1331.85mil,1764.409mil)(1369.252mil,1764.409mil) on Top Overlay And Pad R28-2(1356.26mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1331.85mil,1815.591mil)(1369.252mil,1815.591mil) on Top Overlay And Pad R28-2(1356.26mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1331.85mil,1764.409mil)(1331.85mil,1815.591mil) on Top Overlay And Pad R28-2(1356.26mil,1790mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2312.362mil,1980.591mil)(-2281.85mil,1980.591mil) on Top Overlay And Pad D10-A(-2306.26mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2312.362mil,1929.409mil)(-2281.85mil,1929.409mil) on Top Overlay And Pad D10-A(-2306.26mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (-2281.85mil,1929.409mil)(-2281.85mil,1980.591mil) on Top Overlay And Pad D10-A(-2306.26mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D10-A(-2306.26mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Track (-2396mil,1968mil)(-2383.409mil,1980.591mil) on Top Overlay And Pad D10-C(-2363.74mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2383.409mil,1980.591mil)(-2357.638mil,1980.591mil) on Top Overlay And Pad D10-C(-2363.74mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Track (-2396mil,1942mil)(-2383.409mil,1929.409mil) on Top Overlay And Pad D10-C(-2363.74mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-2383.409mil,1929.409mil)(-2357.638mil,1929.409mil) on Top Overlay And Pad D10-C(-2363.74mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.181mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D10-C(-2363.74mil,1955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (644.409mil,365.748mil)(644.409mil,403.15mil) on Top Overlay And Pad R16-1(670mil,378.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (695.591mil,365.748mil)(695.591mil,403.15mil) on Top Overlay And Pad R16-1(670mil,378.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (644.409mil,403.15mil)(695.591mil,403.15mil) on Top Overlay And Pad R16-1(670mil,378.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (644.409mil,296.85mil)(644.409mil,334.252mil) on Top Overlay And Pad R16-2(670mil,321.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (695.591mil,296.85mil)(695.591mil,334.252mil) on Top Overlay And Pad R16-2(670mil,321.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (644.409mil,296.85mil)(695.591mil,296.85mil) on Top Overlay And Pad R16-2(670mil,321.26mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (709.409mil,526.89mil)(760.591mil,526.89mil) on Top Overlay And Pad R13-1(735mil,502.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (709.409mil,489.488mil)(709.409mil,526.89mil) on Top Overlay And Pad R13-1(735mil,502.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (760.591mil,489.488mil)(760.591mil,526.89mil) on Top Overlay And Pad R13-1(735mil,502.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (709.409mil,420.591mil)(709.409mil,457.992mil) on Top Overlay And Pad R13-2(735mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (760.591mil,420.591mil)(760.591mil,457.992mil) on Top Overlay And Pad R13-2(735mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (709.409mil,420.591mil)(760.591mil,420.591mil) on Top Overlay And Pad R13-2(735mil,445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1880mil,1512.878mil)(1880mil,1557.835mil) on Top Overlay And Pad K5-B(1859.488mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1880mil,1412.165mil)(1880mil,1457.122mil) on Top Overlay And Pad K5-B(1859.488mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2150mil,1512.878mil)(2150mil,1557.834mil) on Top Overlay And Pad K5-A(2170.512mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2150mil,1412.166mil)(2150mil,1457.122mil) on Top Overlay And Pad K5-A(2170.512mil,1485mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1880mil,1632.165mil)(1880mil,1677.122mil) on Top Overlay And Pad K4-B(1859.488mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1880mil,1732.878mil)(1880mil,1777.835mil) on Top Overlay And Pad K4-B(1859.488mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2150mil,1632.166mil)(2150mil,1677.122mil) on Top Overlay And Pad K4-A(2170.512mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2150mil,1732.878mil)(2150mil,1777.834mil) on Top Overlay And Pad K4-A(2170.512mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1885mil,1947.878mil)(1885mil,1992.835mil) on Top Overlay And Pad K1-B(1864.488mil,1920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1885mil,1847.165mil)(1885mil,1892.122mil) on Top Overlay And Pad K1-B(1864.488mil,1920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2155mil,1947.878mil)(2155mil,1992.834mil) on Top Overlay And Pad K1-A(2175.512mil,1920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2155mil,1847.166mil)(2155mil,1892.122mil) on Top Overlay And Pad K1-A(2175.512mil,1920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2347.878mil,1835mil)(2392.835mil,1835mil) on Top Overlay And Pad K3-B(2320mil,1855.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2247.165mil,1835mil)(2292.122mil,1835mil) on Top Overlay And Pad K3-B(2320mil,1855.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "K3" (2255mil,1865mil) on Top Overlay And Pad K3-B(2320mil,1855.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2347.878mil,1565mil)(2392.834mil,1565mil) on Top Overlay And Pad K3-A(2320mil,1544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (2247.166mil,1565mil)(2292.122mil,1565mil) on Top Overlay And Pad K3-A(2320mil,1544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1737.878mil,1565mil)(1782.835mil,1565mil) on Top Overlay And Pad K2-B(1710mil,1544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1637.165mil,1565mil)(1682.122mil,1565mil) on Top Overlay And Pad K2-B(1710mil,1544.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1637.166mil,1835mil)(1682.122mil,1835mil) on Top Overlay And Pad K2-A(1710mil,1855.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.193mil < 10mil) Between Track (1737.878mil,1835mil)(1782.834mil,1835mil) on Top Overlay And Pad K2-A(1710mil,1855.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "K2" (1645mil,1860mil) on Top Overlay And Pad K2-A(1710mil,1855.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.905mil < 10mil) Between Track (-2398.227mil,1530.745mil)(-2135.893mil,1581.738mil) on Top Overlay And Pad SW1-1(-2257.117mil,1496.009mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-2120mil,33.189mil)(-2120mil,1795mil) on Top Overlay And Pad SW1-3(-2185mil,1125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.905mil < 10mil) Between Track (-2302.823mil,1039.932mil)(-2043.889mil,1090.263mil) on Top Overlay And Pad SW1-3(-2185mil,1125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (751.457mil,2765mil)(1050mil,2765mil) on Top Overlay And Pad J10-3(805mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (751.457mil,2855mil)(1050mil,2855mil) on Top Overlay And Pad J10-3(805mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (751.457mil,2765mil)(1050mil,2765mil) on Top Overlay And Pad J10-2(905mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (751.457mil,2855mil)(1050mil,2855mil) on Top Overlay And Pad J10-2(905mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1050mil,2765mil)(1050mil,2855mil) on Top Overlay And Pad J10-1(1005mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (751.457mil,2765mil)(1050mil,2765mil) on Top Overlay And Pad J10-1(1005mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (751.457mil,2855mil)(1050mil,2855mil) on Top Overlay And Pad J10-1(1005mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (660mil,2454.605mil)(675mil,2454.605mil) on Top Overlay And Pad R7-1(725mil,2464.605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.228mil < 10mil) Between Track (1109.409mil,2568.15mil)(1160.591mil,2568.15mil) on Bottom Overlay And Pad R9-2(1060mil,2564.21mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.955mil < 10mil) Between Track (1109.409mil,2530.748mil)(1109.409mil,2568.15mil) on Bottom Overlay And Pad R9-2(1060mil,2564.21mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (995mil,2454.21mil)(1010mil,2454.21mil) on Top Overlay And Pad R9-1(1060mil,2464.21mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.104mil < 10mil) Between Track (1109.409mil,2461.85mil)(1160.591mil,2461.85mil) on Bottom Overlay And Pad R9-1(1060mil,2464.21mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.955mil < 10mil) Between Track (1109.409mil,2461.85mil)(1109.409mil,2499.252mil) on Bottom Overlay And Pad R9-1(1060mil,2464.21mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1.457mil,2765mil)(300mil,2765mil) on Top Overlay And Pad J11-3(55mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1.457mil,2855mil)(300mil,2855mil) on Top Overlay And Pad J11-3(55mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1.457mil,2765mil)(300mil,2765mil) on Top Overlay And Pad J11-2(155mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1.457mil,2855mil)(300mil,2855mil) on Top Overlay And Pad J11-2(155mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (300mil,2765mil)(300mil,2855mil) on Top Overlay And Pad J11-1(255mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1.457mil,2765mil)(300mil,2765mil) on Top Overlay And Pad J11-1(255mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1.457mil,2855mil)(300mil,2855mil) on Top Overlay And Pad J11-1(255mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (-90mil,2454.21mil)(-75mil,2454.21mil) on Top Overlay And Pad R8-1(-25mil,2464.21mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Text "U2" (35mil,2765mil) on Bottom Overlay And Pad R8-3(-25mil,2665mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (245mil,2455mil)(260mil,2455mil) on Top Overlay And Pad R10-1(310mil,2465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1466.457mil,2765mil)(1765mil,2765mil) on Top Overlay And Pad J9-3(1520mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1466.457mil,2855mil)(1765mil,2855mil) on Top Overlay And Pad J9-3(1520mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1466.457mil,2765mil)(1765mil,2765mil) on Top Overlay And Pad J9-2(1620mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1466.457mil,2855mil)(1765mil,2855mil) on Top Overlay And Pad J9-2(1620mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1765mil,2765mil)(1765mil,2855mil) on Top Overlay And Pad J9-1(1720mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1466.457mil,2765mil)(1765mil,2765mil) on Top Overlay And Pad J9-1(1720mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1466.457mil,2855mil)(1765mil,2855mil) on Top Overlay And Pad J9-1(1720mil,2810mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (1380mil,2454.605mil)(1395mil,2454.605mil) on Top Overlay And Pad R20-1(1445mil,2464.605mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.984mil < 10mil) Between Text "U3" (1505mil,2765mil) on Bottom Overlay And Pad R20-3(1445mil,2665.395mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.552mil < 10mil) Between Track (1710mil,2455mil)(1725mil,2455mil) on Top Overlay And Pad R21-1(1775mil,2465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-2120mil,33.189mil)(-2120mil,1795mil) on Top Overlay And Pad P1-2(-2110.919mil,721.837mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-2120mil,33.189mil)(-2120mil,1795mil) on Top Overlay And Pad P1-1(-2149.081mil,918.163mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (800mil,-49.724mil)(800mil,359.331mil) on Top Overlay And Pad J5-4(845mil,305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (890mil,-49.724mil)(890mil,359.331mil) on Top Overlay And Pad J5-4(845mil,305mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (800mil,-49.724mil)(800mil,359.331mil) on Top Overlay And Pad J5-1(845mil,5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (890mil,-49.724mil)(890mil,359.331mil) on Top Overlay And Pad J5-1(845mil,5mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (800mil,-49.724mil)(800mil,359.331mil) on Top Overlay And Pad J5-2(845mil,105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (890mil,-49.724mil)(890mil,359.331mil) on Top Overlay And Pad J5-2(845mil,105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (800mil,-49.724mil)(800mil,359.331mil) on Top Overlay And Pad J5-3(845mil,205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (890mil,-49.724mil)(890mil,359.331mil) on Top Overlay And Pad J5-3(845mil,205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.917mil < 10mil) Between Text "1" (1935.642mil,1063.8mil) on Top Overlay And Pad SW2-1(1875mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (1829.72mil,679.29mil)(1829.72mil,1139.92mil) on Top Overlay And Pad SW2-1(1875mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.625mil < 10mil) Between Text "2" (1935.842mil,966mil) on Top Overlay And Pad SW2-2(1875mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.625mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (1829.72mil,679.29mil)(1829.72mil,1139.92mil) on Top Overlay And Pad SW2-2(1875mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.882mil < 10mil) Between Text "3" (1935.342mil,864.9mil) on Top Overlay And Pad SW2-3(1875mil,860mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (1829.72mil,679.29mil)(1829.72mil,1139.92mil) on Top Overlay And Pad SW2-3(1875mil,860mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.936mil < 10mil) Between Text "4" (1935mil,760mil) on Top Overlay And Pad SW2-4(1875mil,760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.687mil < 10mil) Between Track (1829.72mil,679.29mil)(1829.72mil,1139.92mil) on Top Overlay And Pad SW2-4(1875mil,760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (2219.49mil,679.29mil)(2219.49mil,1139.92mil) on Top Overlay And Pad SW2-5(2175mil,760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (2219.49mil,679.29mil)(2219.49mil,1139.92mil) on Top Overlay And Pad SW2-6(2175mil,860mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (2219.49mil,679.29mil)(2219.49mil,1139.92mil) on Top Overlay And Pad SW2-7(2175mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.897mil < 10mil) Between Track (2219.49mil,679.29mil)(2219.49mil,1139.92mil) on Top Overlay And Pad SW2-8(2175mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (1420mil,829.882mil)(1420mil,1430mil) on Top Overlay And Pad J7-5(1465mil,985mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1510mil,829.882mil)(1510mil,1430mil) on Top Overlay And Pad J7-5(1465mil,985mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1420mil,829.882mil)(1420mil,1430mil) on Top Overlay And Pad J7-3(1465mil,1185mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1510mil,829.882mil)(1510mil,1430mil) on Top Overlay And Pad J7-3(1465mil,1185mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1420mil,829.882mil)(1420mil,1430mil) on Top Overlay And Pad J7-2(1465mil,1285mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1510mil,829.882mil)(1510mil,1430mil) on Top Overlay And Pad J7-2(1465mil,1285mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1420mil,829.882mil)(1420mil,1430mil) on Top Overlay And Pad J7-1(1465mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1510mil,829.882mil)(1510mil,1430mil) on Top Overlay And Pad J7-1(1465mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1420mil,1430mil)(1510mil,1430mil) on Top Overlay And Pad J7-1(1465mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1420mil,829.882mil)(1420mil,1430mil) on Top Overlay And Pad J7-4(1465mil,1085mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1510mil,829.882mil)(1510mil,1430mil) on Top Overlay And Pad J7-4(1465mil,1085mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1420mil,829.882mil)(1420mil,1430mil) on Top Overlay And Pad J7-6(1465mil,885mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1510mil,829.882mil)(1510mil,1430mil) on Top Overlay And Pad J7-6(1465mil,885mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-8(1790mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-8(1790mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-6(1590mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-6(1590mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-4(1390mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-4(1390mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1045mil,265mil)(1045mil,355mil) on Top Overlay And Pad J2-1(1090mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-1(1090mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-1(1090mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-2(1190mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-2(1190mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-3(1290mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-3(1290mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-5(1490mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-5(1490mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,265mil)(1845.906mil,265mil) on Top Overlay And Pad J2-7(1690mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1045mil,355mil)(1845.906mil,355mil) on Top Overlay And Pad J2-7(1690mil,310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (710mil,933.15mil)(710mil,1325mil) on Bottom Overlay And Pad J1-4(755mil,980mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (800mil,933.15mil)(800mil,1325mil) on Bottom Overlay And Pad J1-4(755mil,980mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (710mil,933.15mil)(710mil,1325mil) on Bottom Overlay And Pad J1-1(755mil,1280mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (800mil,933.15mil)(800mil,1325mil) on Bottom Overlay And Pad J1-1(755mil,1280mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (710mil,1325mil)(800mil,1325mil) on Bottom Overlay And Pad J1-1(755mil,1280mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (710mil,933.15mil)(710mil,1325mil) on Bottom Overlay And Pad J1-2(755mil,1180mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (800mil,933.15mil)(800mil,1325mil) on Bottom Overlay And Pad J1-2(755mil,1180mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (710mil,933.15mil)(710mil,1325mil) on Bottom Overlay And Pad J1-3(755mil,1080mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (800mil,933.15mil)(800mil,1325mil) on Bottom Overlay And Pad J1-3(755mil,1080mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (-1769.685mil,1672.709mil)(-1731.299mil,1672.709mil) on Bottom Overlay And Pad C11-2(-1750mil,1648.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (-1769.685mil,1566.409mil)(-1730.315mil,1566.409mil) on Bottom Overlay And Pad C11-1(-1750mil,1591.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (-1403.701mil,1727.291mil)(-1365.315mil,1727.291mil) on Bottom Overlay And Pad C10-2(-1385mil,1751.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (-1404.685mil,1833.591mil)(-1365.315mil,1833.591mil) on Bottom Overlay And Pad C10-1(-1385mil,1808.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1317.244mil,1742.363mil)(-1317.244mil,1789.606mil) on Bottom Overlay And Pad F2-2(-1270mil,1765.986mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1222.756mil,1742.363mil)(-1222.756mil,1789.606mil) on Bottom Overlay And Pad F2-2(-1270mil,1765.986mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.814mil < 10mil) Between Track (-1309.37mil,1801.418mil)(-1230.63mil,1801.418mil) on Bottom Overlay And Pad F2-2(-1270mil,1765.986mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1317.244mil,1616.379mil)(-1317.244mil,1663.622mil) on Bottom Overlay And Pad F2-1(-1270mil,1640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-1222.756mil,1616.379mil)(-1222.756mil,1663.622mil) on Bottom Overlay And Pad F2-1(-1270mil,1640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (-1309.37mil,1604.567mil)(-1230.63mil,1604.567mil) on Bottom Overlay And Pad F2-1(-1270mil,1640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.814mil < 10mil) Between Track (-43.426mil,1235.63mil)(-43.426mil,1314.37mil) on Bottom Overlay And Pad F3-2(-7.994mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-31.614mil,1227.756mil)(15.629mil,1227.756mil) on Bottom Overlay And Pad F3-2(-7.994mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (-31.614mil,1322.244mil)(15.629mil,1322.244mil) on Bottom Overlay And Pad F3-2(-7.994mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (153.425mil,1235.63mil)(153.425mil,1314.37mil) on Bottom Overlay And Pad F3-1(117.992mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (94.37mil,1227.756mil)(141.613mil,1227.756mil) on Bottom Overlay And Pad F3-1(117.992mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (94.37mil,1322.244mil)(141.613mil,1322.244mil) on Bottom Overlay And Pad F3-1(117.992mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (316.85mil,1190.591mil)(354.252mil,1190.591mil) on Bottom Overlay And Pad R37-1(341.26mil,1165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (316.85mil,1139.409mil)(354.252mil,1139.409mil) on Bottom Overlay And Pad R37-1(341.26mil,1165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (316.85mil,1139.409mil)(316.85mil,1190.591mil) on Bottom Overlay And Pad R37-1(341.26mil,1165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (385.748mil,1190.591mil)(423.15mil,1190.591mil) on Bottom Overlay And Pad R37-2(398.74mil,1165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (385.748mil,1139.409mil)(423.15mil,1139.409mil) on Bottom Overlay And Pad R37-2(398.74mil,1165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (423.15mil,1139.409mil)(423.15mil,1190.591mil) on Bottom Overlay And Pad R37-2(398.74mil,1165mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (311mil,915mil)(311mil,1105mil) on Bottom Overlay And Pad U7-5(369mil,1085mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (311mil,915mil)(311mil,1105mil) on Bottom Overlay And Pad U7-6(369mil,1035mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (311mil,915mil)(311mil,1105mil) on Bottom Overlay And Pad U7-7(369mil,985mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (311mil,915mil)(311mil,1105mil) on Bottom Overlay And Pad U7-8(369mil,935mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (187mil,915mil)(187mil,1105mil) on Bottom Overlay And Pad U7-4(131mil,1085mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (135mil,1125mil) on Bottom Overlay And Pad U7-4(131mil,1085mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (187mil,915mil)(187mil,1105mil) on Bottom Overlay And Pad U7-3(131mil,1035mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (187mil,915mil)(187mil,1105mil) on Bottom Overlay And Pad U7-2(131mil,985mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (187mil,915mil)(187mil,1105mil) on Bottom Overlay And Pad U7-1(131mil,935mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (470.315mil,1157.709mil)(508.701mil,1157.709mil) on Bottom Overlay And Pad C17-2(490mil,1133.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.15mil < 10mil) Between Track (470.315mil,1051.409mil)(509.685mil,1051.409mil) on Bottom Overlay And Pad C17-1(490mil,1076.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.7mil < 10mil) Between Track (2092.865mil,841.38mil)(2092.875mil,988.62mil) on Bottom Overlay And Pad RN1-5(2066.491mil,962.241mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Track (2051.918mil,988.62mil)(2092.875mil,988.62mil) on Bottom Overlay And Pad RN1-5(2066.491mil,962.241mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.635mil < 10mil) Between Track (1977.922mil,988.605mil)(2017.283mil,988.605mil) on Bottom Overlay And Pad RN1-4(2003.501mil,962.239mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.891mil < 10mil) Between Track (1977.912mil,841.365mil)(1977.922mil,988.605mil) on Bottom Overlay And Pad RN1-4(2003.501mil,962.239mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.69mil < 10mil) Between Track (2092.865mil,841.38mil)(2092.875mil,988.62mil) on Bottom Overlay And Pad RN1-6(2066.495mil,930.751mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Track (1977.912mil,841.365mil)(1977.922mil,988.605mil) on Bottom Overlay And Pad RN1-3(2003.505mil,930.749mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Track (2092.865mil,841.38mil)(2092.875mil,988.62mil) on Bottom Overlay And Pad RN1-7(2066.495mil,899.251mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.903mil < 10mil) Between Track (1977.912mil,841.365mil)(1977.922mil,988.605mil) on Bottom Overlay And Pad RN1-2(2003.505mil,899.249mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.678mil < 10mil) Between Track (2092.865mil,841.38mil)(2092.875mil,988.62mil) on Bottom Overlay And Pad RN1-8(2066.499mil,867.761mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.65mil < 10mil) Between Track (2052.715mil,841.38mil)(2092.865mil,841.38mil) on Bottom Overlay And Pad RN1-8(2066.499mil,867.761mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.661mil < 10mil) Between Track (1977.912mil,841.365mil)(2018.862mil,841.365mil) on Bottom Overlay And Pad RN1-1(2003.509mil,867.759mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.913mil < 10mil) Between Track (1977.912mil,841.365mil)(1977.922mil,988.605mil) on Bottom Overlay And Pad RN1-1(2003.509mil,867.759mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-180mil,1270mil)(-169.533mil,1270mil) on Bottom Overlay And Pad D12-2(-125mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-80.467mil,1270mil)(-69.882mil,1270mil) on Bottom Overlay And Pad D12-2(-125mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Track (-180mil,1225mil)(-69.882mil,1225mil) on Bottom Overlay And Pad D12-2(-125mil,1275mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-80.467mil,1089.449mil)(-69.882mil,1089.449mil) on Bottom Overlay And Pad D12-1(-125mil,1093.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Track (-180.118mil,1089.449mil)(-169.533mil,1089.449mil) on Bottom Overlay And Pad D12-1(-125mil,1093.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1701.498mil,533.504mil)(1772.364mil,533.504mil) on Bottom Overlay And Pad D4-2(1803.862mil,565mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (1702.36mil,596.496mil)(1771.502mil,596.496mil) on Bottom Overlay And Pad D4-2(1803.862mil,565mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1701.498mil,533.504mil)(1772.364mil,533.504mil) on Bottom Overlay And Pad D4-1(1670mil,565mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (1702.36mil,596.496mil)(1771.502mil,596.496mil) on Bottom Overlay And Pad D4-1(1670mil,565mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1646.34mil,465.748mil)(1646.34mil,503.15mil) on Bottom Overlay And Pad R4-1(1671.931mil,478.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1697.522mil,465.748mil)(1697.522mil,503.15mil) on Bottom Overlay And Pad R4-1(1671.931mil,478.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1646.34mil,503.15mil)(1697.522mil,503.15mil) on Bottom Overlay And Pad R4-1(1671.931mil,478.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1646.34mil,396.85mil)(1646.34mil,434.252mil) on Bottom Overlay And Pad R4-2(1671.931mil,421.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1697.522mil,396.85mil)(1697.522mil,434.252mil) on Bottom Overlay And Pad R4-2(1671.931mil,421.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1646.34mil,396.85mil)(1697.522mil,396.85mil) on Bottom Overlay And Pad R4-2(1671.931mil,421.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1506.34mil,608.15mil)(1557.522mil,608.15mil) on Bottom Overlay And Pad R3-1(1531.931mil,583.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1557.522mil,570.748mil)(1557.522mil,608.15mil) on Bottom Overlay And Pad R3-1(1531.931mil,583.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1506.34mil,570.748mil)(1506.34mil,608.15mil) on Bottom Overlay And Pad R3-1(1531.931mil,583.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1557.522mil,501.85mil)(1557.522mil,539.252mil) on Bottom Overlay And Pad R3-2(1531.931mil,526.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1506.34mil,501.85mil)(1506.34mil,539.252mil) on Bottom Overlay And Pad R3-2(1531.931mil,526.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1506.34mil,501.85mil)(1557.522mil,501.85mil) on Bottom Overlay And Pad R3-2(1531.931mil,526.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1564.567mil,638.504mil)(1635.433mil,638.504mil) on Bottom Overlay And Pad D3-2(1666.931mil,670mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (1565.429mil,701.496mil)(1634.571mil,701.496mil) on Bottom Overlay And Pad D3-2(1666.931mil,670mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (1564.567mil,638.504mil)(1635.433mil,638.504mil) on Bottom Overlay And Pad D3-1(1533.069mil,670mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (1565.429mil,701.496mil)(1634.571mil,701.496mil) on Bottom Overlay And Pad D3-1(1533.069mil,670mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (795mil,2509mil)(985mil,2509mil) on Bottom Overlay And Pad U1-5(965mil,2451mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (795mil,2509mil)(985mil,2509mil) on Bottom Overlay And Pad U1-6(915mil,2451mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (795mil,2509mil)(985mil,2509mil) on Bottom Overlay And Pad U1-7(865mil,2451mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.574mil < 10mil) Between Track (795mil,2509mil)(985mil,2509mil) on Bottom Overlay And Pad U1-8(815mil,2451mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (795mil,2633mil)(985mil,2633mil) on Bottom Overlay And Pad U1-4(965mil,2689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (795mil,2633mil)(985mil,2633mil) on Bottom Overlay And Pad U1-3(915mil,2689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (795mil,2633mil)(985mil,2633mil) on Bottom Overlay And Pad U1-2(865mil,2689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (795mil,2633mil)(985mil,2633mil) on Bottom Overlay And Pad U1-1(815mil,2689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (619.409mil,2556.85mil)(670.591mil,2556.85mil) on Bottom Overlay And Pad R14-2(645mil,2581.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (619.409mil,2556.85mil)(619.409mil,2594.252mil) on Bottom Overlay And Pad R14-2(645mil,2581.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (670.591mil,2556.85mil)(670.591mil,2594.252mil) on Bottom Overlay And Pad R14-2(645mil,2581.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (619.409mil,2663.15mil)(670.591mil,2663.15mil) on Bottom Overlay And Pad R14-1(645mil,2638.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (619.409mil,2625.748mil)(619.409mil,2663.15mil) on Bottom Overlay And Pad R14-1(645mil,2638.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (670.591mil,2625.748mil)(670.591mil,2663.15mil) on Bottom Overlay And Pad R14-1(645mil,2638.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (665.591mil,2480.748mil)(665.591mil,2518.15mil) on Bottom Overlay And Pad R1-2(640mil,2493.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (614.409mil,2480.748mil)(614.409mil,2518.15mil) on Bottom Overlay And Pad R1-2(640mil,2493.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (614.409mil,2518.15mil)(665.591mil,2518.15mil) on Bottom Overlay And Pad R1-2(640mil,2493.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (665.591mil,2411.85mil)(665.591mil,2449.252mil) on Bottom Overlay And Pad R1-1(640mil,2436.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (614.409mil,2411.85mil)(614.409mil,2449.252mil) on Bottom Overlay And Pad R1-1(640mil,2436.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (614.409mil,2411.85mil)(665.591mil,2411.85mil) on Bottom Overlay And Pad R1-1(640mil,2436.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.842mil < 10mil) Between Track (666.498mil,2323.504mil)(737.364mil,2323.504mil) on Bottom Overlay And Pad D1-1(635mil,2355mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.704mil < 10mil) Between Track (667.36mil,2386.496mil)(736.502mil,2386.496mil) on Bottom Overlay And Pad D1-1(635mil,2355mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.704mil]
Rule Violations :394

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.384mil < 10mil) Between Text "CQUPT-2020.06" (-2050mil,-115mil) on Top Solder And Arc (-1435mil,-90mil) on Top Solder [Top Solder] Mask Sliver [3.384mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.076mil < 10mil) Between Text "CQUPT-2020.06" (-2050mil,-115mil) on Top Solder And Arc (-2025mil,-90mil) on Top Solder [Top Solder] Mask Sliver [4.076mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad Q1-2(10mil,410mil) on Multi-Layer And Pad Q1-3(10mil,360mil) on Multi-Layer [Top Solder] Mask Sliver [6.567mil] / [Bottom Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad Q1-1(10mil,460mil) on Multi-Layer And Pad Q1-2(10mil,410mil) on Multi-Layer [Top Solder] Mask Sliver [6.567mil] / [Bottom Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-6(2066.495mil,930.751mil) on Bottom Layer And Pad RN1-5(2066.491mil,962.241mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-3(2003.505mil,930.749mil) on Bottom Layer And Pad RN1-4(2003.501mil,962.239mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.814mil < 10mil) Between Pad RN1-7(2066.495mil,899.251mil) on Bottom Layer And Pad RN1-6(2066.495mil,930.751mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.814mil < 10mil) Between Pad RN1-2(2003.505mil,899.249mil) on Bottom Layer And Pad RN1-3(2003.505mil,930.749mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-8(2066.499mil,867.761mil) on Bottom Layer And Pad RN1-7(2066.495mil,899.251mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.852mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.852mil < 10mil) Between Pad RN1-1(2003.509mil,867.759mil) on Bottom Layer And Pad RN1-2(2003.505mil,899.249mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.852mil]
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (Disabled)(All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=500mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-2020.315mil,2306.736mil)(-2020.315mil,2485mil) on Top Layer And Arc (-1947.266mil,2317.734mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-2000.63mil,2317.734mil)(-2000.63mil,2485mil) on Top Layer And Arc (-1943.577mil,2326.423mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1980.945mil,2326.423mil)(-1980.945mil,2485mil) on Top Layer And Arc (-1922.816mil,2342.184mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1961.26mil,2342.184mil)(-1961.26mil,2485mil) on Top Layer And Arc (-1902.056mil,2362.944mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1941.575mil,2362.944mil)(-1941.575mil,2485mil) on Top Layer And Arc (-1881.295mil,2383.704mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1862.835mil,2440.985mil)(-1862.835mil,2485mil) on Top Layer And Arc (-1798.254mil,2456.746mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1882.52mil,2439.367mil)(-1882.52mil,2485mil) on Top Layer And Arc (-1819.014mil,2440.985mil) on Top Layer 
   Violation between Clearance Constraint: (9.706mil < 10mil) Between Arc (-1805.633mil,2439.367mil) on Top Layer And Arc (-1819.014mil,2440.985mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1902.205mil,2418.607mil)(-1902.205mil,2485mil) on Top Layer And Arc (-1805.633mil,2439.367mil) on Top Layer 
   Violation between Clearance Constraint: (9.752mil < 10mil) Between Track (-1862.835mil,2440.985mil)(-1862.835mil,2485mil) on Top Layer And Arc (-1805.633mil,2439.367mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-1921.89mil,2383.704mil)(-1921.89mil,2485mil) on Top Layer And Arc (-1826.393mil,2418.607mil) on Top Layer 
   Violation between Clearance Constraint: (8.782mil < 10mil) Between Pad JP2-5(-1725.039mil,2485mil) on Top Layer And Arc (-1670.003mil,2464.997mil) on Top Layer 
   Violation between Clearance Constraint: (8.782mil < 10mil) Between Pad JP2-3(-1685.669mil,2485mil) on Top Layer And Arc (-1670.003mil,2464.997mil) on Top Layer 
   Violation between Clearance Constraint: (8.865mil < 10mil) Between Pad JP2-5(-1725.039mil,2485mil) on Top Layer And Arc (-1711.523mil,2463.477mil) on Top Layer 
   Violation between Clearance Constraint: (8.865mil < 10mil) Between Pad JP2-7(-1764.409mil,2485mil) on Top Layer And Arc (-1711.523mil,2463.477mil) on Top Layer 
   Violation between Clearance Constraint: (9.206mil < 10mil) Between Pad JP2-10(-1823.465mil,2485mil) on Top Layer And Arc (-1773.804mil,2461.196mil) on Top Layer 
   Violation between Clearance Constraint: (9.206mil < 10mil) Between Pad JP2-8(-1784.094mil,2485mil) on Top Layer And Arc (-1773.804mil,2461.196mil) on Top Layer 
   Violation between Clearance Constraint: (9.921mil < 10mil) Between Arc (-1934.269mil,2551.883mil) on Top Layer And Arc (-1920.315mil,2558.264mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (-2020.315mil,2485mil)(-2020.315mil,2558.264mil) on Top Layer And Arc (-1934.269mil,2551.883mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-23(-2079.37mil,2485mil) on Top Layer And Pad JP2-22(-2059.685mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-21(-2040mil,2485mil) on Top Layer And Pad JP2-22(-2059.685mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.779mil < 10mil) Between Track (-2040mil,2485mil)(-2040mil,2520mil) on Top Layer And Pad JP2-22(-2059.685mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-21(-2040mil,2485mil) on Top Layer And Pad JP2-20(-2020.315mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.78mil < 10mil) Between Track (-2040mil,2485mil)(-2040mil,2520mil) on Top Layer And Pad JP2-20(-2020.315mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-19(-2000.63mil,2485mil) on Top Layer And Pad JP2-20(-2020.315mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2000.63mil,2485mil)(-2000.63mil,2551.883mil) on Top Layer And Pad JP2-20(-2020.315mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2000.63mil,2317.734mil)(-2000.63mil,2485mil) on Top Layer And Pad JP2-20(-2020.315mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-19(-2000.63mil,2485mil) on Top Layer And Pad JP2-18(-1980.945mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-17(-1961.26mil,2485mil) on Top Layer And Pad JP2-18(-1980.945mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2000.63mil,2485mil)(-2000.63mil,2551.883mil) on Top Layer And Pad JP2-18(-1980.945mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1961.26mil,2342.184mil)(-1961.26mil,2485mil) on Top Layer And Pad JP2-18(-1980.945mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2000.63mil,2317.734mil)(-2000.63mil,2485mil) on Top Layer And Pad JP2-18(-1980.945mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-17(-1961.26mil,2485mil) on Top Layer And Pad JP2-16(-1941.575mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-15(-1921.89mil,2485mil) on Top Layer And Pad JP2-16(-1941.575mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1921.89mil,2383.704mil)(-1921.89mil,2485mil) on Top Layer And Pad JP2-16(-1941.575mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1961.26mil,2342.184mil)(-1961.26mil,2485mil) on Top Layer And Pad JP2-16(-1941.575mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-15(-1921.89mil,2485mil) on Top Layer And Pad JP2-14(-1902.205mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-13(-1882.52mil,2485mil) on Top Layer And Pad JP2-14(-1902.205mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1882.52mil,2439.367mil)(-1882.52mil,2485mil) on Top Layer And Pad JP2-14(-1902.205mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1921.89mil,2383.704mil)(-1921.89mil,2485mil) on Top Layer And Pad JP2-14(-1902.205mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-13(-1882.52mil,2485mil) on Top Layer And Pad JP2-12(-1862.835mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1882.52mil,2439.367mil)(-1882.52mil,2485mil) on Top Layer And Pad JP2-12(-1862.835mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-11(-1843.15mil,2485mil) on Top Layer And Pad JP2-12(-1862.835mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1843.15mil,2456.746mil)(-1843.15mil,2485mil) on Top Layer And Pad JP2-12(-1862.835mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-11(-1843.15mil,2485mil) on Top Layer And Pad JP2-10(-1823.465mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-9(-1803.78mil,2485mil) on Top Layer And Pad JP2-10(-1823.465mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1803.78mil,2485mil)(-1803.78mil,2514.565mil) on Top Layer And Pad JP2-10(-1823.465mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1803.78mil,2461.196mil)(-1803.78mil,2485mil) on Top Layer And Pad JP2-10(-1823.465mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1843.15mil,2456.746mil)(-1843.15mil,2485mil) on Top Layer And Pad JP2-10(-1823.465mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-8(-1784.094mil,2485mil) on Top Layer And Pad JP2-9(-1803.78mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1803.78mil,2485mil)(-1803.78mil,2514.565mil) on Top Layer And Pad JP2-8(-1784.094mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1803.78mil,2461.196mil)(-1803.78mil,2485mil) on Top Layer And Pad JP2-8(-1784.094mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-6(-1744.724mil,2485mil) on Top Layer And Pad JP2-7(-1764.409mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1744.724mil,2463.477mil)(-1744.724mil,2485mil) on Top Layer And Pad JP2-7(-1764.409mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-5(-1725.039mil,2485mil) on Top Layer And Pad JP2-6(-1744.724mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-5(-1725.039mil,2485mil) on Top Layer And Pad JP2-4(-1705.354mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad JP2-3(-1685.669mil,2485mil) on Top Layer And Pad JP2-4(-1705.354mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1705.354mil,2464.997mil)(-1705.354mil,2485mil) on Top Layer And Pad JP2-3(-1685.669mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1744.724mil,2463.477mil)(-1744.724mil,2485mil) on Top Layer And Pad JP2-5(-1725.039mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1705.354mil,2464.997mil)(-1705.354mil,2485mil) on Top Layer And Pad JP2-5(-1725.039mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1862.835mil,2440.985mil)(-1862.835mil,2485mil) on Top Layer And Pad JP2-11(-1843.15mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1902.205mil,2418.607mil)(-1902.205mil,2485mil) on Top Layer And Pad JP2-13(-1882.52mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1862.835mil,2440.985mil)(-1862.835mil,2485mil) on Top Layer And Pad JP2-13(-1882.52mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1902.205mil,2418.607mil)(-1902.205mil,2485mil) on Top Layer And Pad JP2-15(-1921.89mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1941.575mil,2362.944mil)(-1941.575mil,2485mil) on Top Layer And Pad JP2-15(-1921.89mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1980.945mil,2326.423mil)(-1980.945mil,2485mil) on Top Layer And Pad JP2-17(-1961.26mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1941.575mil,2362.944mil)(-1941.575mil,2485mil) on Top Layer And Pad JP2-17(-1961.26mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-1980.945mil,2326.423mil)(-1980.945mil,2485mil) on Top Layer And Pad JP2-19(-2000.63mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2020.315mil,2485mil)(-2020.315mil,2558.264mil) on Top Layer And Pad JP2-19(-2000.63mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2020.315mil,2306.736mil)(-2020.315mil,2485mil) on Top Layer And Pad JP2-19(-2000.63mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2059.685mil,2301.106mil)(-2059.685mil,2485mil) on Top Layer And Pad JP2-21(-2040mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2020.315mil,2485mil)(-2020.315mil,2558.264mil) on Top Layer And Pad JP2-21(-2040mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2020.315mil,2306.736mil)(-2020.315mil,2485mil) on Top Layer And Pad JP2-21(-2040mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 10mil) Between Track (-2059.685mil,2301.106mil)(-2059.685mil,2485mil) on Top Layer And Pad JP2-23(-2079.37mil,2485mil) on Top Layer 
   Violation between Clearance Constraint: (8.852mil < 10mil) Between Pad RN1-3(2003.505mil,930.749mil) on Bottom Layer And Pad RN1-4(2003.501mil,962.239mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.852mil < 10mil) Between Pad RN1-1(2003.509mil,867.759mil) on Bottom Layer And Pad RN1-2(2003.505mil,899.249mil) on Bottom Layer 
Rule Violations :76

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01