
AVRASM ver. 2.1.30  D:\university\7term\micro_graderi\project\spi\maste\Debug\List\master.asm Mon Jan 21 07:09:35 2019

D:\university\7term\micro_graderi\project\spi\maste\Debug\List\master.asm(1088): warning: Register r5 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\spi\maste\Debug\List\master.asm(1089): warning: Register r4 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\spi\maste\Debug\List\master.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0048 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G102:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G102:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
000033 614d
000034 7473
000035 7265
000036 7254      	.DB  0x4D,0x61,0x73,0x74,0x65,0x72,0x54,0x72
000037 6e61
000038 6d73
000039 7469
00003a 2520      	.DB  0x61,0x6E,0x73,0x6D,0x69,0x74,0x20,0x25
00003b 2064
00003c 6f74
00003d 2520
00003e 2064      	.DB  0x64,0x20,0x74,0x6F,0x20,0x25,0x64,0x20
00003f 6341
000040 3a6b
000041 6425
D:\university\7term\micro_graderi\project\spi\maste\Debug\List\master.asm(1131): warning: .cseg .db misalignment - padding zero byte
000042 0000      	.DB  0x41,0x63,0x6B,0x3A,0x25,0x64,0x0
                 _0x2000003:
000043 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000044 0002      	.DW  0x02
000045 0260      	.DW  __base_y_G100
000046 0086      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000047 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000048 94f8      	CLI
000049 27ee      	CLR  R30
00004a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004b e0f1      	LDI  R31,1
00004c bffb      	OUT  GICR,R31
00004d bfeb      	OUT  GICR,R30
00004e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00004f e08d      	LDI  R24,(14-2)+1
000050 e0a2      	LDI  R26,2
000051 27bb      	CLR  R27
                 __CLEAR_REG:
000052 93ed      	ST   X+,R30
000053 958a      	DEC  R24
000054 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000055 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000056 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000057 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000058 93ed      	ST   X+,R30
000059 9701      	SBIW R24,1
00005a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005b e8e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005d 9185      	LPM  R24,Z+
00005e 9195      	LPM  R25,Z+
00005f 9700      	SBIW R24,0
000060 f061      	BREQ __GLOBAL_INI_END
000061 91a5      	LPM  R26,Z+
000062 91b5      	LPM  R27,Z+
000063 9005      	LPM  R0,Z+
000064 9015      	LPM  R1,Z+
000065 01bf      	MOVW R22,R30
000066 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000067 9005      	LPM  R0,Z+
000068 920d      	ST   X+,R0
000069 9701      	SBIW R24,1
00006a f7e1      	BRNE __GLOBAL_INI_LOOP
00006b 01fb      	MOVW R30,R22
00006c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006e bfed      	OUT  SPL,R30
00006f e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000070 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000071 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000072 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000073 940c 0083 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/20/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <delay.h>
                 ;// Declare your global variables here
                 ;
                 ;// SPI functions
                 ;#include <spi.h>
                 ;#include <stdio.h>
                 ;void spi_init_master (void)
                 ; 0000 0023 {
                 
                 	.CSEG
                 ; 0000 0024     DDRB = (1<<5)|(1<<3);              //Set MOSI, SCK as Output
                 ; 0000 0025     SPCR = (1<<SPE)|(1<<MSTR); //Enable SPI, Set as Master
                 ; 0000 0026                                        //Prescaler: Fosc/16, Enable Interrupts
                 ; 0000 0027 }
                 ;unsigned char spi_tranceiver (unsigned char data)
                 ; 0000 0029 {
                 _spi_tranceiver:
                 ; .FSTART _spi_tranceiver
                 ; 0000 002A     SPDR = data;                       //Load data into the buffer
000075 93aa      	ST   -Y,R26
                 ;	data -> Y+0
000076 81e8      	LD   R30,Y
000077 b9ef      	OUT  0xF,R30
                 ; 0000 002B     while(!(SPSR & (1<<SPIF) )){
                 _0x3:
000078 9977      	SBIC 0xE,7
000079 c007      	RJMP _0x5
                 ; 0000 002C         PORTD.1=1;
00007a 9a91      	SBI  0x12,1
                 ; 0000 002D         delay_ms(100);
00007b e6a4      	LDI  R26,LOW(100)
00007c e0b0      	LDI  R27,0
00007d 940e 0381 	CALL _delay_ms
                 ; 0000 002E         PORTD.1=0;
00007f 9891      	CBI  0x12,1
                 ; 0000 002F     }       //Wait until transmission complete
000080 cff7      	RJMP _0x3
                 _0x5:
                 ; 0000 0030     return(SPDR);                      //Return received data
000081 b1ef      	IN   R30,0xF
000082 c101      	RJMP _0x20A0002
                 ; 0000 0031 }
                 ; .FEND
                 ;void led_blink (unsigned char i)
                 ; 0000 0033 {
                 ; 0000 0034     //Blink LED "i" number of times
                 ; 0000 0035     for (; i>0; --i)
                 ;	i -> Y+0
                 ; 0000 0036     {
                 ; 0000 0037         PORTD|=(1<<0);
                 ; 0000 0038         delay_ms(100);
                 ; 0000 0039         PORTD=(0<<0);
                 ; 0000 003A         delay_ms(100);
                 ; 0000 003B     }
                 ; 0000 003C }
                 ;void main(void)
                 ; 0000 003E {
                 _main:
                 ; .FSTART _main
                 ; 0000 003F     unsigned char data;                 //Received data stored here
                 ; 0000 0040     unsigned char x = 0;
                 ; 0000 0041     unsigned char ACK=22;
                 ; 0000 0042     char lcd_show[32];
                 ; 0000 0043     int whichSlave=0;
                 ; 0000 0044 // Declare your local variables here
                 ; 0000 0045 
                 ; 0000 0046 // Input/Output Ports initialization
                 ; 0000 0047 // Port A initialization
                 ; 0000 0048 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0049 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000083 97a0      	SBIW R28,32
                 ;	data -> R17
                 ;	x -> R16
                 ;	ACK -> R19
                 ;	lcd_show -> Y+0
                 ;	whichSlave -> R20,R21
000084 e000      	LDI  R16,0
000085 e136      	LDI  R19,22
                +
000086 e040     +LDI R20 , LOW ( 0 )
000087 e050     +LDI R21 , HIGH ( 0 )
                 	__GETWRN 20,21,0
000088 e0e0      	LDI  R30,LOW(0)
000089 bbea      	OUT  0x1A,R30
                 ; 0000 004A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004B PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00008a bbeb      	OUT  0x1B,R30
                 ; 0000 004C 
                 ; 0000 004D // Port B initialization
                 ; 0000 004E // Function: Bit7=Out Bit6=In Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004F DDRB=(1<<DDB7) | (0<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00008b ebe0      	LDI  R30,LOW(176)
00008c bbe7      	OUT  0x17,R30
                 ; 0000 0050 // State: Bit7=0 Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0051 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00008d e0e0      	LDI  R30,LOW(0)
00008e bbe8      	OUT  0x18,R30
                 ; 0000 0052 
                 ; 0000 0053 // Port C initialization
                 ; 0000 0054 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0055 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00008f bbe4      	OUT  0x14,R30
                 ; 0000 0056 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0057 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000090 bbe5      	OUT  0x15,R30
                 ; 0000 0058 
                 ; 0000 0059 // Port D initialization
                 ; 0000 005A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005B DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000091 bbe1      	OUT  0x11,R30
                 ; 0000 005C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000092 bbe2      	OUT  0x12,R30
                 ; 0000 005E 
                 ; 0000 005F // Timer/Counter 0 initialization
                 ; 0000 0060 // Clock source: System Clock
                 ; 0000 0061 // Clock value: Timer 0 Stopped
                 ; 0000 0062 // Mode: Normal top=0xFF
                 ; 0000 0063 // OC0 output: Disconnected
                 ; 0000 0064 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000093 bfe3      	OUT  0x33,R30
                 ; 0000 0065 TCNT0=0x00;
000094 bfe2      	OUT  0x32,R30
                 ; 0000 0066 OCR0=0x00;
000095 bfec      	OUT  0x3C,R30
                 ; 0000 0067 
                 ; 0000 0068 // Timer/Counter 1 initialization
                 ; 0000 0069 // Clock source: System Clock
                 ; 0000 006A // Clock value: Timer1 Stopped
                 ; 0000 006B // Mode: Normal top=0xFFFF
                 ; 0000 006C // OC1A output: Disconnected
                 ; 0000 006D // OC1B output: Disconnected
                 ; 0000 006E // Noise Canceler: Off
                 ; 0000 006F // Input Capture on Falling Edge
                 ; 0000 0070 // Timer1 Overflow Interrupt: Off
                 ; 0000 0071 // Input Capture Interrupt: Off
                 ; 0000 0072 // Compare A Match Interrupt: Off
                 ; 0000 0073 // Compare B Match Interrupt: Off
                 ; 0000 0074 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000096 bdef      	OUT  0x2F,R30
                 ; 0000 0075 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000097 bdee      	OUT  0x2E,R30
                 ; 0000 0076 TCNT1H=0x00;
000098 bded      	OUT  0x2D,R30
                 ; 0000 0077 TCNT1L=0x00;
000099 bdec      	OUT  0x2C,R30
                 ; 0000 0078 ICR1H=0x00;
00009a bde7      	OUT  0x27,R30
                 ; 0000 0079 ICR1L=0x00;
00009b bde6      	OUT  0x26,R30
                 ; 0000 007A OCR1AH=0x00;
00009c bdeb      	OUT  0x2B,R30
                 ; 0000 007B OCR1AL=0x00;
00009d bdea      	OUT  0x2A,R30
                 ; 0000 007C OCR1BH=0x00;
00009e bde9      	OUT  0x29,R30
                 ; 0000 007D OCR1BL=0x00;
00009f bde8      	OUT  0x28,R30
                 ; 0000 007E 
                 ; 0000 007F // Timer/Counter 2 initialization
                 ; 0000 0080 // Clock source: System Clock
                 ; 0000 0081 // Clock value: Timer2 Stopped
                 ; 0000 0082 // Mode: Normal top=0xFF
                 ; 0000 0083 // OC2 output: Disconnected
                 ; 0000 0084 ASSR=0<<AS2;
0000a0 bde2      	OUT  0x22,R30
                 ; 0000 0085 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000a1 bde5      	OUT  0x25,R30
                 ; 0000 0086 TCNT2=0x00;
0000a2 bde4      	OUT  0x24,R30
                 ; 0000 0087 OCR2=0x00;
0000a3 bde3      	OUT  0x23,R30
                 ; 0000 0088 
                 ; 0000 0089 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 008A TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000a4 bfe9      	OUT  0x39,R30
                 ; 0000 008B 
                 ; 0000 008C // External Interrupt(s) initialization
                 ; 0000 008D // INT0: Off
                 ; 0000 008E // INT1: Off
                 ; 0000 008F // INT2: Off
                 ; 0000 0090 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000a5 bfe5      	OUT  0x35,R30
                 ; 0000 0091 MCUCSR=(0<<ISC2);
0000a6 bfe4      	OUT  0x34,R30
                 ; 0000 0092 
                 ; 0000 0093 // USART initialization
                 ; 0000 0094 // USART disabled
                 ; 0000 0095 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000a7 b9ea      	OUT  0xA,R30
                 ; 0000 0096 
                 ; 0000 0097 // Analog Comparator initialization
                 ; 0000 0098 // Analog Comparator: Off
                 ; 0000 0099 // The Analog Comparator's positive input is
                 ; 0000 009A // connected to the AIN0 pin
                 ; 0000 009B // The Analog Comparator's negative input is
                 ; 0000 009C // connected to the AIN1 pin
                 ; 0000 009D ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000a8 e8e0      	LDI  R30,LOW(128)
0000a9 b9e8      	OUT  0x8,R30
                 ; 0000 009E SFIOR=(0<<ACME);
0000aa e0e0      	LDI  R30,LOW(0)
0000ab bfe0      	OUT  0x30,R30
                 ; 0000 009F 
                 ; 0000 00A0 // ADC initialization
                 ; 0000 00A1 // ADC disabled
                 ; 0000 00A2 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000ac b9e6      	OUT  0x6,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // SPI initialization
                 ; 0000 00A5 // SPI Type: Master
                 ; 0000 00A6 // SPI Clock Rate: 2000.000 kHz
                 ; 0000 00A7 // SPI Clock Phase: Cycle Start
                 ; 0000 00A8 // SPI Clock Polarity: Low
                 ; 0000 00A9 // SPI Data Order: MSB First
                 ; 0000 00AA SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000ad e5e0      	LDI  R30,LOW(80)
0000ae b9ed      	OUT  0xD,R30
                 ; 0000 00AB SPSR=(0<<SPI2X);
0000af e0e0      	LDI  R30,LOW(0)
0000b0 b9ee      	OUT  0xE,R30
                 ; 0000 00AC 
                 ; 0000 00AD // TWI initialization
                 ; 0000 00AE // TWI disabled
                 ; 0000 00AF TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000b1 bfe6      	OUT  0x36,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // Alphanumeric LCD initialization
                 ; 0000 00B2 // Connections are specified in the
                 ; 0000 00B3 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00B4 // RS - PORTA Bit 0
                 ; 0000 00B5 // RD - PORTA Bit 1
                 ; 0000 00B6 // EN - PORTA Bit 2
                 ; 0000 00B7 // D4 - PORTA Bit 4
                 ; 0000 00B8 // D5 - PORTA Bit 5
                 ; 0000 00B9 // D6 - PORTA Bit 6
                 ; 0000 00BA // D7 - PORTA Bit 7
                 ; 0000 00BB // Characters/line: 16
                 ; 0000 00BC lcd_init(16);
0000b2 e1a0      	LDI  R26,LOW(16)
0000b3 d0a4      	RCALL _lcd_init
                 ; 0000 00BD //spi_init_master();
                 ; 0000 00BE DDRB.0=1;
0000b4 9ab8      	SBI  0x17,0
                 ; 0000 00BF DDRB.1=1;
0000b5 9ab9      	SBI  0x17,1
                 ; 0000 00C0 DDRB.2=1;
0000b6 9aba      	SBI  0x17,2
                 ; 0000 00C1 PORTB.0=1;
0000b7 9ac0      	SBI  0x18,0
                 ; 0000 00C2 PORTB.1=1;
0000b8 9ac1      	SBI  0x18,1
                 ; 0000 00C3 PORTB.2=1;
0000b9 9ac2      	SBI  0x18,2
                 ; 0000 00C4 DDRD.0=1;
0000ba 9a88      	SBI  0x11,0
                 ; 0000 00C5 DDRD.1=1;
0000bb 9a89      	SBI  0x11,1
                 ; 0000 00C6 x=2;
0000bc e002      	LDI  R16,LOW(2)
                 ; 0000 00C7 whichSlave=0;
                +
0000bd e040     +LDI R20 , LOW ( 0 )
0000be e050     +LDI R21 , HIGH ( 0 )
                 	__GETWRN 20,21,0
                 ; 0000 00C8 DDRD.7=1;
0000bf 9a8f      	SBI  0x11,7
                 ; 0000 00C9 PORTD.7=1;
0000c0 9a97      	SBI  0x12,7
                 ; 0000 00CA while (1)
                 _0x21:
                 ; 0000 00CB       {
                 ; 0000 00CC          PORTD.7=0;
0000c1 9897      	CBI  0x12,7
                 ; 0000 00CD          delay_ms(200);
0000c2 eca8      	LDI  R26,LOW(200)
0000c3 e0b0      	LDI  R27,0
0000c4 940e 0381 	CALL _delay_ms
                 ; 0000 00CE         data = 0x00;                    //Reset ACK in "data"
0000c6 e010      	LDI  R17,LOW(0)
                 ; 0000 00CF         data = spi_tranceiver(x);
0000c7 2fa0      	MOV  R26,R16
0000c8 dfac      	RCALL _spi_tranceiver
0000c9 2f1e      	MOV  R17,R30
                 ; 0000 00D0         lcd_clear();
0000ca d05b      	RCALL _lcd_clear
                 ; 0000 00D1         sprintf(lcd_show,"MasterTransmit %d to %d Ack:%d",x,whichSlave,data);
0000cb 01fe      	MOVW R30,R28
0000cc 93fa      	ST   -Y,R31
0000cd 93ea      	ST   -Y,R30
                +
0000ce e6e6     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000cf e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000d0 93fa      	ST   -Y,R31
0000d1 93ea      	ST   -Y,R30
0000d2 2fe0      	MOV  R30,R16
0000d3 27ff      	CLR  R31
0000d4 2766      	CLR  R22
0000d5 2777      	CLR  R23
0000d6 940e 03a0 	CALL __PUTPARD1
0000d8 01fa      	MOVW R30,R20
0000d9 940e 0393 	CALL __CWD1
0000db 940e 03a0 	CALL __PUTPARD1
0000dd 2fe1      	MOV  R30,R17
0000de 27ff      	CLR  R31
0000df 2766      	CLR  R22
0000e0 2777      	CLR  R23
0000e1 940e 03a0 	CALL __PUTPARD1
0000e3 e08c      	LDI  R24,12
0000e4 940e 02fa 	CALL _sprintf
0000e6 9660      	ADIW R28,16
                 ; 0000 00D2         lcd_puts(lcd_show);
0000e7 01de      	MOVW R26,R28
0000e8 d05e      	RCALL _lcd_puts
                 ; 0000 00D3         PORTD.0=1;
0000e9 9a90      	SBI  0x12,0
                 ; 0000 00D4         delay_ms(100);
0000ea e6a4      	LDI  R26,LOW(100)
0000eb e0b0      	LDI  R27,0
0000ec 940e 0381 	CALL _delay_ms
                 ; 0000 00D5         PORTD.0=0;
0000ee 9890      	CBI  0x12,0
                 ; 0000 00D6         PORTD.7=1;
0000ef 9a97      	SBI  0x12,7
                 ; 0000 00D7         if(data==ACK){
0000f0 1731      	CP   R19,R17
0000f1 f409      	BRNE _0x2C
                 ; 0000 00D8             x++;
0000f2 5f0f      	SUBI R16,-1
                 ; 0000 00D9         }
                 ; 0000 00DA         delay_ms(200);
                 _0x2C:
0000f3 eca8      	LDI  R26,LOW(200)
0000f4 e0b0      	LDI  R27,0
0000f5 940e 0381 	CALL _delay_ms
                 ; 0000 00DB 
                 ; 0000 00DC       }
0000f7 cfc9      	RJMP _0x21
                 ; 0000 00DD }
                 _0x2D:
0000f8 cfff      	RJMP _0x2D
                 ; .FEND
                 ;
                 ;/*
                 ;        delay_ms(500);
                 ;        if(whichSlave==0){
                 ;               PORTB.0=1;
                 ;        }else{
                 ;            if(whichSlave==1){
                 ;                PORTB.1=1;
                 ;            }else{
                 ;                if(whichSlave==2){
                 ;                   PORTB.2=1;
                 ;                }
                 ;            }
                 ;        }
                 ;        delay_ms(500);
                 ;
                 ;        if(whichSlave==3){
                 ;            whichSlave=0;
                 ;        }
                 ;
                 ;              delay_ms(500);
                 ;        data = 0x00;                    //Reset ACK in "data"
                 ;        data = spi_tranceiver(x);
                 ;        if(data==ACK){
                 ;          x++;
                 ;          whichSlave++;
                 ;        }else{
                 ;
                 ;        }
                 ;
                 ;
                 ;      // Place your code here
                 ;        if(whichSlave==0){
                 ;               PORTB.0=0;
                 ;        }else{
                 ;            if(whichSlave==1){
                 ;                PORTB.1=0;
                 ;            }else{
                 ;                if(whichSlave==2){
                 ;                   PORTB.2=0;
                 ;                }
                 ;            }
                 ;        }
                 ;
                 ;*/
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000f9 93aa      	ST   -Y,R26
0000fa b3eb      	IN   R30,0x1B
0000fb 70ef      	ANDI R30,LOW(0xF)
0000fc 2fae      	MOV  R26,R30
0000fd 81e8      	LD   R30,Y
0000fe 7fe0      	ANDI R30,LOW(0xF0)
0000ff 2bea      	OR   R30,R26
000100 bbeb      	OUT  0x1B,R30
                +
000101 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000102 958a     +DEC R24
000103 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000104 9ada      	SBI  0x1B,2
                +
000105 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000106 958a     +DEC R24
000107 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000108 98da      	CBI  0x1B,2
                +
000109 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00010a 958a     +DEC R24
00010b f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00010c c077      	RJMP _0x20A0002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00010d 93aa      	ST   -Y,R26
00010e 81a8      	LD   R26,Y
00010f dfe9      	RCALL __lcd_write_nibble_G100
000110 81e8          ld    r30,y
000111 95e2          swap  r30
000112 83e8          st    y,r30
000113 81a8      	LD   R26,Y
000114 dfe4      	RCALL __lcd_write_nibble_G100
                +
000115 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000116 958a     +DEC R24
000117 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
000118 c06b      	RJMP _0x20A0002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000119 93aa      	ST   -Y,R26
00011a 81e8      	LD   R30,Y
00011b e0f0      	LDI  R31,0
00011c 5ae0      	SUBI R30,LOW(-__base_y_G100)
00011d 4ffd      	SBCI R31,HIGH(-__base_y_G100)
00011e 81e0      	LD   R30,Z
00011f 81a9      	LDD  R26,Y+1
000120 0fae      	ADD  R26,R30
000121 dfeb      	RCALL __lcd_write_data
000122 8059      	LDD  R5,Y+1
000123 8048      	LDD  R4,Y+0
000124 9622      	ADIW R28,2
000125 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000126 e0a2      	LDI  R26,LOW(2)
000127 940e 0347 	CALL SUBOPT_0x0
000129 e0ac      	LDI  R26,LOW(12)
00012a dfe2      	RCALL __lcd_write_data
00012b e0a1      	LDI  R26,LOW(1)
00012c 940e 0347 	CALL SUBOPT_0x0
00012e e0e0      	LDI  R30,LOW(0)
00012f 2e4e      	MOV  R4,R30
000130 2e5e      	MOV  R5,R30
000131 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000132 93aa      	ST   -Y,R26
000133 81a8      	LD   R26,Y
000134 30aa      	CPI  R26,LOW(0xA)
000135 f011      	BREQ _0x2000005
000136 1457      	CP   R5,R7
000137 f048      	BRLO _0x2000004
                 _0x2000005:
000138 e0e0      	LDI  R30,LOW(0)
000139 93ea      	ST   -Y,R30
00013a 9443      	INC  R4
00013b 2da4      	MOV  R26,R4
00013c dfdc      	RCALL _lcd_gotoxy
00013d 81a8      	LD   R26,Y
00013e 30aa      	CPI  R26,LOW(0xA)
00013f f409      	BRNE _0x2000007
000140 c043      	RJMP _0x20A0002
                 _0x2000007:
                 _0x2000004:
000141 9453      	INC  R5
000142 9ad8      	SBI  0x1B,0
000143 81a8      	LD   R26,Y
000144 dfc8      	RCALL __lcd_write_data
000145 98d8      	CBI  0x1B,0
000146 c03d      	RJMP _0x20A0002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000147 93ba      	ST   -Y,R27
000148 93aa      	ST   -Y,R26
000149 931a      	ST   -Y,R17
                 _0x2000008:
00014a 81a9      	LDD  R26,Y+1
00014b 81ba      	LDD  R27,Y+1+1
00014c 91ed      	LD   R30,X+
00014d 83a9      	STD  Y+1,R26
00014e 83ba      	STD  Y+1+1,R27
00014f 2f1e      	MOV  R17,R30
000150 30e0      	CPI  R30,0
000151 f019      	BREQ _0x200000A
000152 2fa1      	MOV  R26,R17
000153 dfde      	RCALL _lcd_putchar
000154 cff5      	RJMP _0x2000008
                 _0x200000A:
000155 8118      	LDD  R17,Y+0
000156 9623      	ADIW R28,3
000157 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000158 93aa      	ST   -Y,R26
000159 b3ea      	IN   R30,0x1A
00015a 6fe0      	ORI  R30,LOW(0xF0)
00015b bbea      	OUT  0x1A,R30
00015c 9ad2      	SBI  0x1A,2
00015d 9ad0      	SBI  0x1A,0
00015e 9ad1      	SBI  0x1A,1
00015f 98da      	CBI  0x1B,2
000160 98d8      	CBI  0x1B,0
000161 98d9      	CBI  0x1B,1
000162 8078      	LDD  R7,Y+0
000163 81e8      	LD   R30,Y
000164 58e0      	SUBI R30,-LOW(128)
                +
000165 93e0 0262+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000167 81e8      	LD   R30,Y
000168 54e0      	SUBI R30,-LOW(192)
                +
000169 93e0 0263+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00016b e1a4      	LDI  R26,LOW(20)
00016c e0b0      	LDI  R27,0
00016d 940e 0381 	CALL _delay_ms
00016f 940e 034d 	CALL SUBOPT_0x1
000171 940e 034d 	CALL SUBOPT_0x1
000173 940e 034d 	CALL SUBOPT_0x1
000175 e2a0      	LDI  R26,LOW(32)
000176 df82      	RCALL __lcd_write_nibble_G100
                +
000177 ec88     +LDI R24 , LOW ( 200 )
000178 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000179 9701     +SBIW R24 , 1
00017a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00017b e2a8      	LDI  R26,LOW(40)
00017c df90      	RCALL __lcd_write_data
00017d e0a4      	LDI  R26,LOW(4)
00017e df8e      	RCALL __lcd_write_data
00017f e8a5      	LDI  R26,LOW(133)
000180 df8c      	RCALL __lcd_write_data
000181 e0a6      	LDI  R26,LOW(6)
000182 df8a      	RCALL __lcd_write_data
000183 dfa2      	RCALL _lcd_clear
                 _0x20A0002:
000184 9621      	ADIW R28,1
000185 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G102:
                 ; .FSTART _put_buff_G102
000186 93ba      	ST   -Y,R27
000187 93aa      	ST   -Y,R26
000188 931a      	ST   -Y,R17
000189 930a      	ST   -Y,R16
00018a 81aa      	LDD  R26,Y+2
00018b 81bb      	LDD  R27,Y+2+1
00018c 9612      	ADIW R26,2
00018d 940e 0398 	CALL __GETW1P
00018f 9730      	SBIW R30,0
000190 f159      	BREQ _0x2040010
000191 81aa      	LDD  R26,Y+2
000192 81bb      	LDD  R27,Y+2+1
000193 9614      	ADIW R26,4
000194 940e 0398 	CALL __GETW1P
000196 018f      	MOVW R16,R30
000197 9730      	SBIW R30,0
000198 f061      	BREQ _0x2040012
                +
000199 3002     +CPI R16 , LOW ( 2 )
00019a e0e0     +LDI R30 , HIGH ( 2 )
00019b 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00019c f098      	BRLO _0x2040013
00019d 01f8      	MOVW R30,R16
00019e 9731      	SBIW R30,1
00019f 018f      	MOVW R16,R30
                +
0001a0 81aa     +LDD R26 , Y + 2
0001a1 81bb     +LDD R27 , Y + 2 + 1
0001a2 9614     +ADIW R26 , 4
0001a3 93ed     +ST X + , R30
0001a4 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2040012:
0001a5 81aa      	LDD  R26,Y+2
0001a6 81bb      	LDD  R27,Y+2+1
0001a7 9612      	ADIW R26,2
0001a8 91ed      	LD   R30,X+
0001a9 91fd      	LD   R31,X+
0001aa 9631      	ADIW R30,1
0001ab 93fe      	ST   -X,R31
0001ac 93ee      	ST   -X,R30
0001ad 9731      	SBIW R30,1
0001ae 81ac      	LDD  R26,Y+4
0001af 83a0      	STD  Z+0,R26
                 _0x2040013:
0001b0 81aa      	LDD  R26,Y+2
0001b1 81bb      	LDD  R27,Y+2+1
0001b2 940e 0398 	CALL __GETW1P
0001b4 23ff      	TST  R31
0001b5 f02a      	BRMI _0x2040014
0001b6 91ed      	LD   R30,X+
0001b7 91fd      	LD   R31,X+
0001b8 9631      	ADIW R30,1
0001b9 93fe      	ST   -X,R31
0001ba 93ee      	ST   -X,R30
                 _0x2040014:
0001bb c006      	RJMP _0x2040015
                 _0x2040010:
0001bc 81aa      	LDD  R26,Y+2
0001bd 81bb      	LDD  R27,Y+2+1
0001be efef      	LDI  R30,LOW(65535)
0001bf efff      	LDI  R31,HIGH(65535)
0001c0 93ed      	ST   X+,R30
0001c1 93fc      	ST   X,R31
                 _0x2040015:
0001c2 8119      	LDD  R17,Y+1
0001c3 8108      	LDD  R16,Y+0
0001c4 9625      	ADIW R28,5
0001c5 9508      	RET
                 ; .FEND
                 __print_G102:
                 ; .FSTART __print_G102
0001c6 93ba      	ST   -Y,R27
0001c7 93aa      	ST   -Y,R26
0001c8 9726      	SBIW R28,6
0001c9 940e 03a5 	CALL __SAVELOCR6
0001cb e010      	LDI  R17,0
0001cc 85ac      	LDD  R26,Y+12
0001cd 85bd      	LDD  R27,Y+12+1
0001ce e0e0      	LDI  R30,LOW(0)
0001cf e0f0      	LDI  R31,HIGH(0)
0001d0 93ed      	ST   X+,R30
0001d1 93fc      	ST   X,R31
                 _0x2040016:
0001d2 89ea      	LDD  R30,Y+18
0001d3 89fb      	LDD  R31,Y+18+1
0001d4 9631      	ADIW R30,1
0001d5 8bea      	STD  Y+18,R30
0001d6 8bfb      	STD  Y+18+1,R31
0001d7 9731      	SBIW R30,1
0001d8 91e4      	LPM  R30,Z
0001d9 2f2e      	MOV  R18,R30
0001da 30e0      	CPI  R30,0
0001db f409      	BRNE PC+2
0001dc c115      	RJMP _0x2040018
0001dd 2fe1      	MOV  R30,R17
0001de 30e0      	CPI  R30,0
0001df f439      	BRNE _0x204001C
0001e0 3225      	CPI  R18,37
0001e1 f411      	BRNE _0x204001D
0001e2 e011      	LDI  R17,LOW(1)
0001e3 c002      	RJMP _0x204001E
                 _0x204001D:
0001e4 940e 0355 	CALL SUBOPT_0x2
                 _0x204001E:
0001e6 c10a      	RJMP _0x204001B
                 _0x204001C:
0001e7 30e1      	CPI  R30,LOW(0x1)
0001e8 f4a9      	BRNE _0x204001F
0001e9 3225      	CPI  R18,37
0001ea f419      	BRNE _0x2040020
0001eb 940e 0355 	CALL SUBOPT_0x2
0001ed c102      	RJMP _0x20400CC
                 _0x2040020:
0001ee e012      	LDI  R17,LOW(2)
0001ef e040      	LDI  R20,LOW(0)
0001f0 e000      	LDI  R16,LOW(0)
0001f1 322d      	CPI  R18,45
0001f2 f411      	BRNE _0x2040021
0001f3 e001      	LDI  R16,LOW(1)
0001f4 c0fc      	RJMP _0x204001B
                 _0x2040021:
0001f5 322b      	CPI  R18,43
0001f6 f411      	BRNE _0x2040022
0001f7 e24b      	LDI  R20,LOW(43)
0001f8 c0f8      	RJMP _0x204001B
                 _0x2040022:
0001f9 3220      	CPI  R18,32
0001fa f411      	BRNE _0x2040023
0001fb e240      	LDI  R20,LOW(32)
0001fc c0f4      	RJMP _0x204001B
                 _0x2040023:
0001fd c002      	RJMP _0x2040024
                 _0x204001F:
0001fe 30e2      	CPI  R30,LOW(0x2)
0001ff f439      	BRNE _0x2040025
                 _0x2040024:
000200 e050      	LDI  R21,LOW(0)
000201 e013      	LDI  R17,LOW(3)
000202 3320      	CPI  R18,48
000203 f411      	BRNE _0x2040026
000204 6800      	ORI  R16,LOW(128)
000205 c0eb      	RJMP _0x204001B
                 _0x2040026:
000206 c003      	RJMP _0x2040027
                 _0x2040025:
000207 30e3      	CPI  R30,LOW(0x3)
000208 f009      	BREQ PC+2
000209 c0e7      	RJMP _0x204001B
                 _0x2040027:
00020a 3320      	CPI  R18,48
00020b f010      	BRLO _0x204002A
00020c 332a      	CPI  R18,58
00020d f008      	BRLO _0x204002B
                 _0x204002A:
00020e c007      	RJMP _0x2040029
                 _0x204002B:
00020f e0aa      	LDI  R26,LOW(10)
000210 9f5a      	MUL  R21,R26
000211 2d50      	MOV  R21,R0
000212 2fe2      	MOV  R30,R18
000213 53e0      	SUBI R30,LOW(48)
000214 0f5e      	ADD  R21,R30
000215 c0db      	RJMP _0x204001B
                 _0x2040029:
000216 2fe2      	MOV  R30,R18
000217 36e3      	CPI  R30,LOW(0x63)
000218 f449      	BRNE _0x204002F
000219 940e 035c 	CALL SUBOPT_0x3
00021b 89e8      	LDD  R30,Y+16
00021c 89f9      	LDD  R31,Y+16+1
00021d 81a4      	LDD  R26,Z+4
00021e 93aa      	ST   -Y,R26
00021f 940e 0362 	CALL SUBOPT_0x4
000221 c0ce      	RJMP _0x2040030
                 _0x204002F:
000222 37e3      	CPI  R30,LOW(0x73)
000223 f441      	BRNE _0x2040032
000224 940e 035c 	CALL SUBOPT_0x3
000226 940e 0368 	CALL SUBOPT_0x5
000228 940e 032e 	CALL _strlen
00022a 2f1e      	MOV  R17,R30
00022b c00a      	RJMP _0x2040033
                 _0x2040032:
00022c 37e0      	CPI  R30,LOW(0x70)
00022d f461      	BRNE _0x2040035
00022e 940e 035c 	CALL SUBOPT_0x3
000230 940e 0368 	CALL SUBOPT_0x5
000232 940e 033a 	CALL _strlenf
000234 2f1e      	MOV  R17,R30
000235 6008      	ORI  R16,LOW(8)
                 _0x2040033:
000236 6002      	ORI  R16,LOW(2)
000237 770f      	ANDI R16,LOW(127)
000238 e030      	LDI  R19,LOW(0)
000239 c034      	RJMP _0x2040036
                 _0x2040035:
00023a 36e4      	CPI  R30,LOW(0x64)
00023b f011      	BREQ _0x2040039
00023c 36e9      	CPI  R30,LOW(0x69)
00023d f411      	BRNE _0x204003A
                 _0x2040039:
00023e 6004      	ORI  R16,LOW(4)
00023f c002      	RJMP _0x204003B
                 _0x204003A:
000240 37e5      	CPI  R30,LOW(0x75)
000241 f431      	BRNE _0x204003C
                 _0x204003B:
000242 e5e4      	LDI  R30,LOW(_tbl10_G102*2)
000243 e0f0      	LDI  R31,HIGH(_tbl10_G102*2)
000244 83ee      	STD  Y+6,R30
000245 83ff      	STD  Y+6+1,R31
000246 e015      	LDI  R17,LOW(5)
000247 c00c      	RJMP _0x204003D
                 _0x204003C:
000248 35e8      	CPI  R30,LOW(0x58)
000249 f411      	BRNE _0x204003F
00024a 6008      	ORI  R16,LOW(8)
00024b c003      	RJMP _0x2040040
                 _0x204003F:
00024c 37e8      	CPI  R30,LOW(0x78)
00024d f009      	BREQ PC+2
00024e c0a1      	RJMP _0x2040071
                 _0x2040040:
00024f e5ee      	LDI  R30,LOW(_tbl16_G102*2)
000250 e0f0      	LDI  R31,HIGH(_tbl16_G102*2)
000251 83ee      	STD  Y+6,R30
000252 83ff      	STD  Y+6+1,R31
000253 e014      	LDI  R17,LOW(4)
                 _0x204003D:
000254 ff02      	SBRS R16,2
000255 c014      	RJMP _0x2040042
000256 940e 035c 	CALL SUBOPT_0x3
000258 940e 0372 	CALL SUBOPT_0x6
00025a 85ab      	LDD  R26,Y+11
00025b 23aa      	TST  R26
00025c f43a      	BRPL _0x2040043
00025d 85ea      	LDD  R30,Y+10
00025e 85fb      	LDD  R31,Y+10+1
00025f 940e 038f 	CALL __ANEGW1
000261 87ea      	STD  Y+10,R30
000262 87fb      	STD  Y+10+1,R31
000263 e24d      	LDI  R20,LOW(45)
                 _0x2040043:
000264 3040      	CPI  R20,0
000265 f011      	BREQ _0x2040044
000266 5f1f      	SUBI R17,-LOW(1)
000267 c001      	RJMP _0x2040045
                 _0x2040044:
000268 7f0b      	ANDI R16,LOW(251)
                 _0x2040045:
000269 c004      	RJMP _0x2040046
                 _0x2040042:
00026a 940e 035c 	CALL SUBOPT_0x3
00026c 940e 0372 	CALL SUBOPT_0x6
                 _0x2040046:
                 _0x2040036:
00026e fd00      	SBRC R16,0
00026f c011      	RJMP _0x2040047
                 _0x2040048:
000270 1715      	CP   R17,R21
000271 f478      	BRSH _0x204004A
000272 ff07      	SBRS R16,7
000273 c008      	RJMP _0x204004B
000274 ff02      	SBRS R16,2
000275 c004      	RJMP _0x204004C
000276 7f0b      	ANDI R16,LOW(251)
000277 2f24      	MOV  R18,R20
000278 5011      	SUBI R17,LOW(1)
000279 c001      	RJMP _0x204004D
                 _0x204004C:
00027a e320      	LDI  R18,LOW(48)
                 _0x204004D:
00027b c001      	RJMP _0x204004E
                 _0x204004B:
00027c e220      	LDI  R18,LOW(32)
                 _0x204004E:
00027d 940e 0355 	CALL SUBOPT_0x2
00027f 5051      	SUBI R21,LOW(1)
000280 cfef      	RJMP _0x2040048
                 _0x204004A:
                 _0x2040047:
000281 2f31      	MOV  R19,R17
000282 ff01      	SBRS R16,1
000283 c017      	RJMP _0x204004F
                 _0x2040050:
000284 3030      	CPI  R19,0
000285 f0a1      	BREQ _0x2040052
000286 ff03      	SBRS R16,3
000287 c006      	RJMP _0x2040053
000288 81ee      	LDD  R30,Y+6
000289 81ff      	LDD  R31,Y+6+1
00028a 9125      	LPM  R18,Z+
00028b 83ee      	STD  Y+6,R30
00028c 83ff      	STD  Y+6+1,R31
00028d c005      	RJMP _0x2040054
                 _0x2040053:
00028e 81ae      	LDD  R26,Y+6
00028f 81bf      	LDD  R27,Y+6+1
000290 912d      	LD   R18,X+
000291 83ae      	STD  Y+6,R26
000292 83bf      	STD  Y+6+1,R27
                 _0x2040054:
000293 940e 0355 	CALL SUBOPT_0x2
000295 3050      	CPI  R21,0
000296 f009      	BREQ _0x2040055
000297 5051      	SUBI R21,LOW(1)
                 _0x2040055:
000298 5031      	SUBI R19,LOW(1)
000299 cfea      	RJMP _0x2040050
                 _0x2040052:
00029a c04b      	RJMP _0x2040056
                 _0x204004F:
                 _0x2040058:
00029b e320      	LDI  R18,LOW(48)
00029c 81ee      	LDD  R30,Y+6
00029d 81ff      	LDD  R31,Y+6+1
00029e 940e 039c 	CALL __GETW1PF
0002a0 87e8      	STD  Y+8,R30
0002a1 87f9      	STD  Y+8+1,R31
0002a2 81ee      	LDD  R30,Y+6
0002a3 81ff      	LDD  R31,Y+6+1
0002a4 9632      	ADIW R30,2
0002a5 83ee      	STD  Y+6,R30
0002a6 83ff      	STD  Y+6+1,R31
                 _0x204005A:
0002a7 85e8      	LDD  R30,Y+8
0002a8 85f9      	LDD  R31,Y+8+1
0002a9 85aa      	LDD  R26,Y+10
0002aa 85bb      	LDD  R27,Y+10+1
0002ab 17ae      	CP   R26,R30
0002ac 07bf      	CPC  R27,R31
0002ad f050      	BRLO _0x204005C
0002ae 5f2f      	SUBI R18,-LOW(1)
0002af 85a8      	LDD  R26,Y+8
0002b0 85b9      	LDD  R27,Y+8+1
0002b1 85ea      	LDD  R30,Y+10
0002b2 85fb      	LDD  R31,Y+10+1
0002b3 1bea      	SUB  R30,R26
0002b4 0bfb      	SBC  R31,R27
0002b5 87ea      	STD  Y+10,R30
0002b6 87fb      	STD  Y+10+1,R31
0002b7 cfef      	RJMP _0x204005A
                 _0x204005C:
0002b8 332a      	CPI  R18,58
0002b9 f028      	BRLO _0x204005D
0002ba ff03      	SBRS R16,3
0002bb c002      	RJMP _0x204005E
0002bc 5f29      	SUBI R18,-LOW(7)
0002bd c001      	RJMP _0x204005F
                 _0x204005E:
0002be 5d29      	SUBI R18,-LOW(39)
                 _0x204005F:
                 _0x204005D:
0002bf fd04      	SBRC R16,4
0002c0 c01a      	RJMP _0x2040061
0002c1 3321      	CPI  R18,49
0002c2 f420      	BRSH _0x2040063
0002c3 85a8      	LDD  R26,Y+8
0002c4 85b9      	LDD  R27,Y+8+1
0002c5 9711      	SBIW R26,1
0002c6 f409      	BRNE _0x2040062
                 _0x2040063:
0002c7 c009      	RJMP _0x20400CD
                 _0x2040062:
0002c8 1753      	CP   R21,R19
0002c9 f010      	BRLO _0x2040067
0002ca ff00      	SBRS R16,0
0002cb c001      	RJMP _0x2040068
                 _0x2040067:
0002cc c013      	RJMP _0x2040066
                 _0x2040068:
0002cd e220      	LDI  R18,LOW(32)
0002ce ff07      	SBRS R16,7
0002cf c00b      	RJMP _0x2040069
0002d0 e320      	LDI  R18,LOW(48)
                 _0x20400CD:
0002d1 6100      	ORI  R16,LOW(16)
0002d2 ff02      	SBRS R16,2
0002d3 c007      	RJMP _0x204006A
0002d4 7f0b      	ANDI R16,LOW(251)
0002d5 934a      	ST   -Y,R20
0002d6 940e 0362 	CALL SUBOPT_0x4
0002d8 3050      	CPI  R21,0
0002d9 f009      	BREQ _0x204006B
0002da 5051      	SUBI R21,LOW(1)
                 _0x204006B:
                 _0x204006A:
                 _0x2040069:
                 _0x2040061:
0002db 940e 0355 	CALL SUBOPT_0x2
0002dd 3050      	CPI  R21,0
0002de f009      	BREQ _0x204006C
0002df 5051      	SUBI R21,LOW(1)
                 _0x204006C:
                 _0x2040066:
0002e0 5031      	SUBI R19,LOW(1)
0002e1 85a8      	LDD  R26,Y+8
0002e2 85b9      	LDD  R27,Y+8+1
0002e3 9712      	SBIW R26,2
0002e4 f008      	BRLO _0x2040059
0002e5 cfb5      	RJMP _0x2040058
                 _0x2040059:
                 _0x2040056:
0002e6 ff00      	SBRS R16,0
0002e7 c008      	RJMP _0x204006D
                 _0x204006E:
0002e8 3050      	CPI  R21,0
0002e9 f031      	BREQ _0x2040070
0002ea 5051      	SUBI R21,LOW(1)
0002eb e2e0      	LDI  R30,LOW(32)
0002ec 93ea      	ST   -Y,R30
0002ed 940e 0362 	CALL SUBOPT_0x4
0002ef cff8      	RJMP _0x204006E
                 _0x2040070:
                 _0x204006D:
                 _0x2040071:
                 _0x2040030:
                 _0x20400CC:
0002f0 e010      	LDI  R17,LOW(0)
                 _0x204001B:
0002f1 cee0      	RJMP _0x2040016
                 _0x2040018:
0002f2 85ac      	LDD  R26,Y+12
0002f3 85bd      	LDD  R27,Y+12+1
0002f4 940e 0398 	CALL __GETW1P
0002f6 940e 03ac 	CALL __LOADLOCR6
0002f8 9664      	ADIW R28,20
0002f9 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0002fa 92ff      	PUSH R15
0002fb 2ef8      	MOV  R15,R24
0002fc 9726      	SBIW R28,6
0002fd 940e 03a7 	CALL __SAVELOCR4
0002ff 940e 037a 	CALL SUBOPT_0x7
000301 9730      	SBIW R30,0
000302 f419      	BRNE _0x2040072
000303 efef      	LDI  R30,LOW(65535)
000304 efff      	LDI  R31,HIGH(65535)
000305 c023      	RJMP _0x20A0001
                 _0x2040072:
000306 01de      	MOVW R26,R28
000307 9616      	ADIW R26,6
000308 940e 038b 	CALL __ADDW2R15
00030a 018d      	MOVW R16,R26
00030b 940e 037a 	CALL SUBOPT_0x7
00030d 83ee      	STD  Y+6,R30
00030e 83ff      	STD  Y+6+1,R31
00030f e0e0      	LDI  R30,LOW(0)
000310 87e8      	STD  Y+8,R30
000311 87e9      	STD  Y+8+1,R30
000312 01de      	MOVW R26,R28
000313 961a      	ADIW R26,10
000314 940e 038b 	CALL __ADDW2R15
000316 940e 0398 	CALL __GETW1P
000318 93fa      	ST   -Y,R31
000319 93ea      	ST   -Y,R30
00031a 931a      	ST   -Y,R17
00031b 930a      	ST   -Y,R16
00031c e8e6      	LDI  R30,LOW(_put_buff_G102)
00031d e0f1      	LDI  R31,HIGH(_put_buff_G102)
00031e 93fa      	ST   -Y,R31
00031f 93ea      	ST   -Y,R30
000320 01de      	MOVW R26,R28
000321 961a      	ADIW R26,10
000322 dea3      	RCALL __print_G102
000323 019f      	MOVW R18,R30
000324 81ae      	LDD  R26,Y+6
000325 81bf      	LDD  R27,Y+6+1
000326 e0e0      	LDI  R30,LOW(0)
000327 93ec      	ST   X,R30
000328 01f9      	MOVW R30,R18
                 _0x20A0001:
000329 940e 03ae 	CALL __LOADLOCR4
00032b 962a      	ADIW R28,10
00032c 90ff      	POP  R15
00032d 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00032e 93ba      	ST   -Y,R27
00032f 93aa      	ST   -Y,R26
000330 91a9          ld   r26,y+
000331 91b9          ld   r27,y+
000332 27ee          clr  r30
000333 27ff          clr  r31
                 strlen0:
000334 916d          ld   r22,x+
000335 2366          tst  r22
000336 f011          breq strlen1
000337 9631          adiw r30,1
000338 cffb          rjmp strlen0
                 strlen1:
000339 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00033a 93ba      	ST   -Y,R27
00033b 93aa      	ST   -Y,R26
00033c 27aa          clr  r26
00033d 27bb          clr  r27
00033e 91e9          ld   r30,y+
00033f 91f9          ld   r31,y+
                 strlenf0:
000340 9005      	lpm  r0,z+
000341 2000          tst  r0
000342 f011          breq strlenf1
000343 9611          adiw r26,1
000344 cffb          rjmp strlenf0
                 strlenf1:
000345 01fd          movw r30,r26
000346 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000260           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000347 940e 010d 	CALL __lcd_write_data
000349 e0a3      	LDI  R26,LOW(3)
00034a e0b0      	LDI  R27,0
00034b 940c 0381 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
00034d e3a0      	LDI  R26,LOW(48)
00034e 940e 00f9 	CALL __lcd_write_nibble_G100
                +
000350 ec88     +LDI R24 , LOW ( 200 )
000351 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000352 9701     +SBIW R24 , 1
000353 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000354 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
000355 932a      	ST   -Y,R18
000356 85ad      	LDD  R26,Y+13
000357 85be      	LDD  R27,Y+13+1
000358 85ef      	LDD  R30,Y+15
000359 89f8      	LDD  R31,Y+15+1
00035a 9509      	ICALL
00035b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x3:
00035c 89e8      	LDD  R30,Y+16
00035d 89f9      	LDD  R31,Y+16+1
00035e 9734      	SBIW R30,4
00035f 8be8      	STD  Y+16,R30
000360 8bf9      	STD  Y+16+1,R31
000361 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
000362 85ad      	LDD  R26,Y+13
000363 85be      	LDD  R27,Y+13+1
000364 85ef      	LDD  R30,Y+15
000365 89f8      	LDD  R31,Y+15+1
000366 9509      	ICALL
000367 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
000368 89a8      	LDD  R26,Y+16
000369 89b9      	LDD  R27,Y+16+1
00036a 9614      	ADIW R26,4
00036b 940e 0398 	CALL __GETW1P
00036d 83ee      	STD  Y+6,R30
00036e 83ff      	STD  Y+6+1,R31
00036f 81ae      	LDD  R26,Y+6
000370 81bf      	LDD  R27,Y+6+1
000371 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
000372 89a8      	LDD  R26,Y+16
000373 89b9      	LDD  R27,Y+16+1
000374 9614      	ADIW R26,4
000375 940e 0398 	CALL __GETW1P
000377 87ea      	STD  Y+10,R30
000378 87fb      	STD  Y+10+1,R31
000379 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
00037a 01de      	MOVW R26,R28
00037b 961c      	ADIW R26,12
00037c 940e 038b 	CALL __ADDW2R15
00037e 940e 0398 	CALL __GETW1P
000380 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000381 9610      	adiw r26,0
000382 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000383 ed80     +LDI R24 , LOW ( 0x7D0 )
000384 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000385 9701     +SBIW R24 , 1
000386 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000387 95a8      	wdr
000388 9711      	sbiw r26,1
000389 f7c9      	brne __delay_ms0
                 __delay_ms1:
00038a 9508      	ret
                 
                 __ADDW2R15:
00038b 2400      	CLR  R0
00038c 0daf      	ADD  R26,R15
00038d 1db0      	ADC  R27,R0
00038e 9508      	RET
                 
                 __ANEGW1:
00038f 95f1      	NEG  R31
000390 95e1      	NEG  R30
000391 40f0      	SBCI R31,0
000392 9508      	RET
                 
                 __CWD1:
000393 2f6f      	MOV  R22,R31
000394 0f66      	ADD  R22,R22
000395 0b66      	SBC  R22,R22
000396 2f76      	MOV  R23,R22
000397 9508      	RET
                 
                 __GETW1P:
000398 91ed      	LD   R30,X+
000399 91fc      	LD   R31,X
00039a 9711      	SBIW R26,1
00039b 9508      	RET
                 
                 __GETW1PF:
00039c 9005      	LPM  R0,Z+
00039d 91f4      	LPM  R31,Z
00039e 2de0      	MOV  R30,R0
00039f 9508      	RET
                 
                 __PUTPARD1:
0003a0 937a      	ST   -Y,R23
0003a1 936a      	ST   -Y,R22
0003a2 93fa      	ST   -Y,R31
0003a3 93ea      	ST   -Y,R30
0003a4 9508      	RET
                 
                 __SAVELOCR6:
0003a5 935a      	ST   -Y,R21
                 __SAVELOCR5:
0003a6 934a      	ST   -Y,R20
                 __SAVELOCR4:
0003a7 933a      	ST   -Y,R19
                 __SAVELOCR3:
0003a8 932a      	ST   -Y,R18
                 __SAVELOCR2:
0003a9 931a      	ST   -Y,R17
0003aa 930a      	ST   -Y,R16
0003ab 9508      	RET
                 
                 __LOADLOCR6:
0003ac 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003ad 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003ae 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003af 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003b0 8119      	LDD  R17,Y+1
0003b1 8108      	LD   R16,Y
0003b2 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  39 r17:  28 r18:  29 r19:  10 r20:  12 r21:  19 r22:  13 r23:   4 
r24:  23 r25:   5 r26: 102 r27:  40 r28:  17 r29:   1 r30: 193 r31:  59 
x  :  23 y  : 167 z  :  15 
Registers used: 25 out of 35 (71.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   4 
adiw  :  24 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  31 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  55 
cbi   :   8 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  13 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   5 cpc   :   2 cpi   :  33 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   3 inc   :   2 jmp   :  23 ld    :  26 ldd   :  77 ldi   : 102 
lds   :   0 lpm   :  14 lsl   :   0 lsr   :   0 mov   :  23 movw  :  17 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   7 out   :  44 pop   :   1 push  :   1 rcall :  18 ret   :  25 
reti  :   0 rjmp  :  62 rol   :   0 ror   :   0 sbc   :   2 sbci  :   2 
sbi   :  18 sbic  :   1 sbis  :   0 sbiw  :  20 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  59 std   :  31 sts   :   2 sub   :   1 subi  :  17 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 53 out of 116 (45.7%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000766   1834     60   1894   32768   5.8%
[.dseg] 0x000060 0x000264      0      4      4    2048   0.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
