INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/imports/lab34src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/imports/lab34src/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/imports/lab34src/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/new/MUX_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/new/PCupdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCupdate
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/imports/lab34src/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/imports/lab34src/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sources_1/imports/lab34src/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado/lab05/lab05.srcs/sim_1/new/Single_Cycle_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_CPU_tb
