=====
SETUP
5.302
5.554
10.856
Clk_ibuf
0.000
0.683
dis_to_pc_inst/bps_cnt_0_s3
0.926
1.158
dis_to_pc_inst/n184_s31
1.594
2.149
dis_to_pc_inst/n184_s21
2.149
2.252
dis_to_pc_inst/n184_s33
2.505
2.876
dis_to_pc_inst/n184_s25
2.876
2.979
dis_to_pc_inst/n184_s27
3.398
3.953
dis_to_pc_inst/dis_tx_s0
5.554
=====
SETUP
5.358
5.498
10.856
Clk_ibuf
0.000
0.683
send_to_pc_inst/bps_cnt_0_s3
0.926
1.158
send_to_pc_inst/n184_s32
1.344
1.899
send_to_pc_inst/n184_s21
1.899
2.002
send_to_pc_inst/n184_s33
2.404
2.921
send_to_pc_inst/n184_s25
2.921
3.024
send_to_pc_inst/n184_s27
3.277
3.730
send_to_pc_inst/rs232_tx_s0
5.498
=====
SETUP
5.380
5.476
10.856
Clk_ibuf
0.000
0.683
cnt_100ms_7_s0
0.926
1.158
n287_s4
2.064
2.517
n287_s3
3.186
3.703
n286_s2
4.164
4.734
n286_s1
4.906
5.476
cnt_100ms_19_s0
5.476
=====
SETUP
5.401
5.455
10.856
Clk_ibuf
0.000
0.683
cnt_100ms_7_s0
0.926
1.158
n287_s4
2.064
2.517
n287_s3
3.186
3.703
n290_s2
4.164
4.734
n290_s1
4.906
5.455
cnt_100ms_15_s0
5.455
=====
SETUP
5.579
5.277
10.856
Clk_ibuf
0.000
0.683
cnt_100ms_7_s0
0.926
1.158
n287_s4
2.064
2.517
n287_s3
3.186
3.703
n289_s2
4.164
4.734
n289_s1
4.906
5.277
cnt_100ms_16_s0
5.277
=====
SETUP
5.583
5.273
10.856
Clk_ibuf
0.000
0.683
uart_tx_inst/bps_cnt_1_s3
0.926
1.158
uart_tx_inst/n184_s29
1.422
1.977
uart_tx_inst/n184_s25
2.875
3.144
uart_tx_inst/n184_s27
3.323
3.776
uart_tx_inst/rs232_tx_s0
5.273
=====
SETUP
5.604
5.252
10.856
Clk_ibuf
0.000
0.683
cnt_100ms_7_s0
0.926
1.158
n287_s4
2.064
2.517
n287_s3
3.186
3.735
n284_s2
3.913
4.430
n285_s1
4.682
5.252
cnt_100ms_20_s0
5.252
=====
SETUP
5.645
5.211
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/n168_s3
4.662
5.211
uart_dis_rx/bps_cnt_0_s3
5.211
=====
SETUP
5.842
5.014
10.856
Clk_ibuf
0.000
0.683
cnt_100ms_7_s0
0.926
1.158
n287_s4
2.064
2.517
n287_s3
3.186
3.735
n284_s2
3.913
4.462
n284_s1
4.465
5.014
cnt_100ms_21_s0
5.014
=====
SETUP
5.843
5.013
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_2_s1
5.013
=====
SETUP
5.843
5.013
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_6_s1
5.013
=====
SETUP
5.843
5.013
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_7_s1
5.013
=====
SETUP
5.843
5.013
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_3_s1
5.013
=====
SETUP
5.843
5.013
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_4_s1
5.013
=====
SETUP
5.843
5.013
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_5_s1
5.013
=====
SETUP
5.873
4.983
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/uart_state_s4
4.512
4.839
uart_dis_rx/uart_state_s1
4.983
=====
SETUP
5.888
4.968
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/bps_cnt_7_s8
4.496
4.823
uart_dis_rx/bps_cnt_1_s1
4.968
=====
SETUP
5.909
4.947
10.856
Clk_ibuf
0.000
0.683
cnt_100ms_7_s0
0.926
1.158
n287_s4
2.064
2.517
n287_s3
3.186
3.735
n283_s2
3.742
4.204
n283_s1
4.377
4.947
cnt_100ms_22_s0
4.947
=====
SETUP
5.936
4.920
10.856
Clk_ibuf
0.000
0.683
send_speed_inst/cnt_1s_13_s0
0.926
1.158
send_speed_inst/n139_s2
1.583
2.100
send_speed_inst/n101_s3
2.509
3.064
send_speed_inst/n101_s0
3.477
3.848
send_speed_inst/n148_s1
4.549
4.920
send_speed_inst/cnt_1s_6_s0
4.920
=====
SETUP
5.955
4.901
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/n166_s3
4.352
4.901
uart_dis_rx/bps_cnt_2_s1
4.901
=====
SETUP
5.955
4.901
10.856
Clk_ibuf
0.000
0.683
uart_dis_rx/bps_cnt_0_s3
0.926
1.158
uart_dis_rx/START_BIT_2_s5
1.588
2.041
uart_dis_rx/bps_cnt_7_s5
2.685
3.138
uart_dis_rx/bps_cnt_7_s4
3.535
4.090
uart_dis_rx/n165_s1
4.352
4.901
uart_dis_rx/bps_cnt_3_s1
4.901
=====
SETUP
5.972
4.884
10.856
Clk_ibuf
0.000
0.683
uart_tx_inst/div_cnt_0_s0
0.926
1.158
uart_tx_inst/n124_s2
1.355
1.910
uart_tx_inst/n121_s2
2.410
2.965
uart_tx_inst/n115_s2
3.629
4.000
uart_tx_inst/n114_s1
4.422
4.884
uart_tx_inst/div_cnt_14_s0
4.884
=====
SETUP
5.980
4.876
10.856
Clk_ibuf
0.000
0.683
send_speed_inst/cnt_1s_13_s0
0.926
1.158
send_speed_inst/n139_s2
1.583
2.100
send_speed_inst/n101_s3
2.509
3.064
send_speed_inst/n101_s0
3.477
3.848
send_speed_inst/n140_s1
4.306
4.876
send_speed_inst/cnt_1s_14_s0
4.876
=====
SETUP
5.980
4.876
10.856
Clk_ibuf
0.000
0.683
send_speed_inst/cnt_1s_13_s0
0.926
1.158
send_speed_inst/n139_s2
1.583
2.100
send_speed_inst/n101_s3
2.509
3.064
send_speed_inst/n101_s0
3.477
3.848
send_speed_inst/n132_s1
4.306
4.876
send_speed_inst/cnt_1s_22_s0
4.876
=====
SETUP
5.995
4.861
10.856
Clk_ibuf
0.000
0.683
send_speed_inst/cnt_1s_13_s0
0.926
1.158
send_speed_inst/n139_s2
1.583
2.100
send_speed_inst/n101_s3
2.509
3.064
send_speed_inst/n101_s0
3.477
3.848
send_speed_inst/n141_s1
4.312
4.861
send_speed_inst/cnt_1s_13_s0
4.861
=====
HOLD
0.307
1.178
0.871
Clk_ibuf
0.000
0.675
data_byte_send_3_s0
0.860
1.061
uart_tx_inst/r_data_byte_3_s0
1.178
=====
HOLD
0.307
1.178
0.871
Clk_ibuf
0.000
0.675
uart_dis_rx/dis_data_byte_2_s0
0.860
1.061
data_rx_dis_2_s1
1.178
=====
HOLD
0.310
1.181
0.871
Clk_ibuf
0.000
0.675
recv_temp/r_data_byte[0]_2_s0
0.860
1.061
recv_temp/recv_data_byte_0_s0
1.181
=====
HOLD
0.310
1.181
0.871
Clk_ibuf
0.000
0.675
uart_dis_rx/tmp0_Rs232_Rx_s0
0.860
1.061
uart_dis_rx/tmp1_Rs232_Rx_s0
1.181
=====
HOLD
0.314
1.184
0.871
Clk_ibuf
0.000
0.675
uart_byte_rx/r_data_byte[2]_2_s0
0.860
1.061
uart_byte_rx/data_byte_2_s0
1.184
=====
HOLD
0.320
1.191
0.871
Clk_ibuf
0.000
0.675
uart_byte_rx/tmp0_Rs232_Rx_s0
0.860
1.061
uart_byte_rx/tmp1_Rs232_Rx_s0
1.191
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
uart_byte_rx/div_cnt_15_s0
0.860
1.062
uart_byte_rx/n97_s1
1.064
1.296
uart_byte_rx/div_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
dis_to_pc_inst/div_cnt_4_s0
0.860
1.062
dis_to_pc_inst/n124_s1
1.064
1.296
dis_to_pc_inst/div_cnt_4_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
send_to_pc_inst/div_cnt_15_s0
0.860
1.062
send_to_pc_inst/n113_s1
1.064
1.296
send_to_pc_inst/div_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
send_speed_inst/cnt_1s_23_s0
0.860
1.062
send_speed_inst/n131_s1
1.064
1.296
send_speed_inst/cnt_1s_23_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
send_speed_inst/signal_statue_s1
0.860
1.062
send_speed_inst/n264_s2
1.064
1.296
send_speed_inst/signal_statue_s1
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
send_speed_inst/cnt_1s_24_s0
0.860
1.062
send_speed_inst/n130_s1
1.064
1.296
send_speed_inst/cnt_1s_24_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
cnt_100ms_22_s0
0.860
1.062
n283_s1
1.064
1.296
cnt_100ms_22_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
send_to_pc_inst/div_cnt_1_s0
0.860
1.062
send_to_pc_inst/n127_s1
1.064
1.296
send_to_pc_inst/div_cnt_1_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
cnt_100ms_3_s0
0.860
1.062
send_speed_inst/n151_s1
1.064
1.296
cnt_100ms_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
cnt_100ms_0_s0
0.860
1.062
send_speed_inst/n154_s2
1.064
1.296
cnt_100ms_0_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
uart_byte_rx/div_cnt_5_s0
0.860
1.062
uart_byte_rx/n107_s1
1.064
1.296
uart_byte_rx/div_cnt_5_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
cnt_100ms_10_s0
0.860
1.062
n295_s1
1.064
1.296
cnt_100ms_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
cnt_100ms_7_s0
0.860
1.062
n298_s1
1.064
1.296
cnt_100ms_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
Clk_ibuf
0.000
0.675
send_speed_inst/cnt_1s_21_s0
0.860
1.062
send_speed_inst/n133_s1
1.064
1.296
send_speed_inst/cnt_1s_21_s0
1.296
=====
HOLD
0.427
1.297
0.871
Clk_ibuf
0.000
0.675
uart_byte_rx/bps_cnt_1_s1
0.860
1.062
uart_byte_rx/n167_s1
1.065
1.297
uart_byte_rx/bps_cnt_1_s1
1.297
=====
HOLD
0.427
1.297
0.871
Clk_ibuf
0.000
0.675
uart_dis_rx/div_cnt_0_s0
0.860
1.062
uart_dis_rx/n112_s1
1.065
1.297
uart_dis_rx/div_cnt_0_s0
1.297
=====
HOLD
0.427
1.297
0.871
Clk_ibuf
0.000
0.675
uart_dis_rx/div_cnt_8_s0
0.860
1.062
uart_dis_rx/n104_s1
1.065
1.297
uart_dis_rx/div_cnt_8_s0
1.297
=====
HOLD
0.427
1.297
0.871
Clk_ibuf
0.000
0.675
send_speed_inst/num_1_s1
0.860
1.062
send_speed_inst/n207_s1
1.065
1.297
send_speed_inst/num_1_s1
1.297
=====
HOLD
0.427
1.297
0.871
Clk_ibuf
0.000
0.675
send_speed_inst/cnt_1s_12_s0
0.860
1.062
send_speed_inst/n142_s1
1.065
1.297
send_speed_inst/cnt_1s_12_s0
1.297
