<!DOCTYPE html>
<html lang="en" dir="auto">

<head><meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="robots" content="index, follow">
<title>Frequency Divider | Home</title>
<meta name="keywords" content="rtl">
<meta name="description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Frequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider.">
<meta name="author" content="Kiran">
<link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_22_15_24_11_frequency_divider/">
<link crossorigin="anonymous" href="/assets/css/stylesheet.1f7df27bb4b860515b0a83c37e551b8b01dc42497d571de5f8babb76d3cde330.css" integrity="sha256-H33ye7S4YFFbCoPDflUbiwHcQkl9Vx3l&#43;Lq7dtPN4zA=" rel="preload stylesheet" as="style">
<link rel="icon" href="https://24x7fpga.com/favicon.ico">
<link rel="icon" type="image/png" sizes="16x16" href="https://24x7fpga.com/favicon-16x16.png">
<link rel="icon" type="image/png" sizes="32x32" href="https://24x7fpga.com/favicon-32x32.png">
<link rel="apple-touch-icon" href="https://24x7fpga.com/apple-touch-icon.png">
<link rel="mask-icon" href="https://24x7fpga.com/safari-pinned-tab.svg">
<meta name="theme-color" content="#2e2e33">
<meta name="msapplication-TileColor" content="#2e2e33">
<noscript>
    <style>
        #theme-toggle,
        .top-link {
            display: none;
        }

    </style>
</noscript>

<link rel="stylesheet" href="../../zcustom.css">

<meta property="og:title" content="Frequency Divider" />
<meta property="og:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Frequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_22_15_24_11_frequency_divider/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-22T15:24:00-04:00" />
<meta property="article:modified_time" content="2024-07-22T15:24:00-04:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Frequency Divider"/>
<meta name="twitter:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Frequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider."/>


<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BreadcrumbList",
  "itemListElement": [
    {
      "@type": "ListItem",
      "position":  1 ,
      "name": "Rtl_directories",
      "item": "https://24x7fpga.com/rtl_directory/"
    }, 
    {
      "@type": "ListItem",
      "position":  2 ,
      "name": "Frequency Divider",
      "item": "https://24x7fpga.com/rtl_directory/2024_07_22_15_24_11_frequency_divider/"
    }
  ]
}
</script>
<script type="application/ld+json">
{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Frequency Divider",
  "name": "Frequency Divider",
  "description": "Design \u0026ndash; Testbench \u0026ndash; RTL Design Directory\nFrequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider.",
  "keywords": [
    "rtl"
  ],
  "articleBody": "Design – Testbench – RTL Design Directory\nFrequency Divider: An Overview A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider.\nFrequency Divider: Even N = 2, 4, 8 Even frequency dividers divide the input frequency by an even integer, it can be designed using simple counters. Figure shows an example of even frequency dividers where the factor N is 2, 4, 8.\nThe waveform is even frequency dividers is shown below:\nN = 6 The above-designed frequency dividers are simple to design since the dividing factor is in powers of 2. When the dividing factor is not a power of 2, a mod-N counter should be implemented rather a than simple counter and additional logic should be added to achieve the required frequency. Below is an example of N = 6 frequency divider.\nThe figure below shows the waveform for frequency divided by 6.\nVerilog Code: Even module freq_div_even #(parameter n = 4) (/*AUTOARG*/ // Outputs div2, div4, div6, // Inputs clk, rst ); input clk; input rst; output div2; output div4; output div6; /*AUTOREG*/ /*AUTOWIRE*/ reg [$clog2(n)-1:0] cnt_reg, cnt_reg6; wire [$clog2(n)-1:0] cnt_nxt, cnt_nxt6; reg\tcnt6_q1; always@(posedge clk) begin if(!rst)begin cnt_reg \u003c= 'h0; cnt_reg6 \u003c= 'h0; end else begin cnt_reg \u003c= cnt_nxt; // cnt_reg6 \u003c= cnt_nxt6; end end // always@ (posedge clk) assign cnt_nxt = cnt_reg + 'h1; // simple counter assign cnt_nxt6 = (cnt_reg6 == 5) ? 'h0 : cnt_reg6 + 'h1; // frequency divided by 2 assign div2 = cnt_reg[1]; // frequency divided by 4 assign div4 = cnt_reg [2]; // frequency divided by 6 always@(posedge clk) begin cnt6_q1 \u003c= cnt_reg6[1]; end assign div6 = cnt_reg6[2] | cnt6_q1; endmodule // freq_div_even Frequency Divider: Odd When designing frequency divider is odd number, it is necessary to use mod-n counter and additional logic similar to frequency divider where N = 6.\nVerilog Code: Odd module freq_div_odd #(parameter n = 3) (/*AUTOARG*/ // Outputs div3, div5, div7, // Inputs clk, rst ); input clk; input rst; output div3; output div5; output div7; /*AUTOREG*/ /*AUTOWIRE*/ reg [$clog2(n)-1:0] cnt_reg3, cnt_reg5, cnt_reg7; wire [$clog2(n)-1:0] cnt_nxt3, cnt_nxt5, cnt_nxt7; reg cnt3_q1, cnt5_q1, cnt7_q2; always@(posedge clk) begin if(!rst)begin cnt_reg3 \u003c= 'h0; cnt_reg5 \u003c= 'h0; cnt_reg7 \u003c= 'h0; end else begin cnt_reg3 \u003c= cnt_nxt3; cnt_reg5 \u003c= cnt_nxt5; cnt_reg7 \u003c= cnt_nxt7; end end assign cnt_nxt3 = (cnt_reg3 == 2) ? 'h0 : cnt_reg3 + 'h1; assign cnt_nxt5 = (cnt_reg5 == 4) ? 'h0 : cnt_reg5 + 'h1; assign cnt_nxt7 = (cnt_reg7 == 6) ? 'h0 : cnt_reg7 + 'h1; // redundant // frequency divided by 3 always@(negedge clk) begin cnt3_q1 \u003c= cnt_reg3[1]; end assign div3 = cnt_reg3[1] | cnt3_q1; //frequency divided by 5 always@(negedge clk) begin cnt5_q1 \u003c= cnt_reg5[1]; end assign div5 = cnt_reg5[1] | cnt5_q1; //frequency divided by 7 always@(negedge clk) begin cnt7_q2 \u003c= cnt_reg7[2]; end assign div7 = cnt_reg7[2] | cnt7_q2; endmodule // freq_div_odd ",
  "wordCount" : "536",
  "inLanguage": "en",
  "datePublished": "2024-07-22T15:24:00-04:00",
  "dateModified": "2024-07-22T15:24:00-04:00",
  "author":[{
    "@type": "Person",
    "name": "Kiran"
  }],
  "mainEntityOfPage": {
    "@type": "WebPage",
    "@id": "https://24x7fpga.com/rtl_directory/2024_07_22_15_24_11_frequency_divider/"
  },
  "publisher": {
    "@type": "Organization",
    "name": "Home",
    "logo": {
      "@type": "ImageObject",
      "url": "https://24x7fpga.com/favicon.ico"
    }
  }
}
</script><link rel="stylesheet" href="/css/syntax.css" !important>

</head>

<body class="" id="top">
<script>
    if (localStorage.getItem("pref-theme") === "dark") {
        document.body.classList.add('dark');
    }

</script>


<header class="header">
    <nav class="nav">
        <div class="logo">
            <a href="https://24x7fpga.com/" accesskey="h" title="Home (Alt + H)">Home</a>
            
            
            <div class="vertical-line" style="height: 20px;"></div>
            
            
            <div class="logo-switches">
                <button id="theme-toggle" accesskey="t" title="(Alt + T)">
                    <svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <path d="M21 12.79A9 9 0 1 1 11.21 3 7 7 0 0 0 21 12.79z"></path>
                    </svg>
                    
                    <svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="18" viewBox="0 0 24 24"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round">
                        <circle cx="12" cy="12" r="5"></circle>
                        <line x1="12" y1="1" x2="12" y2="3"></line>
                        <line x1="12" y1="21" x2="12" y2="23"></line>
                        <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
                        <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
                        <line x1="1" y1="12" x2="3" y2="12"></line>
                        <line x1="21" y1="12" x2="23" y2="12"></line>
                        <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
                        <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
                    </svg>
                </button>
            </div>
        </div>
        <ul id="menu">
            <li>
                <a href="https://24x7fpga.com/about/about" title="about">
                    <span> 


                           
                        
                         
                        about</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/research/2024_07_08_10_15_40_research" title="research">
                    <span> 


                           
                        
                         
                        research</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/rtl_directory/2024_06_05_00_21_53_rtl_design_directory" title="rtl directory">
                    <span> 


                           
                        
                         
                        rtl directory</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/sv_directory/2024_06_27_16_53_00_sv_verification_directory" title="sv directory">
                    <span> 


                           
                        
                         
                        sv directory</span>  
                </a>
            </li>
            <li>
                <a href="https://24x7fpga.com/tags/" title="">
                    <span> 


                           
                        
                            
                    
                    
                    

                    
                    
                    

                    
                    
                    
                    


                    
                    
                    
                    

                    
                    
                    
                    
                    
                    
                    
                    
                
                         
                        
                        <div style="text-decoration: none">
                        <svg xmlns="http://www.w3.org/2000/svg" width="14" height="14" viewBox="0 0 24 20"
                        fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round"
                        stroke-linejoin="round" style="text-decoration: none">
                            <path d="M21 18V6H8L2 12L8 18H21Z" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"/>
                            <path d="M12 12C12 13.1046 11.1046 14 10 14C8.89543 14 8 13.1046 8 12C8 10.8954 8.89543 10 10 10C11.1046 10 12 10.8954 12 12Z" stroke="currentColor" stroke-width="1.2" stroke-linecap="round" stroke-linejoin="round"/>
                        <line x1="7" y1="7" x2="7" y2="7"></line>
                        </svg> 
                        </div>
                        </span>  
                </a>
            </li>
        </ul>
    </nav>
</header>

<main class="main">

<article class="post-single">
  <header class="post-header">
    
    <h1 class="post-title entry-hint-parent">
      Frequency Divider
    </h1>
    <div class="post-meta"><span title='2024-07-22 15:24:00 -0400 EDT'>July 22, 2024</span>&nbsp;·&nbsp;3 min&nbsp;·&nbsp;536 words&nbsp;·&nbsp;Kiran

</div>
  </header> 
  <div class="post-content"><p><a href="https://github.com/24x7fpga/iVerilog/blob/master/design/freq_div/freq_div.v">Design</a> &ndash; <a href="https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_freq_div/tb_freq_div.v">Testbench</a> &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="frequency-divider-an-overview">Frequency Divider: An Overview<a hidden class="anchor" aria-hidden="true" href="#frequency-divider-an-overview">#</a></h2>
<p>A frequency divider is a digital circuit that reduces the frequency of the main clock by a certain factor. They are typically used in clock generation circuits, timers, counters, etc. Frequency dividers can be categorized into two even and odd frequency dividers based on the factor N. If N is an even number the frequency divider is categorized under an even frequency divider and when N is an odd number it is categorized as an odd frequency divider.</p>
<h3 id="frequency-divider-even">Frequency Divider: Even<a hidden class="anchor" aria-hidden="true" href="#frequency-divider-even">#</a></h3>
<h4 id="n-2-4-8">N = 2, 4, 8<a hidden class="anchor" aria-hidden="true" href="#n-2-4-8">#</a></h4>
<p>Even frequency dividers divide the input frequency by an even integer, it can be designed using simple counters. Figure shows an example of even frequency dividers where the factor N is 2, 4, 8.</p>
<figure>
    <img loading="lazy" src="/ox-hugo/freq_div_2.svg"/> 
</figure>

<p>The waveform is even frequency dividers is shown below:</p>
<figure>
    <img loading="lazy" src="/ox-hugo/freq_div_2_wave.svg"/> 
</figure>

<h4 id="n-6">N = 6<a hidden class="anchor" aria-hidden="true" href="#n-6">#</a></h4>
<p>The above-designed frequency dividers are simple to design since the dividing factor is in powers of 2. When the dividing factor is not a power of 2, a mod-N counter should be implemented rather a than simple counter and additional logic should be added to achieve the required frequency. Below is an example of N = 6 frequency divider.</p>
<figure>
    <img loading="lazy" src="/ox-hugo/freq_div_6.svg"/> 
</figure>

<p>The figure below shows the waveform for frequency divided by 6.</p>
<figure>
    <img loading="lazy" src="/ox-hugo/freq_div_6_wave.svg"/> 
</figure>

<h4 id="verilog-code-even">Verilog Code: Even<a hidden class="anchor" aria-hidden="true" href="#verilog-code-even">#</a></h4>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> freq_div_even #(<span style="color:#66d9ef">parameter</span> n <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span>) (<span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   div2, div4, div6,
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   clk, rst
</span></span><span style="display:flex;"><span>   );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">input</span> clk;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">input</span> rst;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">output</span> div2;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">output</span> div4;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">output</span> div6;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOREG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOWIRE*/</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">reg</span>  [$clog2(n)<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] cnt_reg, cnt_reg6;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">wire</span> [$clog2(n)<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] cnt_nxt, cnt_nxt6;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">reg</span>			cnt6_q1;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">if</span>(<span style="color:#f92672">!</span>rst)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>               cnt_reg  <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span>;
</span></span><span style="display:flex;"><span>               cnt_reg6 <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span>;
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>               cnt_reg  <span style="color:#f92672">&lt;=</span> cnt_nxt; <span style="color:#75715e">//
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>               cnt_reg6 <span style="color:#f92672">&lt;=</span> cnt_nxt6;
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span> <span style="color:#75715e">// always@ (posedge clk)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> cnt_nxt  <span style="color:#f92672">=</span> cnt_reg <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span>; <span style="color:#75715e">// simple counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">assign</span> cnt_nxt6 <span style="color:#f92672">=</span> (cnt_reg6 <span style="color:#f92672">==</span> <span style="color:#ae81ff">5</span>) <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> cnt_reg6 <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span>;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">assign</span> div2 <span style="color:#f92672">=</span> cnt_reg[<span style="color:#ae81ff">1</span>];
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 4
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">assign</span> div4 <span style="color:#f92672">=</span> cnt_reg [<span style="color:#ae81ff">2</span>];
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 6
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>             cnt6_q1 <span style="color:#f92672">&lt;=</span> cnt_reg6[<span style="color:#ae81ff">1</span>];
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> div6 <span style="color:#f92672">=</span> cnt_reg6[<span style="color:#ae81ff">2</span>] <span style="color:#f92672">|</span> cnt6_q1;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span> <span style="color:#75715e">// freq_div_even
</span></span></span></code></pre></div><h3 id="frequency-divider-odd">Frequency Divider: Odd<a hidden class="anchor" aria-hidden="true" href="#frequency-divider-odd">#</a></h3>
<p>When designing frequency divider is odd number, it is necessary to use mod-n counter and additional logic similar to frequency divider where N = 6.</p>
<h4 id="verilog-code-odd">Verilog Code: Odd<a hidden class="anchor" aria-hidden="true" href="#verilog-code-odd">#</a></h4>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> freq_div_odd #(<span style="color:#66d9ef">parameter</span> n <span style="color:#f92672">=</span> <span style="color:#ae81ff">3</span>) (<span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   div3, div5, div7,
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   clk, rst
</span></span><span style="display:flex;"><span>   );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">input</span> clk;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">input</span> rst;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">output</span> div3;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">output</span> div5;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">output</span> div7;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOREG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOWIRE*/</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">reg</span>  [$clog2(n)<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] cnt_reg3, cnt_reg5, cnt_reg7;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">wire</span> [$clog2(n)<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] cnt_nxt3, cnt_nxt5, cnt_nxt7;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">reg</span> 			cnt3_q1, cnt5_q1, cnt7_q2;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">posedge</span> clk)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">if</span>(<span style="color:#f92672">!</span>rst)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>         cnt_reg3 <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span>;
</span></span><span style="display:flex;"><span>               cnt_reg5 <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span>;
</span></span><span style="display:flex;"><span>               cnt_reg7 <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;h0</span>;
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">end</span> <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>               cnt_reg3 <span style="color:#f92672">&lt;=</span> cnt_nxt3;
</span></span><span style="display:flex;"><span>               cnt_reg5 <span style="color:#f92672">&lt;=</span> cnt_nxt5;
</span></span><span style="display:flex;"><span>               cnt_reg7 <span style="color:#f92672">&lt;=</span> cnt_nxt7;
</span></span><span style="display:flex;"><span>             <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> cnt_nxt3 <span style="color:#f92672">=</span> (cnt_reg3 <span style="color:#f92672">==</span> <span style="color:#ae81ff">2</span>) <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> cnt_reg3 <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span>;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> cnt_nxt5 <span style="color:#f92672">=</span> (cnt_reg5 <span style="color:#f92672">==</span> <span style="color:#ae81ff">4</span>) <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> cnt_reg5 <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span>;
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> cnt_nxt7 <span style="color:#f92672">=</span> (cnt_reg7 <span style="color:#f92672">==</span> <span style="color:#ae81ff">6</span>) <span style="color:#f92672">?</span> <span style="color:#ae81ff">&#39;h0</span> <span style="color:#f92672">:</span> cnt_reg7 <span style="color:#f92672">+</span> <span style="color:#ae81ff">&#39;h1</span>; <span style="color:#75715e">// redundant
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// frequency divided by 3
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">negedge</span> clk)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>             cnt3_q1 <span style="color:#f92672">&lt;=</span> cnt_reg3[<span style="color:#ae81ff">1</span>];
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> div3 <span style="color:#f92672">=</span> cnt_reg3[<span style="color:#ae81ff">1</span>] <span style="color:#f92672">|</span> cnt3_q1;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">//frequency divided by 5
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">negedge</span> clk)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>             cnt5_q1 <span style="color:#f92672">&lt;=</span> cnt_reg5[<span style="color:#ae81ff">1</span>];
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> div5 <span style="color:#f92672">=</span> cnt_reg5[<span style="color:#ae81ff">1</span>] <span style="color:#f92672">|</span> cnt5_q1;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">//frequency divided by 7
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#66d9ef">always</span>@(<span style="color:#66d9ef">negedge</span> clk)
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>             cnt7_q2 <span style="color:#f92672">&lt;=</span> cnt_reg7[<span style="color:#ae81ff">2</span>];
</span></span><span style="display:flex;"><span>     <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#66d9ef">assign</span> div7 <span style="color:#f92672">=</span> cnt_reg7[<span style="color:#ae81ff">2</span>] <span style="color:#f92672">|</span> cnt7_q2;
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span> <span style="color:#75715e">// freq_div_odd
</span></span></span></code></pre></div>

  </div>



  <footer class="post-footer">
    <ul class="post-tags">
      <li><a href="https://24x7fpga.com/tags/rtl/">rtl</a></li>
    </ul>



    <div class="bottom-line" ></div>
    
    
    
      <img src="/img/gnu.png" class="center" alt="footer" style="max-width:50px" />
    

  </footer>
</article>
    </main>
    
<footer class="footer">
        <span>&copy; 2024 <a href="https://24x7fpga.com/"></a></span>
        
        


</footer>
<a href="#top" aria-label="go to top" title="Go to Top (Alt + G)" class="top-link" id="top-link" accesskey="g">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentColor">
        <path d="M12 6H0l6-6z" />
    </svg>
</a><footer class="footer">

</footer>



<script>
    let menu = document.getElementById('menu')
    if (menu) {
        menu.scrollLeft = localStorage.getItem("menu-scroll-position");
        menu.onscroll = function () {
            localStorage.setItem("menu-scroll-position", menu.scrollLeft);
        }
    }

    document.querySelectorAll('a[href^="#"]').forEach(anchor => {
        anchor.addEventListener("click", function (e) {
            e.preventDefault();
            var id = this.getAttribute("href").substr(1);
            if (!window.matchMedia('(prefers-reduced-motion: reduce)').matches) {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView({
                    behavior: "smooth"
                });
            } else {
                document.querySelector(`[id='${decodeURIComponent(id)}']`).scrollIntoView();
            }
            if (id === "top") {
                history.replaceState(null, null, " ");
            } else {
                history.pushState(null, null, `#${id}`);
            }
        });
    });

</script>
<script>
    var mybutton = document.getElementById("top-link");
    window.onscroll = function () {
        if (document.body.scrollTop > 800 || document.documentElement.scrollTop > 800) {
            mybutton.style.visibility = "visible";
            mybutton.style.opacity = "1";
        } else {
            mybutton.style.visibility = "hidden";
            mybutton.style.opacity = "0";
        }
    };

</script>
<script>
    document.getElementById("theme-toggle").addEventListener("click", () => {
        if (document.body.className.includes("dark")) {
            document.body.classList.remove('dark');
            localStorage.setItem("pref-theme", 'light');
        } else {
            document.body.classList.add('dark');
            localStorage.setItem("pref-theme", 'dark');
        }
    })

</script>
<script>
    document.querySelectorAll('pre > code').forEach((codeblock) => {
        const container = codeblock.parentNode.parentNode;

        const copybutton = document.createElement('button');
        copybutton.classList.add('copy-code');
        copybutton.innerHTML = 'copy';

        function copyingDone() {
            copybutton.innerHTML = 'copied!';
            setTimeout(() => {
                copybutton.innerHTML = 'copy';
            }, 2000);
        }

        copybutton.addEventListener('click', (cb) => {
            if ('clipboard' in navigator) {
                navigator.clipboard.writeText(codeblock.textContent);
                copyingDone();
                return;
            }

            const range = document.createRange();
            range.selectNodeContents(codeblock);
            const selection = window.getSelection();
            selection.removeAllRanges();
            selection.addRange(range);
            try {
                document.execCommand('copy');
                copyingDone();
            } catch (e) { };
            selection.removeRange(range);
        });

        if (container.classList.contains("highlight")) {
            container.appendChild(copybutton);
        } else if (container.parentNode.firstChild == container) {
            
        } else if (codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName == "TABLE") {
            
            codeblock.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(copybutton);
        } else {
            
            codeblock.parentNode.appendChild(copybutton);
        }
    });
</script>
</body>

</html>
