// Seed: 2211552267
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri1 id_15
);
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8
);
  wire  id_10 = id_10;
  uwire id_11 = (1 || id_7 <= 1 || id_11);
  module_0 modCall_1 (
      id_8,
      id_2,
      id_6,
      id_8,
      id_6,
      id_1,
      id_7,
      id_7,
      id_8,
      id_0,
      id_2,
      id_7,
      id_5,
      id_2,
      id_7,
      id_8
  );
  assign modCall_1.type_5 = 0;
endmodule
