OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/semi_cpu/runs/RUN_2025.06.07_09.36.33/tmp/routing/19-global.odb'…
Reading design constraints file at '/openlane/designs/semi_cpu/src/semi_cpu.sdc'…
[INFO]: No (un)set_propagated_clock found in /openlane/designs/semi_cpu/src/semi_cpu.sdc
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.06    0.33    0.64 v _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.06    0.00    0.64 v _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.05    0.69 ^ _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.69 ^ _3525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.02    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _3593_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3593_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3593_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    0.64 ^ _3593_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[19] (net)
                  0.07    0.00    0.64 ^ _3106_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.06    0.70 v _3106_/X (sky130_fd_sc_hd__xor2_1)
                                         _0040_ (net)
                  0.03    0.00    0.70 v _3593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.70   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _3588_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3588_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3588_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.34    0.65 ^ _3588_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[14] (net)
                  0.09    0.00    0.65 ^ _3096_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.07    0.72 v _3096_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0035_ (net)
                  0.03    0.00    0.72 v _3588_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _3585_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3585_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3585_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3585_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[11] (net)
                  0.07    0.00    0.64 ^ _3085_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3085_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1519_ (net)
                  0.03    0.00    0.68 v _3086_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.74 ^ _3086_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0032_ (net)
                  0.06    0.00    0.74 ^ _3585_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _3583_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3583_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3583_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[9] (net)
                  0.07    0.00    0.64 ^ _3081_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3081_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1517_ (net)
                  0.03    0.00    0.68 v _3082_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.74 ^ _3082_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0030_ (net)
                  0.06    0.00    0.74 ^ _3583_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _3589_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3589_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3589_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.66 ^ _3589_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[15] (net)
                  0.11    0.00    0.66 ^ _3098_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.73 v _3098_/X (sky130_fd_sc_hd__xor2_1)
                                         _0036_ (net)
                  0.03    0.00    0.73 v _3589_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.11    0.00    0.67 ^ _3079_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.73 v _3079_/X (sky130_fd_sc_hd__xor2_1)
                                         _0029_ (net)
                  0.03    0.00    0.73 v _3582_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3591_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3591_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3591_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.66 ^ _3591_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[17] (net)
                  0.11    0.00    0.66 ^ _3102_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.73 v _3102_/X (sky130_fd_sc_hd__xor2_1)
                                         _0038_ (net)
                  0.03    0.00    0.73 v _3591_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3584_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3584_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3584_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3584_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[10] (net)
                  0.11    0.00    0.67 ^ _3083_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.74 v _3083_/X (sky130_fd_sc_hd__xor2_1)
                                         _0031_ (net)
                  0.03    0.00    0.74 v _3584_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3577_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3577_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3577_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3577_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[3] (net)
                  0.11    0.00    0.67 ^ _3063_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    0.74 v _3063_/X (sky130_fd_sc_hd__xor2_1)
                                         _0024_ (net)
                  0.03    0.00    0.74 v _3577_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3590_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3590_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3590_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3590_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[16] (net)
                  0.07    0.00    0.64 ^ _3099_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3099_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1528_ (net)
                  0.03    0.00    0.68 v _3101_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    0.75 ^ _3101_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0037_ (net)
                  0.06    0.00    0.75 ^ _3590_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _3592_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3592_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3592_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3592_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[18] (net)
                  0.07    0.00    0.64 ^ _3103_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.68 v _3103_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _1530_ (net)
                  0.03    0.00    0.68 v _3105_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    0.76 ^ _3105_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0039_ (net)
                  0.06    0.00    0.76 ^ _3592_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3592_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _3579_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3579_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3579_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.34    0.65 ^ _3579_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[5] (net)
                  0.09    0.00    0.65 ^ _3070_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.70 v _3070_/Y (sky130_fd_sc_hd__nor2_1)
                                         _1510_ (net)
                  0.03    0.00    0.70 v _3071_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.76 ^ _3071_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0026_ (net)
                  0.06    0.00    0.76 ^ _3579_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3657_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3657_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3657_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3657_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][2] (net)
                  0.03    0.00    0.61 v _3248_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3248_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1610_ (net)
                  0.02    0.00    0.69 v _3249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0104_ (net)
                  0.02    0.00    0.76 v _3657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3674_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3674_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3674_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][19] (net)
                  0.03    0.00    0.61 v _3282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1627_ (net)
                  0.02    0.00    0.69 v _3283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0121_ (net)
                  0.02    0.00    0.76 v _3674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3676_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3676_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3676_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3676_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][21] (net)
                  0.03    0.00    0.61 v _3286_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3286_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1629_ (net)
                  0.02    0.00    0.69 v _3287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0123_ (net)
                  0.02    0.00    0.76 v _3676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3655_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3655_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3655_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3655_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][0] (net)
                  0.03    0.00    0.61 v _3244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1608_ (net)
                  0.02    0.00    0.69 v _3245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0102_ (net)
                  0.02    0.00    0.76 v _3655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3658_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3658_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3658_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3658_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][3] (net)
                  0.03    0.00    0.61 v _3250_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3250_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1611_ (net)
                  0.02    0.00    0.69 v _3251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0105_ (net)
                  0.02    0.00    0.76 v _3658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3659_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3659_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3659_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3659_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][4] (net)
                  0.03    0.00    0.61 v _3252_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3252_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1612_ (net)
                  0.02    0.00    0.69 v _3253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0106_ (net)
                  0.02    0.00    0.76 v _3659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3661_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3661_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3661_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3661_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][6] (net)
                  0.03    0.00    0.61 v _3256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1614_ (net)
                  0.02    0.00    0.69 v _3257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0108_ (net)
                  0.02    0.00    0.76 v _3661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3671_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3671_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3671_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3671_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][16] (net)
                  0.03    0.00    0.61 v _3276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1624_ (net)
                  0.02    0.00    0.69 v _3277_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3277_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0118_ (net)
                  0.02    0.00    0.76 v _3671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3672_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3672_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3672_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][17] (net)
                  0.03    0.00    0.61 v _3278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1625_ (net)
                  0.02    0.00    0.69 v _3279_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3279_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0119_ (net)
                  0.02    0.00    0.76 v _3672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3673_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3673_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][18] (net)
                  0.03    0.00    0.61 v _3280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1626_ (net)
                  0.02    0.00    0.69 v _3281_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3281_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0120_ (net)
                  0.02    0.00    0.76 v _3673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3666_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3666_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3666_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3666_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][11] (net)
                  0.03    0.00    0.62 v _3266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1619_ (net)
                  0.02    0.00    0.69 v _3267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0113_ (net)
                  0.02    0.00    0.76 v _3666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3667_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3667_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3667_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3667_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][12] (net)
                  0.03    0.00    0.62 v _3268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1620_ (net)
                  0.02    0.00    0.69 v _3269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0114_ (net)
                  0.02    0.00    0.76 v _3667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3668_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3668_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3668_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3668_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][13] (net)
                  0.03    0.00    0.62 v _3270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1621_ (net)
                  0.02    0.00    0.69 v _3271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0115_ (net)
                  0.02    0.00    0.76 v _3668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3660_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3660_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3660_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3660_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][5] (net)
                  0.03    0.00    0.62 v _3254_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1613_ (net)
                  0.02    0.00    0.69 v _3255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0107_ (net)
                  0.02    0.00    0.77 v _3660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3662_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3662_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3662_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3662_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][7] (net)
                  0.03    0.00    0.62 v _3258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1615_ (net)
                  0.02    0.00    0.69 v _3259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0109_ (net)
                  0.02    0.00    0.77 v _3662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3664_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3664_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][9] (net)
                  0.03    0.00    0.62 v _3262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1617_ (net)
                  0.02    0.00    0.69 v _3263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0111_ (net)
                  0.02    0.00    0.77 v _3664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3669_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3669_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3669_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3669_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][14] (net)
                  0.03    0.00    0.62 v _3272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1622_ (net)
                  0.02    0.00    0.69 v _3273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0116_ (net)
                  0.02    0.00    0.77 v _3669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3670_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3670_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3670_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3670_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][15] (net)
                  0.03    0.00    0.62 v _3274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1623_ (net)
                  0.02    0.00    0.69 v _3275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0117_ (net)
                  0.02    0.00    0.77 v _3670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3680_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3680_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3680_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3680_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][25] (net)
                  0.03    0.00    0.62 v _3294_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3294_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1633_ (net)
                  0.02    0.00    0.69 v _3295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0127_ (net)
                  0.02    0.00    0.77 v _3680_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3680_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3681_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3681_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3681_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3681_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][26] (net)
                  0.03    0.00    0.62 v _3296_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3296_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1634_ (net)
                  0.02    0.00    0.69 v _3297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0128_ (net)
                  0.02    0.00    0.77 v _3681_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3681_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3685_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3685_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3685_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3685_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][30] (net)
                  0.03    0.00    0.62 v _3304_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3304_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1638_ (net)
                  0.02    0.00    0.69 v _3305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0132_ (net)
                  0.02    0.00    0.77 v _3685_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3685_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3686_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3686_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3686_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3686_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][31] (net)
                  0.03    0.00    0.62 v _3306_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3306_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1639_ (net)
                  0.02    0.00    0.69 v _3307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0133_ (net)
                  0.02    0.00    0.77 v _3686_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3656_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3656_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3656_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][1] (net)
                  0.03    0.00    0.62 v _3246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1609_ (net)
                  0.02    0.00    0.69 v _3247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0103_ (net)
                  0.02    0.00    0.77 v _3656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3663_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3663_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3663_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3663_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][8] (net)
                  0.03    0.00    0.62 v _3260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1616_ (net)
                  0.02    0.00    0.69 v _3261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0110_ (net)
                  0.02    0.00    0.77 v _3663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3665_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3665_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3665_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3665_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][10] (net)
                  0.03    0.00    0.62 v _3264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1618_ (net)
                  0.02    0.00    0.69 v _3265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0112_ (net)
                  0.02    0.00    0.77 v _3665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3675_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3675_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3675_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3675_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][20] (net)
                  0.03    0.00    0.62 v _3284_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3284_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1628_ (net)
                  0.02    0.00    0.69 v _3285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0122_ (net)
                  0.02    0.00    0.77 v _3675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3677_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3677_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][22] (net)
                  0.03    0.00    0.62 v _3288_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3288_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1630_ (net)
                  0.02    0.00    0.69 v _3289_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3289_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0124_ (net)
                  0.02    0.00    0.77 v _3677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3678_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3678_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3678_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3678_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][23] (net)
                  0.03    0.00    0.62 v _3290_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3290_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1631_ (net)
                  0.02    0.00    0.69 v _3291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0125_ (net)
                  0.02    0.00    0.77 v _3678_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3678_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3679_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3679_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3679_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3679_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][24] (net)
                  0.03    0.00    0.62 v _3292_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3292_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1632_ (net)
                  0.02    0.00    0.69 v _3293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0126_ (net)
                  0.02    0.00    0.77 v _3679_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3679_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3682_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3682_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3682_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3682_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][27] (net)
                  0.03    0.00    0.62 v _3298_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3298_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1635_ (net)
                  0.02    0.00    0.69 v _3299_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3299_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0129_ (net)
                  0.02    0.00    0.77 v _3682_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3682_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3683_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3683_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3683_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][28] (net)
                  0.03    0.00    0.62 v _3300_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3300_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1636_ (net)
                  0.02    0.00    0.69 v _3301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0130_ (net)
                  0.02    0.00    0.77 v _3683_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3683_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3684_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3684_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3684_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3684_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][29] (net)
                  0.03    0.00    0.62 v _3302_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3302_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1637_ (net)
                  0.02    0.00    0.69 v _3303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0131_ (net)
                  0.02    0.00    0.77 v _3684_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3684_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _3580_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3580_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3580_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.36    0.67 ^ _3580_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[6] (net)
                  0.12    0.00    0.67 ^ _3073_/A1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.13    0.80 ^ _3073_/X (sky130_fd_sc_hd__o21a_1)
                                         _0027_ (net)
                  0.03    0.00    0.80 ^ _3580_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.02    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3641_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3641_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3641_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3641_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][18] (net)
                  0.05    0.00    0.62 ^ _3215_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3215_/X (sky130_fd_sc_hd__mux2_1)
                                         _1593_ (net)
                  0.04    0.00    0.73 ^ _3216_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3216_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0088_ (net)
                  0.03    0.00    0.79 ^ _3641_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3641_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3642_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3642_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3642_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3642_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][19] (net)
                  0.05    0.00    0.62 ^ _3217_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3217_/X (sky130_fd_sc_hd__mux2_1)
                                         _1594_ (net)
                  0.04    0.00    0.73 ^ _3218_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3218_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0089_ (net)
                  0.03    0.00    0.79 ^ _3642_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3642_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3644_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3644_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3644_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3644_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][21] (net)
                  0.05    0.00    0.62 ^ _3222_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3222_/X (sky130_fd_sc_hd__mux2_1)
                                         _1597_ (net)
                  0.04    0.00    0.73 ^ _3223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0091_ (net)
                  0.03    0.00    0.79 ^ _3644_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3644_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3647_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3647_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3647_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3647_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][24] (net)
                  0.05    0.00    0.62 ^ _3228_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3228_/X (sky130_fd_sc_hd__mux2_1)
                                         _1600_ (net)
                  0.04    0.00    0.73 ^ _3229_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3229_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0094_ (net)
                  0.03    0.00    0.79 ^ _3647_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3647_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3649_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3649_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3649_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3649_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][26] (net)
                  0.05    0.00    0.62 ^ _3232_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3232_/X (sky130_fd_sc_hd__mux2_1)
                                         _1602_ (net)
                  0.04    0.00    0.73 ^ _3233_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3233_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0096_ (net)
                  0.03    0.00    0.79 ^ _3649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3650_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3650_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][27] (net)
                  0.05    0.00    0.62 ^ _3234_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3234_/X (sky130_fd_sc_hd__mux2_1)
                                         _1603_ (net)
                  0.04    0.00    0.73 ^ _3235_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3235_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0097_ (net)
                  0.03    0.00    0.79 ^ _3650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3651_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3651_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3651_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3651_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][28] (net)
                  0.05    0.00    0.62 ^ _3236_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3236_/X (sky130_fd_sc_hd__mux2_1)
                                         _1604_ (net)
                  0.04    0.00    0.73 ^ _3237_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _3237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0098_ (net)
                  0.03    0.00    0.79 ^ _3651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3643_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3643_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3643_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3643_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][20] (net)
                  0.05    0.00    0.62 ^ _3220_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3220_/X (sky130_fd_sc_hd__mux2_1)
                                         _1596_ (net)
                  0.04    0.00    0.73 ^ _3221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0090_ (net)
                  0.03    0.00    0.80 ^ _3643_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3643_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3645_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3645_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3645_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3645_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][22] (net)
                  0.05    0.00    0.62 ^ _3224_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3224_/X (sky130_fd_sc_hd__mux2_1)
                                         _1598_ (net)
                  0.04    0.00    0.73 ^ _3225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0092_ (net)
                  0.03    0.00    0.80 ^ _3645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3646_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3646_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3646_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3646_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][23] (net)
                  0.05    0.00    0.62 ^ _3226_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3226_/X (sky130_fd_sc_hd__mux2_1)
                                         _1599_ (net)
                  0.04    0.00    0.73 ^ _3227_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3227_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0093_ (net)
                  0.03    0.00    0.80 ^ _3646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3648_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3648_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3648_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3648_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][25] (net)
                  0.05    0.00    0.62 ^ _3230_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3230_/X (sky130_fd_sc_hd__mux2_1)
                                         _1601_ (net)
                  0.04    0.00    0.73 ^ _3231_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3231_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0095_ (net)
                  0.03    0.00    0.80 ^ _3648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3628_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3628_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3628_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3628_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][5] (net)
                  0.05    0.00    0.62 ^ _3188_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3188_/X (sky130_fd_sc_hd__mux2_1)
                                         _1579_ (net)
                  0.04    0.00    0.73 ^ _3189_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3189_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0075_ (net)
                  0.03    0.00    0.80 ^ _3628_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3628_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3629_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3629_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3629_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3629_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][6] (net)
                  0.05    0.00    0.62 ^ _3190_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3190_/X (sky130_fd_sc_hd__mux2_1)
                                         _1580_ (net)
                  0.04    0.00    0.73 ^ _3191_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3191_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0076_ (net)
                  0.03    0.00    0.80 ^ _3629_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3629_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3633_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3633_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3633_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3633_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][10] (net)
                  0.05    0.00    0.62 ^ _3199_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3199_/X (sky130_fd_sc_hd__mux2_1)
                                         _1585_ (net)
                  0.04    0.00    0.73 ^ _3200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0080_ (net)
                  0.03    0.00    0.80 ^ _3633_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3634_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3634_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3634_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3634_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][11] (net)
                  0.05    0.00    0.62 ^ _3201_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3201_/X (sky130_fd_sc_hd__mux2_1)
                                         _1586_ (net)
                  0.04    0.00    0.73 ^ _3202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0081_ (net)
                  0.03    0.00    0.80 ^ _3634_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3634_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3636_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3636_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3636_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3636_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][13] (net)
                  0.05    0.00    0.62 ^ _3205_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3205_/X (sky130_fd_sc_hd__mux2_1)
                                         _1588_ (net)
                  0.04    0.00    0.73 ^ _3206_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3206_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0083_ (net)
                  0.03    0.00    0.80 ^ _3636_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3636_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3635_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3635_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3635_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3635_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][12] (net)
                  0.05    0.00    0.62 ^ _3203_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3203_/X (sky130_fd_sc_hd__mux2_1)
                                         _1587_ (net)
                  0.04    0.00    0.73 ^ _3204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0082_ (net)
                  0.03    0.00    0.80 ^ _3635_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3635_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3637_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3637_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3637_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3637_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][14] (net)
                  0.05    0.00    0.62 ^ _3207_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3207_/X (sky130_fd_sc_hd__mux2_1)
                                         _1589_ (net)
                  0.04    0.00    0.73 ^ _3208_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3208_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0084_ (net)
                  0.03    0.00    0.80 ^ _3637_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3637_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3638_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3638_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3638_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3638_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][15] (net)
                  0.05    0.00    0.62 ^ _3209_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3209_/X (sky130_fd_sc_hd__mux2_1)
                                         _1590_ (net)
                  0.04    0.00    0.73 ^ _3210_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3210_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0085_ (net)
                  0.03    0.00    0.80 ^ _3638_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3638_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3639_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3639_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3639_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3639_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][16] (net)
                  0.05    0.00    0.62 ^ _3211_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3211_/X (sky130_fd_sc_hd__mux2_1)
                                         _1591_ (net)
                  0.04    0.00    0.73 ^ _3212_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3212_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0086_ (net)
                  0.03    0.00    0.80 ^ _3639_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3639_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3640_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3640_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3640_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3640_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][17] (net)
                  0.05    0.00    0.62 ^ _3213_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3213_/X (sky130_fd_sc_hd__mux2_1)
                                         _1592_ (net)
                  0.04    0.00    0.73 ^ _3214_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3214_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0087_ (net)
                  0.03    0.00    0.80 ^ _3640_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3627_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3627_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3627_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3627_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][4] (net)
                  0.05    0.00    0.62 ^ _3186_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3186_/X (sky130_fd_sc_hd__mux2_1)
                                         _1578_ (net)
                  0.04    0.00    0.73 ^ _3187_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3187_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0074_ (net)
                  0.03    0.00    0.80 ^ _3627_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3627_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3652_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3652_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3652_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3652_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][29] (net)
                  0.05    0.00    0.62 ^ _3238_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3238_/X (sky130_fd_sc_hd__mux2_1)
                                         _1605_ (net)
                  0.04    0.00    0.73 ^ _3239_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3239_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0099_ (net)
                  0.03    0.00    0.80 ^ _3652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3630_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3630_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3630_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3630_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][7] (net)
                  0.05    0.00    0.62 ^ _3192_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3192_/X (sky130_fd_sc_hd__mux2_1)
                                         _1581_ (net)
                  0.04    0.00    0.73 ^ _3193_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3193_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0077_ (net)
                  0.03    0.00    0.80 ^ _3630_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3630_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3631_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3631_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3631_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3631_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][8] (net)
                  0.05    0.00    0.62 ^ _3194_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3194_/X (sky130_fd_sc_hd__mux2_1)
                                         _1582_ (net)
                  0.04    0.00    0.73 ^ _3195_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3195_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0078_ (net)
                  0.03    0.00    0.80 ^ _3631_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3631_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3632_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3632_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3632_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3632_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][9] (net)
                  0.05    0.00    0.62 ^ _3196_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3196_/X (sky130_fd_sc_hd__mux2_1)
                                         _1583_ (net)
                  0.04    0.00    0.73 ^ _3197_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3197_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0079_ (net)
                  0.03    0.00    0.80 ^ _3632_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3653_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3653_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3653_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3653_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][30] (net)
                  0.05    0.00    0.62 ^ _3240_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3240_/X (sky130_fd_sc_hd__mux2_1)
                                         _1606_ (net)
                  0.04    0.00    0.73 ^ _3241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0100_ (net)
                  0.03    0.00    0.80 ^ _3653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3654_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3654_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3654_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3654_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][31] (net)
                  0.05    0.00    0.62 ^ _3242_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3242_/X (sky130_fd_sc_hd__mux2_1)
                                         _1607_ (net)
                  0.04    0.00    0.73 ^ _3243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0101_ (net)
                  0.03    0.00    0.80 ^ _3654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3738_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3738_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3738_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3738_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][19] (net)
                  0.05    0.00    0.62 ^ _3417_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3417_/X (sky130_fd_sc_hd__mux2_1)
                                         _1698_ (net)
                  0.04    0.00    0.73 ^ _3418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0185_ (net)
                  0.03    0.00    0.80 ^ _3738_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3738_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3739_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3739_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3739_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3739_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][20] (net)
                  0.05    0.00    0.62 ^ _3420_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3420_/X (sky130_fd_sc_hd__mux2_1)
                                         _1700_ (net)
                  0.04    0.00    0.73 ^ _3421_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3421_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0186_ (net)
                  0.03    0.00    0.80 ^ _3739_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3739_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3740_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3740_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3740_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3740_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][21] (net)
                  0.05    0.00    0.62 ^ _3422_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3422_/X (sky130_fd_sc_hd__mux2_1)
                                         _1701_ (net)
                  0.04    0.00    0.73 ^ _3423_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3423_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0187_ (net)
                  0.03    0.00    0.80 ^ _3740_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3742_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3742_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3742_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3742_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][23] (net)
                  0.05    0.00    0.62 ^ _3426_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3426_/X (sky130_fd_sc_hd__mux2_1)
                                         _1703_ (net)
                  0.04    0.00    0.73 ^ _3427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0189_ (net)
                  0.03    0.00    0.80 ^ _3742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3743_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3743_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3743_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3743_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][24] (net)
                  0.05    0.00    0.62 ^ _3428_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3428_/X (sky130_fd_sc_hd__mux2_1)
                                         _1704_ (net)
                  0.04    0.00    0.73 ^ _3429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0190_ (net)
                  0.03    0.00    0.80 ^ _3743_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.30 ^ _3743_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3744_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3744_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3744_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3744_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][25] (net)
                  0.05    0.00    0.62 ^ _3430_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3430_/X (sky130_fd_sc_hd__mux2_1)
                                         _1705_ (net)
                  0.04    0.00    0.73 ^ _3431_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3431_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0191_ (net)
                  0.03    0.00    0.80 ^ _3744_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3745_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3745_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3745_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3745_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][26] (net)
                  0.05    0.00    0.62 ^ _3432_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3432_/X (sky130_fd_sc_hd__mux2_1)
                                         _1706_ (net)
                  0.04    0.00    0.73 ^ _3433_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3433_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0192_ (net)
                  0.03    0.00    0.80 ^ _3745_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3745_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3746_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3746_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3746_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3746_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][27] (net)
                  0.05    0.00    0.62 ^ _3434_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3434_/X (sky130_fd_sc_hd__mux2_1)
                                         _1707_ (net)
                  0.04    0.00    0.73 ^ _3435_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3435_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0193_ (net)
                  0.03    0.00    0.80 ^ _3746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3747_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3747_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3747_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3747_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][28] (net)
                  0.05    0.00    0.62 ^ _3436_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3436_/X (sky130_fd_sc_hd__mux2_1)
                                         _1708_ (net)
                  0.04    0.00    0.73 ^ _3437_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3437_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0194_ (net)
                  0.03    0.00    0.80 ^ _3747_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00    0.30 ^ _3747_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3724_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3724_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3724_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3724_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][5] (net)
                  0.05    0.00    0.62 ^ _3388_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3388_/X (sky130_fd_sc_hd__mux2_1)
                                         _1683_ (net)
                  0.04    0.00    0.73 ^ _3389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0171_ (net)
                  0.03    0.00    0.80 ^ _3724_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3724_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3737_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3737_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3737_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3737_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][18] (net)
                  0.05    0.00    0.62 ^ _3415_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3415_/X (sky130_fd_sc_hd__mux2_1)
                                         _1697_ (net)
                  0.04    0.00    0.73 ^ _3416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0184_ (net)
                  0.03    0.00    0.80 ^ _3737_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3737_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3741_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3741_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3741_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3741_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][22] (net)
                  0.05    0.00    0.62 ^ _3424_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3424_/X (sky130_fd_sc_hd__mux2_1)
                                         _1702_ (net)
                  0.04    0.00    0.73 ^ _3425_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3425_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0188_ (net)
                  0.03    0.00    0.80 ^ _3741_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3741_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3725_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3725_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3725_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3725_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][6] (net)
                  0.05    0.00    0.62 ^ _3390_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3390_/X (sky130_fd_sc_hd__mux2_1)
                                         _1684_ (net)
                  0.04    0.00    0.73 ^ _3391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0172_ (net)
                  0.03    0.00    0.80 ^ _3725_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3725_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3727_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3727_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3727_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3727_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][8] (net)
                  0.05    0.00    0.62 ^ _3394_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3394_/X (sky130_fd_sc_hd__mux2_1)
                                         _1686_ (net)
                  0.04    0.00    0.73 ^ _3395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0174_ (net)
                  0.03    0.00    0.80 ^ _3727_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3727_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3729_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3729_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3729_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3729_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][10] (net)
                  0.05    0.00    0.62 ^ _3399_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3399_/X (sky130_fd_sc_hd__mux2_1)
                                         _1689_ (net)
                  0.04    0.00    0.73 ^ _3400_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3400_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0176_ (net)
                  0.03    0.00    0.80 ^ _3729_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3729_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3730_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3730_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3730_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3730_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][11] (net)
                  0.05    0.00    0.62 ^ _3401_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3401_/X (sky130_fd_sc_hd__mux2_1)
                                         _1690_ (net)
                  0.04    0.00    0.73 ^ _3402_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3402_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0177_ (net)
                  0.03    0.00    0.80 ^ _3730_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3730_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3731_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3731_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3731_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3731_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][12] (net)
                  0.05    0.00    0.62 ^ _3403_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3403_/X (sky130_fd_sc_hd__mux2_1)
                                         _1691_ (net)
                  0.04    0.00    0.73 ^ _3404_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3404_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0178_ (net)
                  0.03    0.00    0.80 ^ _3731_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3731_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3732_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3732_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3732_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3732_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][13] (net)
                  0.05    0.00    0.62 ^ _3405_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3405_/X (sky130_fd_sc_hd__mux2_1)
                                         _1692_ (net)
                  0.04    0.00    0.73 ^ _3406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0179_ (net)
                  0.03    0.00    0.80 ^ _3732_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3732_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3723_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3723_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3723_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3723_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][4] (net)
                  0.05    0.00    0.62 ^ _3386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3386_/X (sky130_fd_sc_hd__mux2_1)
                                         _1682_ (net)
                  0.04    0.00    0.73 ^ _3387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0170_ (net)
                  0.03    0.00    0.80 ^ _3723_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3723_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3733_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3733_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3733_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3733_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][14] (net)
                  0.05    0.00    0.62 ^ _3407_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3407_/X (sky130_fd_sc_hd__mux2_1)
                                         _1693_ (net)
                  0.04    0.00    0.73 ^ _3408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0180_ (net)
                  0.03    0.00    0.80 ^ _3733_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3733_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3734_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3734_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3734_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3734_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][15] (net)
                  0.05    0.00    0.62 ^ _3409_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3409_/X (sky130_fd_sc_hd__mux2_1)
                                         _1694_ (net)
                  0.04    0.00    0.73 ^ _3410_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3410_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0181_ (net)
                  0.03    0.00    0.80 ^ _3734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3735_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3735_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3735_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3735_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][16] (net)
                  0.05    0.00    0.62 ^ _3411_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3411_/X (sky130_fd_sc_hd__mux2_1)
                                         _1695_ (net)
                  0.04    0.00    0.73 ^ _3412_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3412_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0182_ (net)
                  0.03    0.00    0.80 ^ _3735_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3735_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3736_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3736_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3736_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3736_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][17] (net)
                  0.05    0.00    0.62 ^ _3413_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3413_/X (sky130_fd_sc_hd__mux2_1)
                                         _1696_ (net)
                  0.04    0.00    0.73 ^ _3414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0183_ (net)
                  0.03    0.00    0.80 ^ _3736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3726_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3726_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3726_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3726_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][7] (net)
                  0.05    0.00    0.62 ^ _3392_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3392_/X (sky130_fd_sc_hd__mux2_1)
                                         _1685_ (net)
                  0.04    0.00    0.73 ^ _3393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0173_ (net)
                  0.03    0.00    0.80 ^ _3726_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3726_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3728_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3728_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3728_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3728_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][9] (net)
                  0.05    0.00    0.62 ^ _3396_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3396_/X (sky130_fd_sc_hd__mux2_1)
                                         _1687_ (net)
                  0.04    0.00    0.73 ^ _3397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0175_ (net)
                  0.03    0.00    0.80 ^ _3728_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3728_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3748_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3748_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3748_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3748_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][29] (net)
                  0.05    0.00    0.62 ^ _3438_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3438_/X (sky130_fd_sc_hd__mux2_1)
                                         _1709_ (net)
                  0.04    0.00    0.73 ^ _3439_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3439_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0195_ (net)
                  0.03    0.00    0.80 ^ _3748_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3748_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3749_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3749_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3749_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3749_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][30] (net)
                  0.05    0.00    0.62 ^ _3440_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3440_/X (sky130_fd_sc_hd__mux2_1)
                                         _1710_ (net)
                  0.04    0.00    0.73 ^ _3441_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3441_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0196_ (net)
                  0.03    0.00    0.80 ^ _3749_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3749_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3750_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3750_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3750_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.62 ^ _3750_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][31] (net)
                  0.05    0.00    0.62 ^ _3442_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3442_/X (sky130_fd_sc_hd__mux2_1)
                                         _1711_ (net)
                  0.04    0.00    0.73 ^ _3443_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3443_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0197_ (net)
                  0.03    0.00    0.80 ^ _3750_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3750_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3719_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3719_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3719_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3719_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][0] (net)
                  0.05    0.00    0.62 ^ _3378_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3378_/X (sky130_fd_sc_hd__mux2_1)
                                         _1678_ (net)
                  0.04    0.00    0.73 ^ _3379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0166_ (net)
                  0.03    0.00    0.80 ^ _3719_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3719_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3720_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3720_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3720_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3720_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][1] (net)
                  0.05    0.00    0.62 ^ _3380_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3380_/X (sky130_fd_sc_hd__mux2_1)
                                         _1679_ (net)
                  0.04    0.00    0.73 ^ _3381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0167_ (net)
                  0.03    0.00    0.80 ^ _3720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3721_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3721_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3721_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3721_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][2] (net)
                  0.05    0.00    0.62 ^ _3382_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3382_/X (sky130_fd_sc_hd__mux2_1)
                                         _1680_ (net)
                  0.04    0.00    0.73 ^ _3383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0168_ (net)
                  0.03    0.00    0.80 ^ _3721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3623_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3623_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3623_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3623_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][0] (net)
                  0.05    0.00    0.62 ^ _3178_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3178_/X (sky130_fd_sc_hd__mux2_1)
                                         _1574_ (net)
                  0.04    0.00    0.73 ^ _3179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0070_ (net)
                  0.03    0.00    0.80 ^ _3623_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3623_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3624_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3624_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3624_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3624_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][1] (net)
                  0.05    0.00    0.62 ^ _3180_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3180_/X (sky130_fd_sc_hd__mux2_1)
                                         _1575_ (net)
                  0.04    0.00    0.73 ^ _3181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0071_ (net)
                  0.03    0.00    0.80 ^ _3624_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3624_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3625_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3625_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3625_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3625_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][2] (net)
                  0.05    0.00    0.62 ^ _3182_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ _3182_/X (sky130_fd_sc_hd__mux2_1)
                                         _1576_ (net)
                  0.04    0.00    0.73 ^ _3183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0072_ (net)
                  0.03    0.00    0.80 ^ _3625_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3625_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3751_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3751_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3751_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3751_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][0] (net)
                  0.05    0.00    0.62 ^ _3446_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3446_/X (sky130_fd_sc_hd__mux2_1)
                                         _1714_ (net)
                  0.04    0.00    0.74 ^ _3447_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3447_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0198_ (net)
                  0.03    0.00    0.80 ^ _3751_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3751_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3752_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3752_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3752_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3752_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][1] (net)
                  0.05    0.00    0.62 ^ _3448_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3448_/X (sky130_fd_sc_hd__mux2_1)
                                         _1715_ (net)
                  0.04    0.00    0.74 ^ _3449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0199_ (net)
                  0.03    0.00    0.80 ^ _3752_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3752_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3753_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3753_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3753_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3753_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][2] (net)
                  0.05    0.00    0.62 ^ _3450_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3450_/X (sky130_fd_sc_hd__mux2_1)
                                         _1716_ (net)
                  0.04    0.00    0.74 ^ _3451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0200_ (net)
                  0.03    0.00    0.81 ^ _3753_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3753_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3754_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3754_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3754_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3754_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][3] (net)
                  0.05    0.00    0.62 ^ _3452_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3452_/X (sky130_fd_sc_hd__mux2_1)
                                         _1717_ (net)
                  0.04    0.00    0.74 ^ _3453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0201_ (net)
                  0.03    0.00    0.81 ^ _3754_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3754_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3755_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3755_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3755_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3755_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][4] (net)
                  0.05    0.00    0.62 ^ _3454_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3454_/X (sky130_fd_sc_hd__mux2_1)
                                         _1718_ (net)
                  0.04    0.00    0.74 ^ _3455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0202_ (net)
                  0.03    0.00    0.81 ^ _3755_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3755_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3757_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3757_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3757_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3757_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][6] (net)
                  0.05    0.00    0.62 ^ _3458_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3458_/X (sky130_fd_sc_hd__mux2_1)
                                         _1720_ (net)
                  0.04    0.00    0.74 ^ _3459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0204_ (net)
                  0.03    0.00    0.81 ^ _3757_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3757_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3722_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.62 ^ _3722_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[15][3] (net)
                  0.05    0.00    0.62 ^ _3384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3384_/X (sky130_fd_sc_hd__mux2_1)
                                         _1681_ (net)
                  0.04    0.00    0.74 ^ _3385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _3385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0169_ (net)
                  0.03    0.00    0.80 ^ _3722_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.31 ^ _3722_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3764_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3764_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3764_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3764_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][13] (net)
                  0.05    0.00    0.63 ^ _3473_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3473_/X (sky130_fd_sc_hd__mux2_1)
                                         _1728_ (net)
                  0.04    0.00    0.74 ^ _3474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0211_ (net)
                  0.03    0.00    0.81 ^ _3764_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3764_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3765_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3765_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3765_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3765_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][14] (net)
                  0.05    0.00    0.63 ^ _3475_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3475_/X (sky130_fd_sc_hd__mux2_1)
                                         _1729_ (net)
                  0.04    0.00    0.74 ^ _3476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0212_ (net)
                  0.03    0.00    0.81 ^ _3765_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3765_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3766_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3766_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3766_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3766_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][15] (net)
                  0.05    0.00    0.63 ^ _3477_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3477_/X (sky130_fd_sc_hd__mux2_1)
                                         _1730_ (net)
                  0.04    0.00    0.74 ^ _3478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0213_ (net)
                  0.03    0.00    0.81 ^ _3766_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3766_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3767_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3767_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3767_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3767_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][16] (net)
                  0.05    0.00    0.63 ^ _3479_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3479_/X (sky130_fd_sc_hd__mux2_1)
                                         _1731_ (net)
                  0.04    0.00    0.74 ^ _3480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0214_ (net)
                  0.03    0.00    0.81 ^ _3767_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3767_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3768_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3768_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3768_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3768_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][17] (net)
                  0.05    0.00    0.63 ^ _3481_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3481_/X (sky130_fd_sc_hd__mux2_1)
                                         _1732_ (net)
                  0.04    0.00    0.74 ^ _3482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0215_ (net)
                  0.03    0.00    0.81 ^ _3768_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3768_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3769_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][18] (net)
                  0.05    0.00    0.63 ^ _3483_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3483_/X (sky130_fd_sc_hd__mux2_1)
                                         _1733_ (net)
                  0.04    0.00    0.74 ^ _3484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0216_ (net)
                  0.03    0.00    0.81 ^ _3769_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3769_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3770_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3770_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3770_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3770_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][19] (net)
                  0.05    0.00    0.63 ^ _3485_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3485_/X (sky130_fd_sc_hd__mux2_1)
                                         _1734_ (net)
                  0.04    0.00    0.74 ^ _3486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0217_ (net)
                  0.03    0.00    0.81 ^ _3770_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3770_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3763_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3763_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3763_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3763_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][12] (net)
                  0.05    0.00    0.63 ^ _3471_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3471_/X (sky130_fd_sc_hd__mux2_1)
                                         _1727_ (net)
                  0.04    0.00    0.74 ^ _3472_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3472_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0210_ (net)
                  0.03    0.00    0.81 ^ _3763_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3763_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3756_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3756_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3756_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3756_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][5] (net)
                  0.05    0.00    0.63 ^ _3456_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3456_/X (sky130_fd_sc_hd__mux2_1)
                                         _1719_ (net)
                  0.04    0.00    0.74 ^ _3457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0203_ (net)
                  0.03    0.00    0.81 ^ _3756_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3756_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3758_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3758_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3758_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3758_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][7] (net)
                  0.05    0.00    0.63 ^ _3460_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3460_/X (sky130_fd_sc_hd__mux2_1)
                                         _1721_ (net)
                  0.04    0.00    0.74 ^ _3461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0205_ (net)
                  0.03    0.00    0.81 ^ _3758_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3758_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3771_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3771_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3771_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3771_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][20] (net)
                  0.05    0.00    0.63 ^ _3488_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3488_/X (sky130_fd_sc_hd__mux2_1)
                                         _1736_ (net)
                  0.04    0.00    0.74 ^ _3489_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3489_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0218_ (net)
                  0.03    0.00    0.81 ^ _3771_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3771_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3776_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3776_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3776_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3776_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][25] (net)
                  0.05    0.00    0.63 ^ _3498_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3498_/X (sky130_fd_sc_hd__mux2_1)
                                         _1741_ (net)
                  0.04    0.00    0.74 ^ _3499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0223_ (net)
                  0.03    0.00    0.81 ^ _3776_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3776_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3781_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3781_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3781_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3781_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][30] (net)
                  0.05    0.00    0.63 ^ _3508_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3508_/X (sky130_fd_sc_hd__mux2_1)
                                         _1746_ (net)
                  0.04    0.00    0.74 ^ _3509_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3509_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0228_ (net)
                  0.03    0.00    0.81 ^ _3781_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3781_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3782_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3782_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3782_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3782_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][31] (net)
                  0.05    0.00    0.63 ^ _3510_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3510_/X (sky130_fd_sc_hd__mux2_1)
                                         _1747_ (net)
                  0.04    0.00    0.74 ^ _3511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0229_ (net)
                  0.03    0.00    0.81 ^ _3782_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3782_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3759_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3759_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3759_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3759_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][8] (net)
                  0.05    0.00    0.63 ^ _3462_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3462_/X (sky130_fd_sc_hd__mux2_1)
                                         _1722_ (net)
                  0.04    0.00    0.74 ^ _3463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0206_ (net)
                  0.03    0.00    0.81 ^ _3759_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3759_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3760_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3760_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3760_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3760_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][9] (net)
                  0.05    0.00    0.63 ^ _3464_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3464_/X (sky130_fd_sc_hd__mux2_1)
                                         _1723_ (net)
                  0.04    0.00    0.74 ^ _3465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0207_ (net)
                  0.03    0.00    0.81 ^ _3760_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3760_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3761_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3761_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3761_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3761_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][10] (net)
                  0.05    0.00    0.63 ^ _3467_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3467_/X (sky130_fd_sc_hd__mux2_1)
                                         _1725_ (net)
                  0.04    0.00    0.74 ^ _3468_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3468_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0208_ (net)
                  0.03    0.00    0.81 ^ _3761_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3761_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3762_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3762_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3762_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3762_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][11] (net)
                  0.05    0.00    0.63 ^ _3469_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3469_/X (sky130_fd_sc_hd__mux2_1)
                                         _1726_ (net)
                  0.04    0.00    0.74 ^ _3470_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3470_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0209_ (net)
                  0.03    0.00    0.81 ^ _3762_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3762_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3772_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3772_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3772_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3772_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][21] (net)
                  0.05    0.00    0.63 ^ _3490_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3490_/X (sky130_fd_sc_hd__mux2_1)
                                         _1737_ (net)
                  0.04    0.00    0.74 ^ _3491_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3491_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0219_ (net)
                  0.03    0.00    0.81 ^ _3772_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3772_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3773_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3773_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3773_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3773_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][22] (net)
                  0.05    0.00    0.63 ^ _3492_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3492_/X (sky130_fd_sc_hd__mux2_1)
                                         _1738_ (net)
                  0.04    0.00    0.74 ^ _3493_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3493_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0220_ (net)
                  0.03    0.00    0.81 ^ _3773_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3773_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3774_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3774_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3774_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3774_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][23] (net)
                  0.05    0.00    0.63 ^ _3494_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3494_/X (sky130_fd_sc_hd__mux2_1)
                                         _1739_ (net)
                  0.04    0.00    0.74 ^ _3495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0221_ (net)
                  0.03    0.00    0.81 ^ _3774_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3775_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3775_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3775_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3775_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][24] (net)
                  0.05    0.00    0.63 ^ _3496_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3496_/X (sky130_fd_sc_hd__mux2_1)
                                         _1740_ (net)
                  0.04    0.00    0.74 ^ _3497_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3497_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0222_ (net)
                  0.03    0.00    0.81 ^ _3775_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3775_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3777_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3777_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3777_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3777_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][26] (net)
                  0.05    0.00    0.63 ^ _3500_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3500_/X (sky130_fd_sc_hd__mux2_1)
                                         _1742_ (net)
                  0.04    0.00    0.74 ^ _3501_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3501_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0224_ (net)
                  0.03    0.00    0.81 ^ _3777_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3777_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3778_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3778_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3778_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3778_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][27] (net)
                  0.05    0.00    0.63 ^ _3502_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3502_/X (sky130_fd_sc_hd__mux2_1)
                                         _1743_ (net)
                  0.04    0.00    0.74 ^ _3503_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3503_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0225_ (net)
                  0.03    0.00    0.81 ^ _3778_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3778_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3779_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3779_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3779_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3779_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][28] (net)
                  0.05    0.00    0.63 ^ _3504_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3504_/X (sky130_fd_sc_hd__mux2_1)
                                         _1744_ (net)
                  0.04    0.00    0.74 ^ _3505_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3505_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0226_ (net)
                  0.03    0.00    0.81 ^ _3779_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3779_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3780_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3780_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3780_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.63 ^ _3780_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[25][29] (net)
                  0.05    0.00    0.63 ^ _3506_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.74 ^ _3506_/X (sky130_fd_sc_hd__mux2_1)
                                         _1745_ (net)
                  0.04    0.00    0.74 ^ _3507_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3507_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0227_ (net)
                  0.03    0.00    0.81 ^ _3780_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3780_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _3688_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3688_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3688_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3688_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][1] (net)
                  0.06    0.00    0.63 ^ _3312_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3312_/X (sky130_fd_sc_hd__mux2_1)
                                         _1643_ (net)
                  0.04    0.00    0.74 ^ _3313_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3313_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0135_ (net)
                  0.03    0.00    0.81 ^ _3688_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3688_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3689_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3689_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3689_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3689_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][2] (net)
                  0.06    0.00    0.63 ^ _3314_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3314_/X (sky130_fd_sc_hd__mux2_1)
                                         _1644_ (net)
                  0.04    0.00    0.74 ^ _3315_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3315_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0136_ (net)
                  0.03    0.00    0.81 ^ _3689_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3689_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3705_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3705_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3705_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3705_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][18] (net)
                  0.06    0.00    0.63 ^ _3347_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3347_/X (sky130_fd_sc_hd__mux2_1)
                                         _1661_ (net)
                  0.04    0.00    0.74 ^ _3348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0152_ (net)
                  0.03    0.00    0.81 ^ _3705_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3705_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3706_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3706_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3706_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][19] (net)
                  0.06    0.00    0.63 ^ _3349_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3349_/X (sky130_fd_sc_hd__mux2_1)
                                         _1662_ (net)
                  0.04    0.00    0.74 ^ _3350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0153_ (net)
                  0.03    0.00    0.81 ^ _3706_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3687_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3687_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3687_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3687_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][0] (net)
                  0.06    0.00    0.63 ^ _3310_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3310_/X (sky130_fd_sc_hd__mux2_1)
                                         _1642_ (net)
                  0.04    0.00    0.74 ^ _3311_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3311_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0134_ (net)
                  0.03    0.00    0.81 ^ _3687_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3687_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3690_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3690_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3690_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3690_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][3] (net)
                  0.06    0.00    0.63 ^ _3316_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3316_/X (sky130_fd_sc_hd__mux2_1)
                                         _1645_ (net)
                  0.04    0.00    0.74 ^ _3317_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3317_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0137_ (net)
                  0.03    0.00    0.81 ^ _3690_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3690_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3691_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3691_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3691_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3691_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][4] (net)
                  0.06    0.00    0.63 ^ _3318_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3318_/X (sky130_fd_sc_hd__mux2_1)
                                         _1646_ (net)
                  0.04    0.00    0.74 ^ _3319_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3319_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0138_ (net)
                  0.03    0.00    0.81 ^ _3691_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3691_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3693_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3693_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3693_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3693_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][6] (net)
                  0.06    0.00    0.63 ^ _3322_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3322_/X (sky130_fd_sc_hd__mux2_1)
                                         _1648_ (net)
                  0.04    0.00    0.74 ^ _3323_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0140_ (net)
                  0.03    0.00    0.81 ^ _3693_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3693_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3695_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3695_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3695_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3695_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][8] (net)
                  0.06    0.00    0.63 ^ _3326_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3326_/X (sky130_fd_sc_hd__mux2_1)
                                         _1650_ (net)
                  0.04    0.00    0.74 ^ _3327_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3327_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0142_ (net)
                  0.03    0.00    0.81 ^ _3695_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3695_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3701_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3701_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3701_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3701_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][14] (net)
                  0.06    0.00    0.63 ^ _3339_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3339_/X (sky130_fd_sc_hd__mux2_1)
                                         _1657_ (net)
                  0.04    0.00    0.74 ^ _3340_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3340_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0148_ (net)
                  0.03    0.00    0.81 ^ _3701_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3701_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3702_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3702_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3702_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][15] (net)
                  0.06    0.00    0.63 ^ _3341_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3341_/X (sky130_fd_sc_hd__mux2_1)
                                         _1658_ (net)
                  0.04    0.00    0.74 ^ _3342_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3342_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0149_ (net)
                  0.03    0.00    0.81 ^ _3702_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3702_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3703_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3703_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3703_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3703_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][16] (net)
                  0.06    0.00    0.63 ^ _3343_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3343_/X (sky130_fd_sc_hd__mux2_1)
                                         _1659_ (net)
                  0.04    0.00    0.74 ^ _3344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0150_ (net)
                  0.03    0.00    0.81 ^ _3703_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3703_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3704_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3704_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3704_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3704_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][17] (net)
                  0.06    0.00    0.63 ^ _3345_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.74 ^ _3345_/X (sky130_fd_sc_hd__mux2_1)
                                         _1660_ (net)
                  0.04    0.00    0.74 ^ _3346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0151_ (net)
                  0.03    0.00    0.81 ^ _3704_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3698_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3698_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3698_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3698_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][11] (net)
                  0.06    0.00    0.63 ^ _3333_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3333_/X (sky130_fd_sc_hd__mux2_1)
                                         _1654_ (net)
                  0.04    0.00    0.75 ^ _3334_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3334_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0145_ (net)
                  0.03    0.00    0.81 ^ _3698_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3698_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3699_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3699_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3699_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3699_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][12] (net)
                  0.06    0.00    0.63 ^ _3335_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3335_/X (sky130_fd_sc_hd__mux2_1)
                                         _1655_ (net)
                  0.04    0.00    0.75 ^ _3336_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3336_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0146_ (net)
                  0.03    0.00    0.81 ^ _3699_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3699_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3700_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3700_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3700_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3700_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][13] (net)
                  0.06    0.00    0.63 ^ _3337_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3337_/X (sky130_fd_sc_hd__mux2_1)
                                         _1656_ (net)
                  0.04    0.00    0.75 ^ _3338_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3338_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0147_ (net)
                  0.03    0.00    0.81 ^ _3700_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3700_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3692_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3692_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3692_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][5] (net)
                  0.06    0.00    0.63 ^ _3320_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3320_/X (sky130_fd_sc_hd__mux2_1)
                                         _1647_ (net)
                  0.04    0.00    0.75 ^ _3321_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3321_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0139_ (net)
                  0.03    0.00    0.81 ^ _3692_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3692_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3694_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3694_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3694_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][7] (net)
                  0.06    0.00    0.63 ^ _3324_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3324_/X (sky130_fd_sc_hd__mux2_1)
                                         _1649_ (net)
                  0.04    0.00    0.75 ^ _3325_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3325_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0141_ (net)
                  0.03    0.00    0.81 ^ _3694_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3694_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3696_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3696_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3696_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3696_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][9] (net)
                  0.06    0.00    0.63 ^ _3328_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3328_/X (sky130_fd_sc_hd__mux2_1)
                                         _1651_ (net)
                  0.04    0.00    0.75 ^ _3329_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0143_ (net)
                  0.03    0.00    0.81 ^ _3696_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3696_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3717_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3717_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3717_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3717_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][30] (net)
                  0.06    0.00    0.63 ^ _3372_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3372_/X (sky130_fd_sc_hd__mux2_1)
                                         _1674_ (net)
                  0.04    0.00    0.75 ^ _3373_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3373_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0164_ (net)
                  0.03    0.00    0.81 ^ _3717_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3717_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3718_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3718_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3718_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3718_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][31] (net)
                  0.06    0.00    0.63 ^ _3374_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3374_/X (sky130_fd_sc_hd__mux2_1)
                                         _1675_ (net)
                  0.04    0.00    0.75 ^ _3375_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3375_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0165_ (net)
                  0.03    0.00    0.81 ^ _3718_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3718_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3709_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3709_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3709_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3709_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][22] (net)
                  0.06    0.00    0.63 ^ _3356_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3356_/X (sky130_fd_sc_hd__mux2_1)
                                         _1666_ (net)
                  0.04    0.00    0.75 ^ _3357_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3357_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0156_ (net)
                  0.03    0.00    0.81 ^ _3709_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3709_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3712_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3712_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3712_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3712_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][25] (net)
                  0.06    0.00    0.63 ^ _3362_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3362_/X (sky130_fd_sc_hd__mux2_1)
                                         _1669_ (net)
                  0.04    0.00    0.75 ^ _3363_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3363_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0159_ (net)
                  0.03    0.00    0.81 ^ _3712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3713_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3713_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3713_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3713_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][26] (net)
                  0.06    0.00    0.63 ^ _3364_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3364_/X (sky130_fd_sc_hd__mux2_1)
                                         _1670_ (net)
                  0.04    0.00    0.75 ^ _3365_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3365_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0160_ (net)
                  0.03    0.00    0.81 ^ _3713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3697_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3697_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][10] (net)
                  0.06    0.00    0.63 ^ _3331_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3331_/X (sky130_fd_sc_hd__mux2_1)
                                         _1653_ (net)
                  0.04    0.00    0.75 ^ _3332_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3332_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0144_ (net)
                  0.03    0.00    0.81 ^ _3697_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3697_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3707_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3707_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3707_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][20] (net)
                  0.06    0.00    0.63 ^ _3352_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3352_/X (sky130_fd_sc_hd__mux2_1)
                                         _1664_ (net)
                  0.04    0.00    0.75 ^ _3353_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3353_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0154_ (net)
                  0.03    0.00    0.81 ^ _3707_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3707_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3708_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3708_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3708_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3708_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][21] (net)
                  0.06    0.00    0.63 ^ _3354_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3354_/X (sky130_fd_sc_hd__mux2_1)
                                         _1665_ (net)
                  0.04    0.00    0.75 ^ _3355_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _3355_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0155_ (net)
                  0.03    0.00    0.81 ^ _3708_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3708_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3710_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3710_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3710_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3710_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][23] (net)
                  0.06    0.00    0.63 ^ _3358_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3358_/X (sky130_fd_sc_hd__mux2_1)
                                         _1667_ (net)
                  0.04    0.00    0.75 ^ _3359_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3359_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0157_ (net)
                  0.03    0.00    0.82 ^ _3710_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3710_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3711_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3711_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3711_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3711_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][24] (net)
                  0.06    0.00    0.63 ^ _3360_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3360_/X (sky130_fd_sc_hd__mux2_1)
                                         _1668_ (net)
                  0.04    0.00    0.75 ^ _3361_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3361_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0158_ (net)
                  0.03    0.00    0.82 ^ _3711_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3711_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3714_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3714_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3714_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3714_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][27] (net)
                  0.06    0.00    0.63 ^ _3366_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3366_/X (sky130_fd_sc_hd__mux2_1)
                                         _1671_ (net)
                  0.04    0.00    0.75 ^ _3367_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3367_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0161_ (net)
                  0.03    0.00    0.82 ^ _3714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3715_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3715_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3715_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3715_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][28] (net)
                  0.06    0.00    0.63 ^ _3368_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3368_/X (sky130_fd_sc_hd__mux2_1)
                                         _1672_ (net)
                  0.04    0.00    0.75 ^ _3369_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3369_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0162_ (net)
                  0.03    0.00    0.82 ^ _3715_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3715_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3716_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3716_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3716_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.32    0.63 ^ _3716_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[10][29] (net)
                  0.06    0.00    0.63 ^ _3370_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.75 ^ _3370_/X (sky130_fd_sc_hd__mux2_1)
                                         _1673_ (net)
                  0.04    0.00    0.75 ^ _3371_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.82 ^ _3371_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0163_ (net)
                  0.03    0.00    0.82 ^ _3716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _3575_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3575_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3575_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.32    0.63 v _3575_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[1] (net)
                  0.05    0.00    0.63 v _3055_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.68 ^ _3055_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1499_ (net)
                  0.03    0.00    0.68 ^ _3056_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.79 ^ _3056_/X (sky130_fd_sc_hd__and2_1)
                                         _1500_ (net)
                  0.04    0.00    0.79 ^ _3057_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _3057_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0022_ (net)
                  0.03    0.00    0.86 ^ _3575_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3575_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3565_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.62 v _3586_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[12] (net)
                  0.04    0.00    0.62 v _3045_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.06    0.68 ^ _3045_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1491_ (net)
                  0.04    0.00    0.68 ^ _3051_/B (sky130_fd_sc_hd__or4_4)
     8    0.02    0.06    0.13    0.81 ^ _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.06    0.00    0.81 ^ _3052_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.05    0.86 v _3052_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0020_ (net)
                  0.03    0.00    0.86 v _3565_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3565_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: _3626_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3626_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3626_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.11    0.36    0.67 ^ _3626_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[5][3] (net)
                  0.11    0.00    0.67 ^ _3184_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.80 ^ _3184_/X (sky130_fd_sc_hd__mux2_1)
                                         _1577_ (net)
                  0.04    0.00    0.80 ^ _3185_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.87 ^ _3185_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0073_ (net)
                  0.03    0.00    0.87 ^ _3626_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3626_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.05    0.33    0.63 v _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.05    0.00    0.63 v _3053_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.18    0.81 ^ _3053_/X (sky130_fd_sc_hd__and2b_1)
                                         _1498_ (net)
                  0.04    0.00    0.81 ^ _3054_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.88 ^ _3054_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0021_ (net)
                  0.03    0.00    0.88 ^ _3574_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: _3576_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3576_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3576_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3576_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[2] (net)
                  0.07    0.00    0.64 ^ _3060_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.71 ^ _3060_/X (sky130_fd_sc_hd__a21o_1)
                                         _1503_ (net)
                  0.03    0.00    0.71 ^ _3061_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.85 ^ _3061_/X (sky130_fd_sc_hd__and3_1)
                                         _1504_ (net)
                  0.05    0.00    0.85 ^ _3062_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.92 ^ _3062_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0023_ (net)
                  0.03    0.00    0.92 ^ _3576_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3576_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3587_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3587_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3587_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.32    0.63 v _3587_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[13] (net)
                  0.05    0.00    0.63 v _3093_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.08    0.70 ^ _3093_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1525_ (net)
                  0.07    0.00    0.70 ^ _3094_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.15    0.85 ^ _3094_/X (sky130_fd_sc_hd__and3_1)
                                         _1526_ (net)
                  0.05    0.00    0.85 ^ _3095_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.92 ^ _3095_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0034_ (net)
                  0.03    0.00    0.92 ^ _3587_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3586_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[12] (net)
                  0.07    0.00    0.64 ^ _3087_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.03    0.09    0.72 ^ _3087_/X (sky130_fd_sc_hd__or2_1)
                                         _1520_ (net)
                  0.03    0.00    0.72 ^ _3090_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.13    0.85 ^ _3090_/X (sky130_fd_sc_hd__and3_1)
                                         _1523_ (net)
                  0.05    0.00    0.85 ^ _3091_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ _3091_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0033_ (net)
                  0.03    0.00    0.93 ^ _3586_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3578_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3578_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3578_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.33    0.64 ^ _3578_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[4] (net)
                  0.08    0.00    0.64 ^ _3066_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.72 ^ _3066_/X (sky130_fd_sc_hd__a21o_1)
                                         _1507_ (net)
                  0.03    0.00    0.72 ^ _3067_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.14    0.86 ^ _3067_/X (sky130_fd_sc_hd__and3_1)
                                         _1508_ (net)
                  0.05    0.00    0.86 ^ _3068_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ _3068_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0025_ (net)
                  0.03    0.00    0.93 ^ _3578_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _3581_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3581_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3581_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.33    0.64 ^ _3581_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[7] (net)
                  0.07    0.00    0.64 ^ _3074_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.09    0.73 ^ _3074_/X (sky130_fd_sc_hd__a31o_1)
                                         _1512_ (net)
                  0.03    0.00    0.73 ^ _3077_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.13    0.86 ^ _3077_/X (sky130_fd_sc_hd__and3_1)
                                         _1515_ (net)
                  0.05    0.00    0.86 ^ _3078_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ _3078_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0028_ (net)
                  0.03    0.00    0.93 ^ _3581_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.31   clock reconvergence pessimism
                         -0.03    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



worst slack corner Typical: 0.4021
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3593_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3097_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.10    0.21    2.33 ^ _3097_/X (sky130_fd_sc_hd__and3_1)
                                         _1527_ (net)
                  0.10    0.00    2.33 ^ _3100_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.22    2.55 ^ _3100_/X (sky130_fd_sc_hd__and3_1)
                                         _1529_ (net)
                  0.12    0.00    2.55 ^ _3104_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.09    0.20    2.75 ^ _3104_/X (sky130_fd_sc_hd__and3_1)
                                         _1531_ (net)
                  0.09    0.00    2.75 ^ _3106_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.13    2.88 ^ _3106_/X (sky130_fd_sc_hd__xor2_1)
                                         _0040_ (net)
                  0.09    0.00    2.88 ^ _3593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3592_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3097_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.10    0.21    2.33 ^ _3097_/X (sky130_fd_sc_hd__and3_1)
                                         _1527_ (net)
                  0.10    0.00    2.33 ^ _3100_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.22    2.55 ^ _3100_/X (sky130_fd_sc_hd__and3_1)
                                         _1529_ (net)
                  0.12    0.00    2.55 ^ _3104_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.09    0.20    2.75 ^ _3104_/X (sky130_fd_sc_hd__and3_1)
                                         _1531_ (net)
                  0.09    0.00    2.75 ^ _3105_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.04    2.79 v _3105_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0039_ (net)
                  0.03    0.00    2.79 v _3592_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3592_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3591_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3097_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.10    0.21    2.33 ^ _3097_/X (sky130_fd_sc_hd__and3_1)
                                         _1527_ (net)
                  0.10    0.00    2.33 ^ _3100_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.22    2.55 ^ _3100_/X (sky130_fd_sc_hd__and3_1)
                                         _1529_ (net)
                  0.12    0.00    2.55 ^ _3102_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.14    2.69 ^ _3102_/X (sky130_fd_sc_hd__xor2_1)
                                         _0038_ (net)
                  0.09    0.00    2.69 ^ _3591_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.69   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.24   library setup time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -2.69   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3590_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3097_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.10    0.21    2.33 ^ _3097_/X (sky130_fd_sc_hd__and3_1)
                                         _1527_ (net)
                  0.10    0.00    2.33 ^ _3100_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.22    2.55 ^ _3100_/X (sky130_fd_sc_hd__and3_1)
                                         _1529_ (net)
                  0.12    0.00    2.55 ^ _3101_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    2.60 v _3101_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0037_ (net)
                  0.03    0.00    2.60 v _3590_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.60   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: _3576_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3587_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3576_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.62 v _3576_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[2] (net)
                  0.04    0.00    0.62 v _3058_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.08    0.21    0.83 v _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.08    0.00    0.83 v _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.07    0.22    1.06 v _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.07    0.00    1.06 v _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.06    0.19    1.24 v _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.06    0.00    1.24 v _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.08    0.22    1.47 v _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.08    0.00    1.47 v _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.07    0.22    1.69 v _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.07    0.00    1.69 v _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.05    0.20    1.89 v _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.05    0.00    1.89 v _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.06    0.18    2.07 v _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.06    0.00    2.07 v _3092_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.20    2.27 v _3092_/X (sky130_fd_sc_hd__or2_1)
                                         _1524_ (net)
                  0.04    0.00    2.27 v _3094_/B (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.15    2.42 v _3094_/X (sky130_fd_sc_hd__and3_1)
                                         _1526_ (net)
                  0.03    0.00    2.42 v _3095_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.49 v _3095_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0034_ (net)
                  0.02    0.00    2.49 v _3587_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.49   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                  7.72   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3589_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3097_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.10    0.21    2.33 ^ _3097_/X (sky130_fd_sc_hd__and3_1)
                                         _1527_ (net)
                  0.10    0.00    2.33 ^ _3098_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.13    2.46 ^ _3098_/X (sky130_fd_sc_hd__xor2_1)
                                         _0036_ (net)
                  0.09    0.00    2.46 ^ _3589_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.24   library setup time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  7.78   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3586_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3089_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.03    2.15 v _3089_/Y (sky130_fd_sc_hd__inv_2)
                                         _1522_ (net)
                  0.02    0.00    2.15 v _3090_/C (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.16    2.31 v _3090_/X (sky130_fd_sc_hd__and3_1)
                                         _1523_ (net)
                  0.03    0.00    2.31 v _3091_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.39 v _3091_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0033_ (net)
                  0.02    0.00    2.39 v _3586_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.39   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3586_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.83   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3588_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3093_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.06    0.08    2.21 v _3093_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1525_ (net)
                  0.06    0.00    2.21 v _3096_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.12    2.32 v _3096_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0035_ (net)
                  0.04    0.00    2.32 v _3588_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.32   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.64 v _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.05    0.00    0.64 v _3047_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.50    1.13 v _3047_/X (sky130_fd_sc_hd__or4_1)
                                         _1493_ (net)
                  0.07    0.00    1.13 v _3050_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.36    1.49 v _3050_/X (sky130_fd_sc_hd__or3_1)
                                         _1496_ (net)
                  0.06    0.00    1.49 v _3051_/D (sky130_fd_sc_hd__or4_4)
     8    0.01    0.11    0.45    1.95 v _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.11    0.00    1.95 v _3053_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.17    2.12 v _3053_/X (sky130_fd_sc_hd__and2b_1)
                                         _1498_ (net)
                  0.03    0.00    2.12 v _3054_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.20 v _3054_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0021_ (net)
                  0.02    0.00    2.20 v _3574_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.20   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  8.02   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3580_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.64 v _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.05    0.00    0.64 v _3047_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.50    1.13 v _3047_/X (sky130_fd_sc_hd__or4_1)
                                         _1493_ (net)
                  0.07    0.00    1.13 v _3050_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.36    1.49 v _3050_/X (sky130_fd_sc_hd__or3_1)
                                         _1496_ (net)
                  0.06    0.00    1.49 v _3051_/D (sky130_fd_sc_hd__or4_4)
     8    0.01    0.11    0.45    1.95 v _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.11    0.00    1.95 v _3072_/B1_N (sky130_fd_sc_hd__a21boi_1)
     1    0.00    0.05    0.15    2.09 v _3072_/Y (sky130_fd_sc_hd__a21boi_1)
                                         _1511_ (net)
                  0.05    0.00    2.09 v _3073_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.09    2.19 v _3073_/X (sky130_fd_sc_hd__o21a_1)
                                         _0027_ (net)
                  0.03    0.00    2.19 v _3580_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.19   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  8.02   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3576_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.64 v _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.05    0.00    0.64 v _3047_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.50    1.13 v _3047_/X (sky130_fd_sc_hd__or4_1)
                                         _1493_ (net)
                  0.07    0.00    1.13 v _3050_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.36    1.49 v _3050_/X (sky130_fd_sc_hd__or3_1)
                                         _1496_ (net)
                  0.06    0.00    1.49 v _3051_/D (sky130_fd_sc_hd__or4_4)
     8    0.01    0.11    0.45    1.95 v _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.11    0.00    1.95 v _3061_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.16    2.11 v _3061_/X (sky130_fd_sc_hd__and3_1)
                                         _1504_ (net)
                  0.03    0.00    2.11 v _3062_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.18 v _3062_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0023_ (net)
                  0.02    0.00    2.18 v _3576_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3576_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3578_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.64 v _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.05    0.00    0.64 v _3047_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.50    1.13 v _3047_/X (sky130_fd_sc_hd__or4_1)
                                         _1493_ (net)
                  0.07    0.00    1.13 v _3050_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.36    1.49 v _3050_/X (sky130_fd_sc_hd__or3_1)
                                         _1496_ (net)
                  0.06    0.00    1.49 v _3051_/D (sky130_fd_sc_hd__or4_4)
     8    0.01    0.11    0.45    1.95 v _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.11    0.00    1.95 v _3067_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.16    2.11 v _3067_/X (sky130_fd_sc_hd__and3_1)
                                         _1508_ (net)
                  0.03    0.00    2.11 v _3068_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.18 v _3068_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0025_ (net)
                  0.02    0.00    2.18 v _3578_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3581_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.64 v _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.05    0.00    0.64 v _3047_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.50    1.13 v _3047_/X (sky130_fd_sc_hd__or4_1)
                                         _1493_ (net)
                  0.07    0.00    1.13 v _3050_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.36    1.49 v _3050_/X (sky130_fd_sc_hd__or3_1)
                                         _1496_ (net)
                  0.06    0.00    1.49 v _3051_/D (sky130_fd_sc_hd__or4_4)
     8    0.01    0.11    0.45    1.95 v _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.11    0.00    1.95 v _3077_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.03    0.16    2.11 v _3077_/X (sky130_fd_sc_hd__and3_1)
                                         _1515_ (net)
                  0.03    0.00    2.11 v _3078_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.18 v _3078_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0028_ (net)
                  0.02    0.00    2.18 v _3581_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)


Startpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3565_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.64 v _3582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[8] (net)
                  0.05    0.00    0.64 v _3047_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.07    0.50    1.13 v _3047_/X (sky130_fd_sc_hd__or4_1)
                                         _1493_ (net)
                  0.07    0.00    1.13 v _3050_/A (sky130_fd_sc_hd__or3_1)
     1    0.00    0.06    0.36    1.49 v _3050_/X (sky130_fd_sc_hd__or3_1)
                                         _1496_ (net)
                  0.06    0.00    1.49 v _3051_/D (sky130_fd_sc_hd__or4_4)
     8    0.01    0.11    0.45    1.95 v _3051_/X (sky130_fd_sc_hd__or4_4)
                                         _1497_ (net)
                  0.11    0.00    1.95 v _3052_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.06    0.14    2.08 v _3052_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0020_ (net)
                  0.06    0.00    2.08 v _3565_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.08   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3565_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.31   clock reconvergence pessimism
                         -0.11   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  8.11   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3585_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3086_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.04    1.99 v _3086_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0032_ (net)
                  0.03    0.00    1.99 v _3585_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.99   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  8.22   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3584_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3083_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.14    1.90 ^ _3083_/X (sky130_fd_sc_hd__xor2_1)
                                         _0031_ (net)
                  0.09    0.00    1.90 ^ _3584_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  8.35   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3082_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    1.82 v _3082_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0030_ (net)
                  0.04    0.00    1.82 v _3583_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3688_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3312_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3312_/X (sky130_fd_sc_hd__mux2_1)
                                         _1643_ (net)
                  0.05    0.00    1.66 v _3313_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3313_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0135_ (net)
                  0.02    0.00    1.74 v _3688_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3688_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3689_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3314_/X (sky130_fd_sc_hd__mux2_1)
                                         _1644_ (net)
                  0.05    0.00    1.66 v _3315_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3315_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0136_ (net)
                  0.02    0.00    1.74 v _3689_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3689_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3705_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3347_/X (sky130_fd_sc_hd__mux2_1)
                                         _1661_ (net)
                  0.05    0.00    1.66 v _3348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0152_ (net)
                  0.02    0.00    1.74 v _3705_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3705_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3349_/X (sky130_fd_sc_hd__mux2_1)
                                         _1662_ (net)
                  0.05    0.00    1.66 v _3350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0153_ (net)
                  0.02    0.00    1.74 v _3706_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3687_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3310_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3310_/X (sky130_fd_sc_hd__mux2_1)
                                         _1642_ (net)
                  0.05    0.00    1.66 v _3311_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3311_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0134_ (net)
                  0.02    0.00    1.74 v _3687_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3687_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3690_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3316_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3316_/X (sky130_fd_sc_hd__mux2_1)
                                         _1645_ (net)
                  0.05    0.00    1.66 v _3317_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3317_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0137_ (net)
                  0.02    0.00    1.74 v _3690_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3690_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3691_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3318_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3318_/X (sky130_fd_sc_hd__mux2_1)
                                         _1646_ (net)
                  0.05    0.00    1.66 v _3319_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3319_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0138_ (net)
                  0.02    0.00    1.74 v _3691_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3691_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3693_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3322_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3322_/X (sky130_fd_sc_hd__mux2_1)
                                         _1648_ (net)
                  0.05    0.00    1.66 v _3323_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0140_ (net)
                  0.02    0.00    1.74 v _3693_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3693_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3695_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3326_/X (sky130_fd_sc_hd__mux2_1)
                                         _1650_ (net)
                  0.05    0.00    1.66 v _3327_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3327_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0142_ (net)
                  0.02    0.00    1.74 v _3695_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3695_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3701_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3339_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3339_/X (sky130_fd_sc_hd__mux2_1)
                                         _1657_ (net)
                  0.05    0.00    1.66 v _3340_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3340_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0148_ (net)
                  0.02    0.00    1.74 v _3701_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3701_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3341_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3341_/X (sky130_fd_sc_hd__mux2_1)
                                         _1658_ (net)
                  0.05    0.00    1.66 v _3342_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3342_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0149_ (net)
                  0.02    0.00    1.74 v _3702_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3702_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3703_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3343_/X (sky130_fd_sc_hd__mux2_1)
                                         _1659_ (net)
                  0.05    0.00    1.66 v _3344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0150_ (net)
                  0.02    0.00    1.74 v _3703_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3703_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3704_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3345_/X (sky130_fd_sc_hd__mux2_1)
                                         _1660_ (net)
                  0.05    0.00    1.66 v _3346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0151_ (net)
                  0.02    0.00    1.74 v _3704_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3698_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3333_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3333_/X (sky130_fd_sc_hd__mux2_1)
                                         _1654_ (net)
                  0.05    0.00    1.66 v _3334_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3334_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0145_ (net)
                  0.02    0.00    1.74 v _3698_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3698_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3699_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3335_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3335_/X (sky130_fd_sc_hd__mux2_1)
                                         _1655_ (net)
                  0.05    0.00    1.66 v _3336_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3336_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0146_ (net)
                  0.02    0.00    1.74 v _3699_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3699_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3700_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3337_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3337_/X (sky130_fd_sc_hd__mux2_1)
                                         _1656_ (net)
                  0.05    0.00    1.66 v _3338_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3338_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0147_ (net)
                  0.02    0.00    1.74 v _3700_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3700_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3692_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3320_/X (sky130_fd_sc_hd__mux2_1)
                                         _1647_ (net)
                  0.05    0.00    1.66 v _3321_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3321_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0139_ (net)
                  0.02    0.00    1.74 v _3692_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3692_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3324_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3324_/X (sky130_fd_sc_hd__mux2_1)
                                         _1649_ (net)
                  0.05    0.00    1.66 v _3325_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3325_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0141_ (net)
                  0.02    0.00    1.74 v _3694_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3694_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3696_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3309_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3309_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1641_ (net)
                  0.08    0.00    1.35 v _3328_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3328_/X (sky130_fd_sc_hd__mux2_1)
                                         _1651_ (net)
                  0.05    0.00    1.66 v _3329_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0143_ (net)
                  0.02    0.00    1.74 v _3696_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3696_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3709_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3356_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3356_/X (sky130_fd_sc_hd__mux2_1)
                                         _1666_ (net)
                  0.05    0.00    1.66 v _3357_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3357_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0156_ (net)
                  0.02    0.00    1.74 v _3709_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3709_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3712_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3362_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3362_/X (sky130_fd_sc_hd__mux2_1)
                                         _1669_ (net)
                  0.05    0.00    1.66 v _3363_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3363_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0159_ (net)
                  0.02    0.00    1.74 v _3712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3713_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3364_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3364_/X (sky130_fd_sc_hd__mux2_1)
                                         _1670_ (net)
                  0.05    0.00    1.66 v _3365_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3365_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0160_ (net)
                  0.02    0.00    1.74 v _3713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3330_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3330_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1652_ (net)
                  0.08    0.00    1.35 v _3331_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3331_/X (sky130_fd_sc_hd__mux2_1)
                                         _1653_ (net)
                  0.05    0.00    1.66 v _3332_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3332_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0144_ (net)
                  0.02    0.00    1.74 v _3697_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3697_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3352_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3352_/X (sky130_fd_sc_hd__mux2_1)
                                         _1664_ (net)
                  0.05    0.00    1.66 v _3353_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3353_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0154_ (net)
                  0.02    0.00    1.74 v _3707_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3707_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3708_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3354_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3354_/X (sky130_fd_sc_hd__mux2_1)
                                         _1665_ (net)
                  0.05    0.00    1.66 v _3355_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3355_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0155_ (net)
                  0.02    0.00    1.74 v _3708_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3708_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3710_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3358_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3358_/X (sky130_fd_sc_hd__mux2_1)
                                         _1667_ (net)
                  0.05    0.00    1.66 v _3359_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3359_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0157_ (net)
                  0.02    0.00    1.74 v _3710_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3710_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3711_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3360_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3360_/X (sky130_fd_sc_hd__mux2_1)
                                         _1668_ (net)
                  0.05    0.00    1.66 v _3361_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3361_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0158_ (net)
                  0.02    0.00    1.74 v _3711_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3711_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3714_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3366_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3366_/X (sky130_fd_sc_hd__mux2_1)
                                         _1671_ (net)
                  0.05    0.00    1.66 v _3367_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3367_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0161_ (net)
                  0.02    0.00    1.74 v _3714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3715_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3368_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3368_/X (sky130_fd_sc_hd__mux2_1)
                                         _1672_ (net)
                  0.05    0.00    1.66 v _3369_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3369_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0162_ (net)
                  0.02    0.00    1.74 v _3715_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3715_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3716_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3351_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.08    0.21    1.35 v _3351_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1663_ (net)
                  0.08    0.00    1.35 v _3370_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.66 v _3370_/X (sky130_fd_sc_hd__mux2_1)
                                         _1673_ (net)
                  0.05    0.00    1.66 v _3371_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.74 v _3371_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0163_ (net)
                  0.02    0.00    1.74 v _3716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.74   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3582_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3079_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.14    1.67 ^ _3079_/X (sky130_fd_sc_hd__xor2_1)
                                         _0029_ (net)
                  0.09    0.00    1.67 ^ _3582_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3582_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  8.57   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3738_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3417_/X (sky130_fd_sc_hd__mux2_1)
                                         _1698_ (net)
                  0.05    0.00    1.46 v _3418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0185_ (net)
                  0.02    0.00    1.54 v _3738_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3738_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3739_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3420_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3420_/X (sky130_fd_sc_hd__mux2_1)
                                         _1700_ (net)
                  0.05    0.00    1.46 v _3421_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3421_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0186_ (net)
                  0.02    0.00    1.54 v _3739_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3739_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3740_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3422_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3422_/X (sky130_fd_sc_hd__mux2_1)
                                         _1701_ (net)
                  0.05    0.00    1.46 v _3423_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3423_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0187_ (net)
                  0.02    0.00    1.54 v _3740_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3742_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3426_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3426_/X (sky130_fd_sc_hd__mux2_1)
                                         _1703_ (net)
                  0.05    0.00    1.46 v _3427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0189_ (net)
                  0.02    0.00    1.54 v _3742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3743_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3428_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3428_/X (sky130_fd_sc_hd__mux2_1)
                                         _1704_ (net)
                  0.05    0.00    1.46 v _3429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0190_ (net)
                  0.02    0.00    1.54 v _3743_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3743_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3744_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3430_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3430_/X (sky130_fd_sc_hd__mux2_1)
                                         _1705_ (net)
                  0.05    0.00    1.46 v _3431_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3431_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0191_ (net)
                  0.02    0.00    1.54 v _3744_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3745_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3432_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3432_/X (sky130_fd_sc_hd__mux2_1)
                                         _1706_ (net)
                  0.05    0.00    1.46 v _3433_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3433_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0192_ (net)
                  0.02    0.00    1.54 v _3745_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3745_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3746_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3434_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3434_/X (sky130_fd_sc_hd__mux2_1)
                                         _1707_ (net)
                  0.05    0.00    1.46 v _3435_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3435_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0193_ (net)
                  0.02    0.00    1.54 v _3746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3747_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3436_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3436_/X (sky130_fd_sc_hd__mux2_1)
                                         _1708_ (net)
                  0.05    0.00    1.46 v _3437_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3437_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0194_ (net)
                  0.02    0.00    1.54 v _3747_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3747_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3719_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3378_/X (sky130_fd_sc_hd__mux2_1)
                                         _1678_ (net)
                  0.05    0.00    1.46 v _3379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0166_ (net)
                  0.02    0.00    1.54 v _3719_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3719_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3720_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3380_/X (sky130_fd_sc_hd__mux2_1)
                                         _1679_ (net)
                  0.05    0.00    1.46 v _3381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0167_ (net)
                  0.02    0.00    1.54 v _3720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3721_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3382_/X (sky130_fd_sc_hd__mux2_1)
                                         _1680_ (net)
                  0.05    0.00    1.46 v _3383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0168_ (net)
                  0.02    0.00    1.54 v _3721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3384_/X (sky130_fd_sc_hd__mux2_1)
                                         _1681_ (net)
                  0.05    0.00    1.46 v _3385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0169_ (net)
                  0.02    0.00    1.54 v _3722_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3722_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3724_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3388_/X (sky130_fd_sc_hd__mux2_1)
                                         _1683_ (net)
                  0.05    0.00    1.46 v _3389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0171_ (net)
                  0.02    0.00    1.54 v _3724_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3724_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3737_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3415_/X (sky130_fd_sc_hd__mux2_1)
                                         _1697_ (net)
                  0.05    0.00    1.46 v _3416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0184_ (net)
                  0.02    0.00    1.54 v _3737_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3737_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3741_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3424_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3424_/X (sky130_fd_sc_hd__mux2_1)
                                         _1702_ (net)
                  0.05    0.00    1.46 v _3425_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3425_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0188_ (net)
                  0.02    0.00    1.54 v _3741_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3741_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3717_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3372_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3372_/X (sky130_fd_sc_hd__mux2_1)
                                         _1674_ (net)
                  0.05    0.00    1.46 v _3373_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3373_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0164_ (net)
                  0.02    0.00    1.54 v _3717_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3717_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3718_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3308_/D (sky130_fd_sc_hd__or4_4)
     5    0.01    0.10    0.44    1.14 v _3308_/X (sky130_fd_sc_hd__or4_4)
                                         _1640_ (net)
                  0.10    0.00    1.14 v _3374_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3374_/X (sky130_fd_sc_hd__mux2_1)
                                         _1675_ (net)
                  0.05    0.00    1.46 v _3375_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3375_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0165_ (net)
                  0.02    0.00    1.54 v _3718_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3718_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3725_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3390_/X (sky130_fd_sc_hd__mux2_1)
                                         _1684_ (net)
                  0.05    0.00    1.46 v _3391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0172_ (net)
                  0.02    0.00    1.54 v _3725_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3725_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3727_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3394_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3394_/X (sky130_fd_sc_hd__mux2_1)
                                         _1686_ (net)
                  0.05    0.00    1.46 v _3395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0174_ (net)
                  0.02    0.00    1.54 v _3727_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3727_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3729_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3399_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3399_/X (sky130_fd_sc_hd__mux2_1)
                                         _1689_ (net)
                  0.05    0.00    1.46 v _3400_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3400_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0176_ (net)
                  0.02    0.00    1.54 v _3729_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3729_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3730_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3401_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3401_/X (sky130_fd_sc_hd__mux2_1)
                                         _1690_ (net)
                  0.05    0.00    1.46 v _3402_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3402_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0177_ (net)
                  0.02    0.00    1.54 v _3730_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3730_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3731_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3403_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3403_/X (sky130_fd_sc_hd__mux2_1)
                                         _1691_ (net)
                  0.05    0.00    1.46 v _3404_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3404_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0178_ (net)
                  0.02    0.00    1.54 v _3731_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3731_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3732_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3405_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3405_/X (sky130_fd_sc_hd__mux2_1)
                                         _1692_ (net)
                  0.05    0.00    1.46 v _3406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0179_ (net)
                  0.02    0.00    1.54 v _3732_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3732_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3723_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3386_/X (sky130_fd_sc_hd__mux2_1)
                                         _1682_ (net)
                  0.05    0.00    1.46 v _3387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0170_ (net)
                  0.02    0.00    1.54 v _3723_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3723_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3733_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3407_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3407_/X (sky130_fd_sc_hd__mux2_1)
                                         _1693_ (net)
                  0.05    0.00    1.46 v _3408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0180_ (net)
                  0.02    0.00    1.54 v _3733_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3733_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3734_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3409_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3409_/X (sky130_fd_sc_hd__mux2_1)
                                         _1694_ (net)
                  0.05    0.00    1.46 v _3410_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3410_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0181_ (net)
                  0.02    0.00    1.54 v _3734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3735_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3411_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3411_/X (sky130_fd_sc_hd__mux2_1)
                                         _1695_ (net)
                  0.05    0.00    1.46 v _3412_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3412_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0182_ (net)
                  0.02    0.00    1.54 v _3735_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3735_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3736_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3398_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3398_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1688_ (net)
                  0.12    0.00    1.13 ^ _3413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3413_/X (sky130_fd_sc_hd__mux2_1)
                                         _1696_ (net)
                  0.05    0.00    1.46 v _3414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0183_ (net)
                  0.02    0.00    1.54 v _3736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3726_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3392_/X (sky130_fd_sc_hd__mux2_1)
                                         _1685_ (net)
                  0.05    0.00    1.46 v _3393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0173_ (net)
                  0.02    0.00    1.54 v _3726_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3726_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3728_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3377_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3377_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1677_ (net)
                  0.12    0.00    1.13 ^ _3396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3396_/X (sky130_fd_sc_hd__mux2_1)
                                         _1687_ (net)
                  0.05    0.00    1.46 v _3397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0175_ (net)
                  0.02    0.00    1.54 v _3728_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3728_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3748_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3419_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.20    1.13 ^ _3419_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1699_ (net)
                  0.12    0.00    1.13 ^ _3438_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.46 v _3438_/X (sky130_fd_sc_hd__mux2_1)
                                         _1709_ (net)
                  0.05    0.00    1.46 v _3439_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.54 v _3439_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0195_ (net)
                  0.02    0.00    1.54 v _3748_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3748_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  8.67   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3641_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3215_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3215_/X (sky130_fd_sc_hd__mux2_1)
                                         _1593_ (net)
                  0.05    0.00    1.43 v _3216_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3216_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0088_ (net)
                  0.02    0.00    1.51 v _3641_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3641_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3642_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3217_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3217_/X (sky130_fd_sc_hd__mux2_1)
                                         _1594_ (net)
                  0.05    0.00    1.43 v _3218_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3218_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0089_ (net)
                  0.02    0.00    1.51 v _3642_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3642_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3644_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3222_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3222_/X (sky130_fd_sc_hd__mux2_1)
                                         _1597_ (net)
                  0.05    0.00    1.43 v _3223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0091_ (net)
                  0.02    0.00    1.51 v _3644_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3644_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3647_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3228_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3228_/X (sky130_fd_sc_hd__mux2_1)
                                         _1600_ (net)
                  0.05    0.00    1.43 v _3229_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3229_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0094_ (net)
                  0.02    0.00    1.51 v _3647_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00   10.30 ^ _3647_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3649_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3232_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3232_/X (sky130_fd_sc_hd__mux2_1)
                                         _1602_ (net)
                  0.05    0.00    1.43 v _3233_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3233_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0096_ (net)
                  0.02    0.00    1.51 v _3649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3234_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3234_/X (sky130_fd_sc_hd__mux2_1)
                                         _1603_ (net)
                  0.05    0.00    1.43 v _3235_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3235_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0097_ (net)
                  0.02    0.00    1.51 v _3650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3651_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3236_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3236_/X (sky130_fd_sc_hd__mux2_1)
                                         _1604_ (net)
                  0.05    0.00    1.43 v _3237_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0098_ (net)
                  0.02    0.00    1.51 v _3651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16   10.30 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.07    0.00   10.30 ^ _3651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.30   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3643_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3220_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3220_/X (sky130_fd_sc_hd__mux2_1)
                                         _1596_ (net)
                  0.05    0.00    1.43 v _3221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0090_ (net)
                  0.02    0.00    1.51 v _3643_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3643_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3645_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3224_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3224_/X (sky130_fd_sc_hd__mux2_1)
                                         _1598_ (net)
                  0.05    0.00    1.43 v _3225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0092_ (net)
                  0.02    0.00    1.51 v _3645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3646_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3226_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3226_/X (sky130_fd_sc_hd__mux2_1)
                                         _1599_ (net)
                  0.05    0.00    1.43 v _3227_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3227_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0093_ (net)
                  0.02    0.00    1.51 v _3646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3648_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3230_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3230_/X (sky130_fd_sc_hd__mux2_1)
                                         _1601_ (net)
                  0.05    0.00    1.43 v _3231_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3231_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0095_ (net)
                  0.02    0.00    1.51 v _3648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3633_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3199_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3199_/X (sky130_fd_sc_hd__mux2_1)
                                         _1585_ (net)
                  0.05    0.00    1.43 v _3200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0080_ (net)
                  0.02    0.00    1.51 v _3633_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3634_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3201_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3201_/X (sky130_fd_sc_hd__mux2_1)
                                         _1586_ (net)
                  0.05    0.00    1.43 v _3202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0081_ (net)
                  0.02    0.00    1.51 v _3634_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3634_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3636_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3205_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3205_/X (sky130_fd_sc_hd__mux2_1)
                                         _1588_ (net)
                  0.05    0.00    1.43 v _3206_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3206_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0083_ (net)
                  0.02    0.00    1.51 v _3636_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3636_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3635_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3203_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3203_/X (sky130_fd_sc_hd__mux2_1)
                                         _1587_ (net)
                  0.05    0.00    1.43 v _3204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0082_ (net)
                  0.02    0.00    1.51 v _3635_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3635_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3637_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3207_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3207_/X (sky130_fd_sc_hd__mux2_1)
                                         _1589_ (net)
                  0.05    0.00    1.43 v _3208_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3208_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0084_ (net)
                  0.02    0.00    1.51 v _3637_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3637_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3638_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3209_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3209_/X (sky130_fd_sc_hd__mux2_1)
                                         _1590_ (net)
                  0.05    0.00    1.43 v _3210_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3210_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0085_ (net)
                  0.02    0.00    1.51 v _3638_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3638_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3639_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3211_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3211_/X (sky130_fd_sc_hd__mux2_1)
                                         _1591_ (net)
                  0.05    0.00    1.43 v _3212_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3212_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0086_ (net)
                  0.02    0.00    1.51 v _3639_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3639_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3640_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3198_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3198_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1584_ (net)
                  0.12    0.00    1.11 ^ _3213_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3213_/X (sky130_fd_sc_hd__mux2_1)
                                         _1592_ (net)
                  0.05    0.00    1.43 v _3214_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3214_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0087_ (net)
                  0.02    0.00    1.51 v _3640_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3652_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3219_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.11 ^ _3219_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1595_ (net)
                  0.12    0.00    1.11 ^ _3238_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.43 v _3238_/X (sky130_fd_sc_hd__mux2_1)
                                         _1605_ (net)
                  0.05    0.00    1.43 v _3239_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3239_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0099_ (net)
                  0.02    0.00    1.51 v _3652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3751_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3446_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3446_/X (sky130_fd_sc_hd__mux2_1)
                                         _1714_ (net)
                  0.05    0.00    1.42 v _3447_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3447_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0198_ (net)
                  0.02    0.00    1.51 v _3751_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3751_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3752_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3448_/X (sky130_fd_sc_hd__mux2_1)
                                         _1715_ (net)
                  0.05    0.00    1.42 v _3449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0199_ (net)
                  0.02    0.00    1.51 v _3752_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3752_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3753_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3450_/X (sky130_fd_sc_hd__mux2_1)
                                         _1716_ (net)
                  0.05    0.00    1.42 v _3451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0200_ (net)
                  0.02    0.00    1.51 v _3753_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3753_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3754_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3452_/X (sky130_fd_sc_hd__mux2_1)
                                         _1717_ (net)
                  0.05    0.00    1.42 v _3453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0201_ (net)
                  0.02    0.00    1.51 v _3754_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3754_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3755_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3454_/X (sky130_fd_sc_hd__mux2_1)
                                         _1718_ (net)
                  0.05    0.00    1.42 v _3455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0202_ (net)
                  0.02    0.00    1.51 v _3755_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3755_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3757_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3458_/X (sky130_fd_sc_hd__mux2_1)
                                         _1720_ (net)
                  0.05    0.00    1.42 v _3459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0204_ (net)
                  0.02    0.00    1.51 v _3757_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3757_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3764_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3473_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3473_/X (sky130_fd_sc_hd__mux2_1)
                                         _1728_ (net)
                  0.05    0.00    1.42 v _3474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0211_ (net)
                  0.02    0.00    1.51 v _3764_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3764_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3765_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3475_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3475_/X (sky130_fd_sc_hd__mux2_1)
                                         _1729_ (net)
                  0.05    0.00    1.42 v _3476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0212_ (net)
                  0.02    0.00    1.51 v _3765_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3765_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3766_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3477_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3477_/X (sky130_fd_sc_hd__mux2_1)
                                         _1730_ (net)
                  0.05    0.00    1.42 v _3478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0213_ (net)
                  0.02    0.00    1.51 v _3766_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3766_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3767_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3479_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3479_/X (sky130_fd_sc_hd__mux2_1)
                                         _1731_ (net)
                  0.05    0.00    1.42 v _3480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0214_ (net)
                  0.02    0.00    1.51 v _3767_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3767_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3768_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3481_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3481_/X (sky130_fd_sc_hd__mux2_1)
                                         _1732_ (net)
                  0.05    0.00    1.42 v _3482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0215_ (net)
                  0.02    0.00    1.51 v _3768_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3768_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3769_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3483_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3483_/X (sky130_fd_sc_hd__mux2_1)
                                         _1733_ (net)
                  0.05    0.00    1.42 v _3484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0216_ (net)
                  0.02    0.00    1.51 v _3769_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3769_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3770_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3485_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3485_/X (sky130_fd_sc_hd__mux2_1)
                                         _1734_ (net)
                  0.05    0.00    1.42 v _3486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0217_ (net)
                  0.02    0.00    1.51 v _3770_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3770_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3763_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3471_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3471_/X (sky130_fd_sc_hd__mux2_1)
                                         _1727_ (net)
                  0.05    0.00    1.42 v _3472_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3472_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0210_ (net)
                  0.02    0.00    1.51 v _3763_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3763_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3756_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3456_/X (sky130_fd_sc_hd__mux2_1)
                                         _1719_ (net)
                  0.05    0.00    1.42 v _3457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0203_ (net)
                  0.02    0.00    1.51 v _3756_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3756_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3758_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3460_/X (sky130_fd_sc_hd__mux2_1)
                                         _1721_ (net)
                  0.05    0.00    1.42 v _3461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0205_ (net)
                  0.02    0.00    1.51 v _3758_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3758_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3771_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3488_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3488_/X (sky130_fd_sc_hd__mux2_1)
                                         _1736_ (net)
                  0.05    0.00    1.42 v _3489_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3489_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0218_ (net)
                  0.02    0.00    1.51 v _3771_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3771_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3776_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3498_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3498_/X (sky130_fd_sc_hd__mux2_1)
                                         _1741_ (net)
                  0.05    0.00    1.42 v _3499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0223_ (net)
                  0.02    0.00    1.51 v _3776_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3776_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3759_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3462_/X (sky130_fd_sc_hd__mux2_1)
                                         _1722_ (net)
                  0.05    0.00    1.42 v _3463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0206_ (net)
                  0.02    0.00    1.51 v _3759_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3759_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3760_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3445_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3445_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1713_ (net)
                  0.12    0.00    1.10 ^ _3464_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3464_/X (sky130_fd_sc_hd__mux2_1)
                                         _1723_ (net)
                  0.05    0.00    1.42 v _3465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0207_ (net)
                  0.02    0.00    1.51 v _3760_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3760_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3761_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3467_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3467_/X (sky130_fd_sc_hd__mux2_1)
                                         _1725_ (net)
                  0.05    0.00    1.42 v _3468_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3468_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0208_ (net)
                  0.02    0.00    1.51 v _3761_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3761_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3762_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3466_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3466_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1724_ (net)
                  0.12    0.00    1.10 ^ _3469_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3469_/X (sky130_fd_sc_hd__mux2_1)
                                         _1726_ (net)
                  0.05    0.00    1.42 v _3470_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3470_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0209_ (net)
                  0.02    0.00    1.51 v _3762_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3762_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3772_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3490_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3490_/X (sky130_fd_sc_hd__mux2_1)
                                         _1737_ (net)
                  0.05    0.00    1.42 v _3491_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3491_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0219_ (net)
                  0.02    0.00    1.51 v _3772_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3772_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3773_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3492_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3492_/X (sky130_fd_sc_hd__mux2_1)
                                         _1738_ (net)
                  0.05    0.00    1.42 v _3493_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3493_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0220_ (net)
                  0.02    0.00    1.51 v _3773_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3773_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3774_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3494_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3494_/X (sky130_fd_sc_hd__mux2_1)
                                         _1739_ (net)
                  0.05    0.00    1.42 v _3495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0221_ (net)
                  0.02    0.00    1.51 v _3774_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3775_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3496_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3496_/X (sky130_fd_sc_hd__mux2_1)
                                         _1740_ (net)
                  0.05    0.00    1.42 v _3497_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3497_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0222_ (net)
                  0.02    0.00    1.51 v _3775_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3775_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3777_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3500_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3500_/X (sky130_fd_sc_hd__mux2_1)
                                         _1742_ (net)
                  0.05    0.00    1.42 v _3501_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3501_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0224_ (net)
                  0.02    0.00    1.51 v _3777_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3777_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3778_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3502_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3502_/X (sky130_fd_sc_hd__mux2_1)
                                         _1743_ (net)
                  0.05    0.00    1.42 v _3503_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3503_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0225_ (net)
                  0.02    0.00    1.51 v _3778_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3778_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3779_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3504_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3504_/X (sky130_fd_sc_hd__mux2_1)
                                         _1744_ (net)
                  0.05    0.00    1.42 v _3505_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3505_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0226_ (net)
                  0.02    0.00    1.51 v _3779_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3779_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3780_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3487_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.21    1.10 ^ _3487_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _1735_ (net)
                  0.12    0.00    1.10 ^ _3506_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _3506_/X (sky130_fd_sc_hd__mux2_1)
                                         _1745_ (net)
                  0.05    0.00    1.42 v _3507_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.51 v _3507_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0227_ (net)
                  0.02    0.00    1.51 v _3780_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.51   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3780_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  8.71   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3623_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3178_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3178_/X (sky130_fd_sc_hd__mux2_1)
                                         _1574_ (net)
                  0.05    0.00    1.39 v _3179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0070_ (net)
                  0.02    0.00    1.48 v _3623_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3623_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3624_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3180_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3180_/X (sky130_fd_sc_hd__mux2_1)
                                         _1575_ (net)
                  0.05    0.00    1.39 v _3181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0071_ (net)
                  0.02    0.00    1.48 v _3624_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3624_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3625_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3182_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3182_/X (sky130_fd_sc_hd__mux2_1)
                                         _1576_ (net)
                  0.05    0.00    1.39 v _3183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0072_ (net)
                  0.02    0.00    1.48 v _3625_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3625_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3626_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3184_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3184_/X (sky130_fd_sc_hd__mux2_1)
                                         _1577_ (net)
                  0.05    0.00    1.39 v _3185_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3185_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0073_ (net)
                  0.02    0.00    1.48 v _3626_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3626_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3628_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3188_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3188_/X (sky130_fd_sc_hd__mux2_1)
                                         _1579_ (net)
                  0.05    0.00    1.39 v _3189_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3189_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0075_ (net)
                  0.02    0.00    1.48 v _3628_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00   10.31 ^ _3628_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3629_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3190_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3190_/X (sky130_fd_sc_hd__mux2_1)
                                         _1580_ (net)
                  0.05    0.00    1.39 v _3191_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3191_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0076_ (net)
                  0.02    0.00    1.48 v _3629_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3629_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3627_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3186_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3186_/X (sky130_fd_sc_hd__mux2_1)
                                         _1578_ (net)
                  0.05    0.00    1.39 v _3187_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3187_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0074_ (net)
                  0.02    0.00    1.48 v _3627_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3627_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.74   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3630_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3192_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3192_/X (sky130_fd_sc_hd__mux2_1)
                                         _1581_ (net)
                  0.05    0.00    1.39 v _3193_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3193_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0077_ (net)
                  0.02    0.00    1.48 v _3630_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3630_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.74   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3631_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3194_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3194_/X (sky130_fd_sc_hd__mux2_1)
                                         _1582_ (net)
                  0.05    0.00    1.39 v _3195_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3195_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0078_ (net)
                  0.02    0.00    1.48 v _3631_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3631_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.74   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3632_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3177_/A (sky130_fd_sc_hd__buf_4)
    10    0.04    0.11    0.18    1.08 ^ _3177_/X (sky130_fd_sc_hd__buf_4)
                                         _1573_ (net)
                  0.11    0.00    1.08 ^ _3196_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.39 v _3196_/X (sky130_fd_sc_hd__mux2_1)
                                         _1583_ (net)
                  0.05    0.00    1.39 v _3197_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.48 v _3197_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0079_ (net)
                  0.02    0.00    1.48 v _3632_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.74   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3579_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3071_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    1.35 v _3071_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0026_ (net)
                  0.03    0.00    1.35 v _3579_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3749_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3440_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.25 v _3440_/X (sky130_fd_sc_hd__mux2_1)
                                         _1710_ (net)
                  0.05    0.00    1.25 v _3441_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.33 v _3441_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0196_ (net)
                  0.02    0.00    1.33 v _3749_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3749_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3750_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3376_/C (sky130_fd_sc_hd__and4bb_4)
     5    0.01    0.08    0.27    0.93 ^ _3376_/X (sky130_fd_sc_hd__and4bb_4)
                                         _1676_ (net)
                  0.08    0.00    0.93 ^ _3442_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.25 v _3442_/X (sky130_fd_sc_hd__mux2_1)
                                         _1711_ (net)
                  0.05    0.00    1.25 v _3443_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.33 v _3443_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0197_ (net)
                  0.02    0.00    1.33 v _3750_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.33   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3750_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3653_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3240_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.21 v _3240_/X (sky130_fd_sc_hd__mux2_1)
                                         _1606_ (net)
                  0.05    0.00    1.21 v _3241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.30 v _3241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0100_ (net)
                  0.02    0.00    1.30 v _3653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3654_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3176_/C (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3176_/X (sky130_fd_sc_hd__and3_2)
                                         _1572_ (net)
                  0.09    0.00    0.90 ^ _3242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.21 v _3242_/X (sky130_fd_sc_hd__mux2_1)
                                         _1607_ (net)
                  0.05    0.00    1.21 v _3243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.30 v _3243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0101_ (net)
                  0.02    0.00    1.30 v _3654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3781_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3508_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.21 v _3508_/X (sky130_fd_sc_hd__mux2_1)
                                         _1746_ (net)
                  0.05    0.00    1.21 v _3509_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.30 v _3509_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0228_ (net)
                  0.02    0.00    1.30 v _3781_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3781_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3782_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3444_/B (sky130_fd_sc_hd__and3_2)
     5    0.01    0.09    0.23    0.90 ^ _3444_/X (sky130_fd_sc_hd__and3_2)
                                         _1712_ (net)
                  0.09    0.00    0.90 ^ _3510_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.21 v _3510_/X (sky130_fd_sc_hd__mux2_1)
                                         _1747_ (net)
                  0.05    0.00    1.21 v _3511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.30 v _3511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0229_ (net)
                  0.02    0.00    1.30 v _3782_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.30   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3782_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3575_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.05    0.33    0.63 v _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.05    0.00    0.63 v _3046_/A (sky130_fd_sc_hd__or2_1)
     2    0.00    0.05    0.23    0.86 v _3046_/X (sky130_fd_sc_hd__or2_1)
                                         _1492_ (net)
                  0.05    0.00    0.86 v _3056_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    1.00 v _3056_/X (sky130_fd_sc_hd__and2_1)
                                         _1500_ (net)
                  0.03    0.00    1.00 v _3057_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    1.07 v _3057_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0022_ (net)
                  0.02    0.00    1.07 v _3575_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.07   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3575_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3577_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3063_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.14    1.03 ^ _3063_/X (sky130_fd_sc_hd__xor2_1)
                                         _0024_ (net)
                  0.09    0.00    1.03 ^ _3577_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.03   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  9.22   slack (MET)


Startpoint: _3678_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3678_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3678_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3678_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][23] (net)
                  0.03    0.00    0.62 v _3290_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3290_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1631_ (net)
                  0.02    0.00    0.69 v _3291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0125_ (net)
                  0.02    0.00    0.77 v _3678_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3678_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3679_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3679_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3679_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3679_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][24] (net)
                  0.03    0.00    0.62 v _3292_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3292_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1632_ (net)
                  0.02    0.00    0.69 v _3293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0126_ (net)
                  0.02    0.00    0.77 v _3679_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3679_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3682_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3682_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3682_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3682_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][27] (net)
                  0.03    0.00    0.62 v _3298_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3298_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1635_ (net)
                  0.02    0.00    0.69 v _3299_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3299_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0129_ (net)
                  0.02    0.00    0.77 v _3682_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3682_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3683_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3683_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3683_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][28] (net)
                  0.03    0.00    0.62 v _3300_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3300_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1636_ (net)
                  0.02    0.00    0.69 v _3301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0130_ (net)
                  0.02    0.00    0.77 v _3683_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3683_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3684_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3684_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.31 ^ _3684_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3684_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][29] (net)
                  0.03    0.00    0.62 v _3302_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3302_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1637_ (net)
                  0.02    0.00    0.69 v _3303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0131_ (net)
                  0.02    0.00    0.77 v _3684_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.31 ^ _3684_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.22   library setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3656_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3656_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3656_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][1] (net)
                  0.03    0.00    0.62 v _3246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1609_ (net)
                  0.02    0.00    0.69 v _3247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0103_ (net)
                  0.02    0.00    0.77 v _3656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16   10.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00   10.31 ^ _3656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3663_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3663_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3663_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3663_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][8] (net)
                  0.03    0.00    0.62 v _3260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1616_ (net)
                  0.02    0.00    0.69 v _3261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0110_ (net)
                  0.02    0.00    0.77 v _3663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3665_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3665_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00    0.31 ^ _3665_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3665_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][10] (net)
                  0.03    0.00    0.62 v _3264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1618_ (net)
                  0.02    0.00    0.69 v _3265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0112_ (net)
                  0.02    0.00    0.77 v _3665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.07    0.00   10.31 ^ _3665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3675_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3675_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3675_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3675_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][20] (net)
                  0.03    0.00    0.62 v _3284_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3284_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1628_ (net)
                  0.02    0.00    0.69 v _3285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0122_ (net)
                  0.02    0.00    0.77 v _3675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3677_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3677_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16    0.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00    0.31 ^ _3677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][22] (net)
                  0.03    0.00    0.62 v _3288_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3288_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1630_ (net)
                  0.02    0.00    0.69 v _3289_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3289_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0124_ (net)
                  0.02    0.00    0.77 v _3677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.03    0.07    0.16   10.31 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.07    0.00   10.31 ^ _3677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3660_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3660_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3660_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3660_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][5] (net)
                  0.03    0.00    0.62 v _3254_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1613_ (net)
                  0.02    0.00    0.69 v _3255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0107_ (net)
                  0.02    0.00    0.77 v _3660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3662_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3662_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3662_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3662_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][7] (net)
                  0.03    0.00    0.62 v _3258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1615_ (net)
                  0.02    0.00    0.69 v _3259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0109_ (net)
                  0.02    0.00    0.77 v _3662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3664_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3664_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][9] (net)
                  0.03    0.00    0.62 v _3262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1617_ (net)
                  0.02    0.00    0.69 v _3263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0111_ (net)
                  0.02    0.00    0.77 v _3664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3669_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3669_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3669_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3669_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][14] (net)
                  0.03    0.00    0.62 v _3272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1622_ (net)
                  0.02    0.00    0.69 v _3273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0116_ (net)
                  0.02    0.00    0.77 v _3669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3670_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3670_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00    0.31 ^ _3670_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3670_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][15] (net)
                  0.03    0.00    0.62 v _3274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1623_ (net)
                  0.02    0.00    0.69 v _3275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0117_ (net)
                  0.02    0.00    0.77 v _3670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.07    0.00   10.31 ^ _3670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3680_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3680_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3680_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3680_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][25] (net)
                  0.03    0.00    0.62 v _3294_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3294_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1633_ (net)
                  0.02    0.00    0.69 v _3295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0127_ (net)
                  0.02    0.00    0.77 v _3680_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3680_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3681_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3681_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3681_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3681_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][26] (net)
                  0.03    0.00    0.62 v _3296_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3296_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1634_ (net)
                  0.02    0.00    0.69 v _3297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0128_ (net)
                  0.02    0.00    0.77 v _3681_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3681_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3685_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3685_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3685_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3685_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][30] (net)
                  0.03    0.00    0.62 v _3304_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3304_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1638_ (net)
                  0.02    0.00    0.69 v _3305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0132_ (net)
                  0.02    0.00    0.77 v _3685_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3685_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3686_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3686_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16    0.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00    0.31 ^ _3686_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3686_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][31] (net)
                  0.03    0.00    0.62 v _3306_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3306_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1639_ (net)
                  0.02    0.00    0.69 v _3307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.77 v _3307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0133_ (net)
                  0.02    0.00    0.77 v _3686_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    14    0.03    0.07    0.16   10.31 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.07    0.00   10.31 ^ _3686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3666_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3666_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3666_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3666_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][11] (net)
                  0.03    0.00    0.62 v _3266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1619_ (net)
                  0.02    0.00    0.69 v _3267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0113_ (net)
                  0.02    0.00    0.76 v _3666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3667_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3667_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3667_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3667_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][12] (net)
                  0.03    0.00    0.62 v _3268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1620_ (net)
                  0.02    0.00    0.69 v _3269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0114_ (net)
                  0.02    0.00    0.76 v _3667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3668_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3668_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16    0.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00    0.31 ^ _3668_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.62 v _3668_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][13] (net)
                  0.03    0.00    0.62 v _3270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1621_ (net)
                  0.02    0.00    0.69 v _3271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0115_ (net)
                  0.02    0.00    0.76 v _3668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.03    0.07    0.16   10.31 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.07    0.00   10.31 ^ _3668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3671_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3671_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3671_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3671_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][16] (net)
                  0.03    0.00    0.61 v _3276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1624_ (net)
                  0.02    0.00    0.69 v _3277_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3277_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0118_ (net)
                  0.02    0.00    0.76 v _3671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3672_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3672_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3672_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][17] (net)
                  0.03    0.00    0.61 v _3278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1625_ (net)
                  0.02    0.00    0.69 v _3279_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3279_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0119_ (net)
                  0.02    0.00    0.76 v _3672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16    0.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00    0.31 ^ _3673_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3673_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][18] (net)
                  0.03    0.00    0.61 v _3280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1626_ (net)
                  0.02    0.00    0.69 v _3281_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3281_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0120_ (net)
                  0.02    0.00    0.76 v _3673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    15    0.03    0.07    0.16   10.31 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.07    0.00   10.31 ^ _3673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3655_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3655_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3655_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3655_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][0] (net)
                  0.03    0.00    0.61 v _3244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1608_ (net)
                  0.02    0.00    0.69 v _3245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0102_ (net)
                  0.02    0.00    0.76 v _3655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3658_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3658_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.31 ^ _3658_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3658_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][3] (net)
                  0.03    0.00    0.61 v _3250_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3250_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1611_ (net)
                  0.02    0.00    0.69 v _3251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0105_ (net)
                  0.02    0.00    0.76 v _3658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3659_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3659_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3659_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3659_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][4] (net)
                  0.03    0.00    0.61 v _3252_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3252_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1612_ (net)
                  0.02    0.00    0.69 v _3253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0106_ (net)
                  0.02    0.00    0.76 v _3659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3661_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3661_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.31 ^ _3661_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3661_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][6] (net)
                  0.03    0.00    0.61 v _3256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1614_ (net)
                  0.02    0.00    0.69 v _3257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0108_ (net)
                  0.02    0.00    0.76 v _3661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00   10.31 ^ _3661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3657_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3657_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00    0.31 ^ _3657_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3657_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][2] (net)
                  0.03    0.00    0.61 v _3248_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3248_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1610_ (net)
                  0.02    0.00    0.69 v _3249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0104_ (net)
                  0.02    0.00    0.76 v _3657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.07    0.00   10.31 ^ _3657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3674_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3674_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3674_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][19] (net)
                  0.03    0.00    0.61 v _3282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1627_ (net)
                  0.02    0.00    0.69 v _3283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0121_ (net)
                  0.02    0.00    0.76 v _3674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3676_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3676_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00    0.31 ^ _3676_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.61 v _3676_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         reg_file.memory[0][21] (net)
                  0.03    0.00    0.61 v _3286_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.69 v _3286_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1629_ (net)
                  0.02    0.00    0.69 v _3287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.76 v _3287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0123_ (net)
                  0.02    0.00    0.76 v _3676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16   10.31 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.07    0.00   10.31 ^ _3676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.09   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3525_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16    0.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    0.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.36    0.67 ^ _3525_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl_unit.RegWrite (net)
                  0.11    0.00    0.67 ^ _3029_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.04    0.71 v _3029_/Y (sky130_fd_sc_hd__inv_2)
                                         _0008_ (net)
                  0.03    0.00    0.71 v _3525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.71   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.03    0.07    0.16   10.31 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00   10.31 ^ _3525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.10   10.21   library setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  9.51   slack (MET)



worst slack corner Typical: 7.3702
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _3574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _3593_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.03    0.07    0.16    0.31 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.07    0.00    0.31 ^ _3574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.35    0.66 ^ _3574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         clk_div.counter[0] (net)
                  0.10    0.00    0.66 ^ _3058_/A (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    0.89 ^ _3058_/X (sky130_fd_sc_hd__and3_1)
                                         _1501_ (net)
                  0.14    0.00    0.89 ^ _3064_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.13    0.23    1.12 ^ _3064_/X (sky130_fd_sc_hd__and3_1)
                                         _1505_ (net)
                  0.13    0.00    1.12 ^ _3069_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.10    0.18    1.30 ^ _3069_/X (sky130_fd_sc_hd__and2_1)
                                         _1509_ (net)
                  0.10    0.00    1.30 ^ _3075_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.14    0.23    1.53 ^ _3075_/X (sky130_fd_sc_hd__and3_1)
                                         _1513_ (net)
                  0.14    0.00    1.53 ^ _3080_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.23    1.76 ^ _3080_/X (sky130_fd_sc_hd__and3_1)
                                         _1516_ (net)
                  0.12    0.00    1.76 ^ _3084_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.08    0.19    1.95 ^ _3084_/X (sky130_fd_sc_hd__and3_1)
                                         _1518_ (net)
                  0.08    0.00    1.95 ^ _3088_/B (sky130_fd_sc_hd__and2_1)
     4    0.01    0.11    0.17    2.12 ^ _3088_/X (sky130_fd_sc_hd__and2_1)
                                         _1521_ (net)
                  0.11    0.00    2.12 ^ _3097_/C (sky130_fd_sc_hd__and3_1)
     3    0.01    0.10    0.21    2.33 ^ _3097_/X (sky130_fd_sc_hd__and3_1)
                                         _1527_ (net)
                  0.10    0.00    2.33 ^ _3100_/C (sky130_fd_sc_hd__and3_1)
     4    0.01    0.12    0.22    2.55 ^ _3100_/X (sky130_fd_sc_hd__and3_1)
                                         _1529_ (net)
                  0.12    0.00    2.55 ^ _3104_/C (sky130_fd_sc_hd__and3_1)
     2    0.01    0.09    0.20    2.75 ^ _3104_/X (sky130_fd_sc_hd__and3_1)
                                         _1531_ (net)
                  0.09    0.00    2.75 ^ _3106_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.09    0.13    2.88 ^ _3106_/X (sky130_fd_sc_hd__xor2_1)
                                         _0040_ (net)
                  0.09    0.00    2.88 ^ _3593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.07    0.09    0.15   10.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.09    0.00   10.15 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16   10.31 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00   10.31 ^ _3593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00   10.31   clock reconvergence pessimism
                         -0.06   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.37   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2087 unannotated drivers.
 clk
 next
 rst
 Main_18/HI
 Main_18/LO
 _1761_/Y
 _1762_/Y
 _1763_/X
 _1764_/X
 _1765_/X
 _1766_/X
 _1767_/X
 _1768_/Y
 _1769_/X
 _1770_/Y
 _1771_/X
 _1772_/X
 _1773_/X
 _1774_/X
 _1775_/Y
 _1776_/X
 _1777_/X
 _1778_/Y
 _1779_/X
 _1780_/X
 _1781_/X
 _1782_/Y
 _1783_/X
 _1784_/X
 _1785_/Y
 _1786_/X
 _1787_/Y
 _1788_/X
 _1789_/Y
 _1790_/X
 _1791_/X
 _1792_/Y
 _1793_/X
 _1794_/X
 _1795_/Y
 _1796_/Y
 _1797_/X
 _1798_/Y
 _1799_/X
 _1800_/X
 _1801_/X
 _1802_/Y
 _1803_/X
 _1804_/X
 _1805_/Y
 _1806_/Y
 _1807_/X
 _1808_/X
 _1809_/X
 _1810_/Y
 _1811_/X
 _1812_/X
 _1813_/Y
 _1814_/X
 _1815_/Y
 _1816_/Y
 _1817_/X
 _1818_/X
 _1819_/X
 _1820_/Y
 _1821_/X
 _1822_/Y
 _1823_/X
 _1824_/X
 _1825_/Y
 _1826_/Y
 _1827_/Y
 _1828_/X
 _1829_/X
 _1830_/Y
 _1831_/Y
 _1832_/X
 _1833_/Y
 _1834_/X
 _1835_/X
 _1836_/X
 _1837_/Y
 _1838_/Y
 _1839_/X
 _1840_/Y
 _1841_/X
 _1842_/X
 _1843_/X
 _1844_/Y
 _1845_/X
 _1846_/X
 _1847_/Y
 _1848_/X
 _1849_/Y
 _1850_/Y
 _1851_/X
 _1852_/Y
 _1853_/X
 _1854_/Y
 _1855_/X
 _1856_/X
 _1857_/Y
 _1858_/Y
 _1859_/X
 _1860_/Y
 _1861_/X
 _1862_/Y
 _1863_/Y
 _1864_/Y
 _1865_/X
 _1866_/Y
 _1867_/X
 _1868_/X
 _1869_/Y
 _1870_/X
 _1871_/X
 _1872_/X
 _1873_/Y
 _1874_/X
 _1875_/X
 _1876_/Y
 _1877_/X
 _1878_/X
 _1879_/Y
 _1880_/X
 _1881_/X
 _1882_/Y
 _1883_/X
 _1884_/Y
 _1885_/Y
 _1886_/Y
 _1887_/X
 _1888_/X
 _1889_/X
 _1890_/Y
 _1891_/X
 _1892_/Y
 _1893_/X
 _1894_/X
 _1895_/Y
 _1896_/X
 _1897_/X
 _1898_/Y
 _1899_/X
 _1900_/Y
 _1901_/X
 _1902_/Y
 _1903_/Y
 _1904_/X
 _1905_/X
 _1906_/X
 _1907_/Y
 _1908_/Y
 _1909_/X
 _1910_/X
 _1911_/Y
 _1912_/Y
 _1913_/Y
 _1914_/X
 _1915_/X
 _1916_/X
 _1917_/X
 _1918_/Y
 _1919_/X
 _1920_/X
 _1921_/X
 _1922_/X
 _1923_/Y
 _1924_/Y
 _1925_/X
 _1926_/Y
 _1927_/X
 _1928_/Y
 _1929_/X
 _1930_/Y
 _1931_/Y
 _1932_/Y
 _1933_/X
 _1934_/Y
 _1935_/Y
 _1936_/X
 _1937_/Y
 _1938_/X
 _1939_/X
 _1940_/X
 _1941_/Y
 _1942_/X
 _1943_/Y
 _1944_/X
 _1945_/X
 _1946_/X
 _1947_/Y
 _1948_/X
 _1949_/Y
 _1950_/Y
 _1951_/Y
 _1952_/X
 _1953_/X
 _1954_/X
 _1955_/X
 _1956_/Y
 _1957_/Y
 _1958_/Y
 _1959_/X
 _1960_/Y
 _1961_/X
 _1962_/X
 _1963_/Y
 _1964_/Y
 _1965_/X
 _1966_/X
 _1967_/Y
 _1968_/Y
 _1969_/Y
 _1970_/X
 _1971_/X
 _1972_/X
 _1973_/Y
 _1974_/Y
 _1975_/X
 _1976_/Y
 _1977_/X
 _1978_/X
 _1979_/Y
 _1980_/X
 _1981_/Y
 _1982_/X
 _1983_/Y
 _1984_/X
 _1985_/Y
 _1986_/Y
 _1987_/X
 _1988_/X
 _1989_/X
 _1990_/X
 _1991_/Y
 _1992_/X
 _1993_/X
 _1994_/Y
 _1995_/Y
 _1996_/X
 _1997_/X
 _1998_/X
 _1999_/Y
 _2000_/X
 _2001_/X
 _2002_/X
 _2003_/Y
 _2004_/Y
 _2005_/Y
 _2006_/X
 _2007_/Y
 _2008_/X
 _2009_/Y
 _2010_/Y
 _2011_/X
 _2012_/X
 _2013_/Y
 _2014_/Y
 _2015_/X
 _2016_/Y
 _2017_/X
 _2018_/X
 _2019_/X
 _2020_/X
 _2021_/X
 _2022_/Y
 _2023_/X
 _2024_/X
 _2025_/Y
 _2026_/X
 _2027_/Y
 _2028_/Y
 _2029_/Y
 _2030_/X
 _2031_/X
 _2032_/X
 _2033_/Y
 _2034_/Y
 _2035_/X
 _2036_/X
 _2037_/X
 _2038_/Y
 _2039_/Y
 _2040_/Y
 _2041_/X
 _2042_/X
 _2043_/Y
 _2044_/Y
 _2045_/X
 _2046_/X
 _2047_/X
 _2048_/X
 _2049_/X
 _2050_/X
 _2051_/X
 _2052_/Y
 _2053_/X
 _2054_/X
 _2055_/Y
 _2056_/X
 _2057_/Y
 _2058_/X
 _2059_/X
 _2060_/Y
 _2061_/X
 _2062_/X
 _2063_/Y
 _2064_/X
 _2065_/X
 _2066_/Y
 _2067_/X
 _2068_/X
 _2069_/X
 _2070_/Y
 _2071_/X
 _2072_/Y
 _2073_/X
 _2074_/X
 _2075_/Y
 _2076_/X
 _2077_/X
 _2078_/Y
 _2079_/X
 _2080_/Y
 _2081_/X
 _2082_/X
 _2083_/X
 _2084_/X
 _2085_/X
 _2086_/Y
 _2087_/Y
 _2088_/Y
 _2089_/Y
 _2090_/Y
 _2091_/X
 _2092_/X
 _2093_/X
 _2094_/X
 _2095_/Y
 _2096_/Y
 _2097_/X
 _2098_/X
 _2099_/X
 _2100_/X
 _2101_/Y
 _2102_/Y
 _2103_/Y
 _2104_/Y
 _2105_/Y
 _2106_/X
 _2107_/X
 _2108_/X
 _2109_/X
 _2110_/X
 _2111_/Y
 _2112_/X
 _2113_/Y
 _2114_/Y
 _2115_/X
 _2116_/Y
 _2117_/X
 _2118_/X
 _2119_/Y
 _2120_/X
 _2121_/Y
 _2122_/X
 _2123_/Y
 _2124_/X
 _2125_/Y
 _2126_/X
 _2127_/X
 _2128_/Y
 _2129_/X
 _2130_/Y
 _2131_/X
 _2132_/Y
 _2133_/X
 _2134_/Y
 _2135_/X
 _2136_/X
 _2137_/Y
 _2138_/X
 _2139_/Y
 _2140_/X
 _2141_/Y
 _2142_/X
 _2143_/Y
 _2144_/X
 _2145_/X
 _2146_/X
 _2147_/X
 _2148_/Y
 _2149_/X
 _2150_/Y
 _2151_/X
 _2152_/Y
 _2153_/X
 _2154_/X
 _2155_/Y
 _2156_/X
 _2157_/Y
 _2158_/X
 _2159_/Y
 _2160_/X
 _2161_/Y
 _2162_/X
 _2163_/Y
 _2164_/X
 _2165_/Y
 _2166_/X
 _2167_/X
 _2168_/Y
 _2169_/X
 _2170_/Y
 _2171_/X
 _2172_/X
 _2173_/X
 _2174_/X
 _2175_/X
 _2176_/Y
 _2177_/X
 _2178_/X
 _2179_/X
 _2180_/X
 _2181_/Y
 _2182_/X
 _2183_/X
 _2184_/Y
 _2185_/X
 _2186_/X
 _2187_/X
 _2188_/X
 _2189_/Y
 _2190_/Y
 _2191_/X
 _2192_/X
 _2193_/X
 _2194_/X
 _2195_/X
 _2196_/Y
 _2197_/Y
 _2198_/Y
 _2199_/X
 _2200_/X
 _2201_/X
 _2202_/X
 _2203_/X
 _2204_/X
 _2205_/X
 _2206_/Y
 _2207_/Y
 _2208_/Y
 _2209_/Y
 _2210_/Y
 _2211_/Y
 _2212_/X
 _2213_/X
 _2214_/X
 _2215_/X
 _2216_/X
 _2217_/X
 _2218_/Y
 _2219_/Y
 _2220_/X
 _2221_/X
 _2222_/X
 _2223_/Y
 _2224_/Y
 _2225_/X
 _2226_/X
 _2227_/Y
 _2228_/Y
 _2229_/X
 _2230_/X
 _2231_/X
 _2232_/X
 _2233_/X
 _2234_/X
 _2235_/X
 _2236_/Y
 _2237_/Y
 _2238_/Y
 _2239_/X
 _2240_/X
 _2241_/X
 _2242_/X
 _2243_/Y
 _2244_/X
 _2245_/X
 _2246_/X
 _2247_/Y
 _2248_/Y
 _2249_/X
 _2250_/X
 _2251_/X
 _2252_/X
 _2253_/X
 _2254_/X
 _2255_/Y
 _2256_/Y
 _2257_/X
 _2258_/X
 _2259_/X
 _2260_/X
 _2261_/X
 _2262_/X
 _2263_/X
 _2264_/X
 _2265_/X
 _2266_/X
 _2267_/X
 _2268_/X
 _2269_/Y
 _2270_/Y
 _2271_/X
 _2272_/X
 _2273_/X
 _2274_/X
 _2275_/X
 _2276_/X
 _2277_/X
 _2278_/Y
 _2279_/Y
 _2280_/X
 _2281_/X
 _2282_/X
 _2283_/Y
 _2284_/X
 _2285_/Y
 _2286_/X
 _2287_/Y
 _2288_/X
 _2289_/Y
 _2290_/X
 _2291_/Y
 _2292_/X
 _2293_/X
 _2294_/X
 _2295_/X
 _2296_/Y
 _2297_/X
 _2298_/X
 _2299_/X
 _2300_/X
 _2301_/X
 _2302_/X
 _2303_/X
 _2304_/X
 _2305_/X
 _2306_/X
 _2307_/Y
 _2308_/Y
 _2309_/Y
 _2310_/X
 _2311_/X
 _2312_/X
 _2313_/X
 _2314_/X
 _2315_/Y
 _2316_/Y
 _2317_/Y
 _2318_/X
 _2319_/X
 _2320_/X
 _2321_/X
 _2322_/X
 _2323_/X
 _2324_/Y
 _2325_/Y
 _2326_/Y
 _2327_/X
 _2328_/X
 _2329_/Y
 _2330_/Y
 _2331_/X
 _2332_/X
 _2333_/Y
 _2334_/Y
 _2335_/Y
 _2336_/X
 _2337_/X
 _2338_/X
 _2339_/X
 _2340_/Y
 _2341_/Y
 _2342_/X
 _2343_/X
 _2344_/Y
 _2345_/Y
 _2346_/Y
 _2347_/X
 _2348_/X
 _2349_/Y
 _2350_/Y
 _2351_/X
 _2352_/X
 _2353_/Y
 _2354_/Y
 _2355_/Y
 _2356_/X
 _2357_/X
 _2358_/X
 _2359_/Y
 _2360_/Y
 _2361_/X
 _2362_/X
 _2363_/Y
 _2364_/Y
 _2365_/Y
 _2366_/X
 _2367_/X
 _2368_/X
 _2369_/X
 _2370_/X
 _2371_/Y
 _2372_/Y
 _2373_/Y
 _2374_/X
 _2375_/X
 _2376_/X
 _2377_/Y
 _2378_/X
 _2379_/X
 _2380_/X
 _2381_/X
 _2382_/Y
 _2383_/Y
 _2384_/X
 _2385_/Y
 _2386_/Y
 _2387_/X
 _2388_/X
 _2389_/X
 _2390_/Y
 _2391_/X
 _2392_/X
 _2393_/X
 _2394_/X
 _2395_/X
 _2396_/Y
 _2397_/Y
 _2398_/X
 _2399_/X
 _2400_/X
 _2401_/Y
 _2402_/Y
 _2403_/X
 _2404_/X
 _2405_/X
 _2406_/X
 _2407_/Y
 _2408_/Y
 _2409_/Y
 _2410_/X
 _2411_/Y
 _2412_/Y
 _2413_/Y
 _2414_/Y
 _2415_/X
 _2416_/Y
 _2417_/Y
 _2418_/Y
 _2419_/Y
 _2420_/X
 _2421_/Y
 _2422_/X
 _2423_/X
 _2424_/Y
 _2425_/Y
 _2426_/X
 _2427_/X
 _2428_/Y
 _2429_/Y
 _2430_/X
 _2431_/X
 _2432_/X
 _2433_/Y
 _2434_/X
 _2435_/X
 _2436_/Y
 _2437_/X
 _2438_/Y
 _2439_/Y
 _2440_/X
 _2441_/X
 _2442_/X
 _2443_/X
 _2444_/X
 _2445_/X
 _2446_/Y
 _2447_/Y
 _2448_/X
 _2449_/X
 _2450_/X
 _2451_/Y
 _2452_/Y
 _2453_/X
 _2454_/Y
 _2455_/Y
 _2456_/Y
 _2457_/Y
 _2458_/Y
 _2459_/Y
 _2460_/Y
 _2461_/X
 _2462_/Y
 _2463_/Y
 _2464_/X
 _2465_/Y
 _2466_/X
 _2467_/X
 _2468_/Y
 _2469_/X
 _2470_/Y
 _2471_/X
 _2472_/X
 _2473_/Y
 _2474_/X
 _2475_/X
 _2476_/Y
 _2477_/Y
 _2478_/Y
 _2479_/X
 _2480_/Y
 _2481_/X
 _2482_/Y
 _2483_/X
 _2484_/X
 _2485_/X
 _2486_/X
 _2487_/X
 _2488_/X
 _2489_/X
 _2490_/X
 _2491_/X
 _2492_/X
 _2493_/X
 _2494_/Y
 _2495_/X
 _2496_/X
 _2497_/Y
 _2498_/Y
 _2499_/X
 _2500_/Y
 _2501_/X
 _2502_/X
 _2503_/X
 _2504_/X
 _2505_/Y
 _2506_/X
 _2507_/Y
 _2508_/Y
 _2509_/X
 _2510_/X
 _2511_/Y
 _2512_/Y
 _2513_/Y
 _2514_/X
 _2515_/Y
 _2516_/X
 _2517_/Y
 _2518_/Y
 _2519_/Y
 _2520_/X
 _2521_/X
 _2522_/X
 _2523_/Y
 _2524_/Y
 _2525_/Y
 _2526_/Y
 _2527_/X
 _2528_/X
 _2529_/X
 _2530_/X
 _2531_/X
 _2532_/Y
 _2533_/X
 _2534_/X
 _2535_/Y
 _2536_/X
 _2537_/X
 _2538_/Y
 _2539_/Y
 _2540_/X
 _2541_/X
 _2542_/X
 _2543_/Y
 _2544_/Y
 _2545_/Y
 _2546_/X
 _2547_/Y
 _2548_/X
 _2549_/Y
 _2550_/Y
 _2551_/Y
 _2552_/X
 _2553_/Y
 _2554_/Y
 _2555_/Y
 _2556_/X
 _2557_/X
 _2558_/X
 _2559_/X
 _2560_/Y
 _2561_/X
 _2562_/X
 _2563_/X
 _2564_/Y
 _2565_/X
 _2566_/Y
 _2567_/Y
 _2568_/Y
 _2569_/Y
 _2570_/X
 _2571_/Y
 _2572_/X
 _2573_/X
 _2574_/Y
 _2575_/X
 _2576_/Y
 _2577_/Y
 _2578_/Y
 _2579_/X
 _2580_/Y
 _2581_/Y
 _2582_/X
 _2583_/Y
 _2584_/X
 _2585_/Y
 _2586_/X
 _2587_/X
 _2588_/X
 _2589_/X
 _2590_/Y
 _2591_/X
 _2592_/X
 _2593_/Y
 _2594_/X
 _2595_/X
 _2596_/Y
 _2597_/Y
 _2598_/X
 _2599_/Y
 _2600_/X
 _2601_/Y
 _2602_/X
 _2603_/Y
 _2604_/X
 _2605_/X
 _2606_/X
 _2607_/Y
 _2608_/Y
 _2609_/X
 _2610_/Y
 _2611_/X
 _2612_/X
 _2613_/Y
 _2614_/X
 _2615_/X
 _2616_/Y
 _2617_/X
 _2618_/X
 _2619_/X
 _2620_/Y
 _2621_/X
 _2622_/Y
 _2623_/Y
 _2624_/Y
 _2625_/X
 _2626_/Y
 _2627_/X
 _2628_/X
 _2629_/X
 _2630_/X
 _2631_/X
 _2632_/X
 _2633_/Y
 _2634_/X
 _2635_/Y
 _2636_/X
 _2637_/X
 _2638_/Y
 _2639_/Y
 _2640_/X
 _2641_/X
 _2642_/X
 _2643_/X
 _2644_/X
 _2645_/Y
 _2646_/X
 _2647_/X
 _2648_/Y
 _2649_/X
 _2650_/X
 _2651_/X
 _2652_/Y
 _2653_/Y
 _2654_/X
 _2655_/Y
 _2656_/Y
 _2657_/X
 _2658_/X
 _2659_/X
 _2660_/Y
 _2661_/Y
 _2662_/X
 _2663_/X
 _2664_/X
 _2665_/Y
 _2666_/Y
 _2667_/X
 _2668_/Y
 _2669_/X
 _2670_/X
 _2671_/X
 _2672_/Y
 _2673_/X
 _2674_/X
 _2675_/Y
 _2676_/X
 _2677_/X
 _2678_/X
 _2679_/X
 _2680_/Y
 _2681_/Y
 _2682_/X
 _2683_/Y
 _2684_/Y
 _2685_/Y
 _2686_/X
 _2687_/X
 _2688_/X
 _2689_/X
 _2690_/X
 _2691_/Y
 _2692_/X
 _2693_/Y
 _2694_/X
 _2695_/X
 _2696_/X
 _2697_/Y
 _2698_/X
 _2699_/X
 _2700_/Y
 _2701_/X
 _2702_/Y
 _2703_/X
 _2704_/Y
 _2705_/Y
 _2706_/X
 _2707_/Y
 _2708_/X
 _2709_/X
 _2710_/Y
 _2711_/X
 _2712_/Y
 _2713_/X
 _2714_/Y
 _2715_/X
 _2716_/Y
 _2717_/X
 _2718_/Y
 _2719_/X
 _2720_/Y
 _2721_/X
 _2722_/X
 _2723_/X
 _2724_/X
 _2725_/X
 _2726_/Y
 _2727_/X
 _2728_/X
 _2729_/X
 _2730_/Y
 _2731_/Y
 _2732_/Y
 _2733_/Y
 _2734_/Y
 _2735_/Y
 _2736_/Y
 _2737_/X
 _2738_/X
 _2739_/X
 _2740_/X
 _2741_/X
 _2742_/Y
 _2743_/Y
 _2744_/X
 _2745_/Y
 _2746_/Y
 _2747_/Y
 _2748_/X
 _2749_/Y
 _2750_/Y
 _2751_/X
 _2752_/X
 _2753_/Y
 _2754_/X
 _2755_/Y
 _2756_/Y
 _2757_/X
 _2758_/X
 _2759_/Y
 _2760_/X
 _2761_/X
 _2762_/X
 _2763_/X
 _2764_/X
 _2765_/Y
 _2766_/Y
 _2767_/X
 _2768_/Y
 _2769_/X
 _2770_/Y
 _2771_/X
 _2772_/Y
 _2773_/X
 _2774_/Y
 _2775_/Y
 _2776_/X
 _2777_/X
 _2778_/X
 _2779_/X
 _2780_/Y
 _2781_/X
 _2782_/X
 _2783_/Y
 _2784_/Y
 _2785_/Y
 _2786_/X
 _2787_/Y
 _2788_/X
 _2789_/X
 _2790_/Y
 _2791_/X
 _2792_/X
 _2793_/X
 _2794_/X
 _2795_/X
 _2796_/Y
 _2797_/X
 _2798_/Y
 _2799_/X
 _2800_/Y
 _2801_/X
 _2802_/Y
 _2803_/X
 _2804_/Y
 _2805_/X
 _2806_/X
 _2807_/X
 _2808_/X
 _2809_/Y
 _2810_/X
 _2811_/X
 _2812_/Y
 _2813_/X
 _2814_/X
 _2815_/X
 _2816_/Y
 _2817_/X
 _2818_/Y
 _2819_/Y
 _2820_/X
 _2821_/X
 _2822_/X
 _2823_/X
 _2824_/Y
 _2825_/X
 _2826_/Y
 _2827_/X
 _2828_/X
 _2829_/Y
 _2830_/Y
 _2831_/Y
 _2832_/Y
 _2833_/Y
 _2834_/Y
 _2835_/X
 _2836_/Y
 _2837_/X
 _2838_/X
 _2839_/Y
 _2840_/X
 _2841_/X
 _2842_/X
 _2843_/Y
 _2844_/X
 _2845_/Y
 _2846_/X
 _2847_/X
 _2848_/X
 _2849_/Y
 _2850_/Y
 _2851_/Y
 _2852_/Y
 _2853_/X
 _2854_/X
 _2855_/Y
 _2856_/X
 _2857_/X
 _2858_/Y
 _2859_/X
 _2860_/Y
 _2861_/X
 _2862_/X
 _2863_/X
 _2864_/Y
 _2865_/Y
 _2866_/Y
 _2867_/Y
 _2868_/Y
 _2869_/Y
 _2870_/X
 _2871_/X
 _2872_/Y
 _2873_/X
 _2874_/X
 _2875_/X
 _2876_/Y
 _2877_/X
 _2878_/Y
 _2879_/Y
 _2880_/Y
 _2881_/Y
 _2882_/Y
 _2883_/Y
 _2884_/X
 _2885_/X
 _2886_/X
 _2887_/X
 _2888_/Y
 _2889_/X
 _2890_/X
 _2891_/Y
 _2892_/Y
 _2893_/Y
 _2894_/Y
 _2895_/Y
 _2896_/Y
 _2897_/Y
 _2898_/X
 _2899_/Y
 _2900_/X
 _2901_/X
 _2902_/X
 _2903_/X
 _2904_/X
 _2905_/Y
 _2906_/X
 _2907_/X
 _2908_/X
 _2909_/Y
 _2910_/X
 _2911_/Y
 _2912_/X
 _2913_/X
 _2914_/X
 _2915_/X
 _2916_/X
 _2917_/X
 _2918_/Y
 _2919_/Y
 _2920_/Y
 _2921_/Y
 _2922_/X
 _2923_/X
 _2924_/X
 _2925_/X
 _2926_/Y
 _2927_/X
 _2928_/X
 _2929_/X
 _2930_/Y
 _2931_/Y
 _2932_/Y
 _2933_/X
 _2934_/X
 _2935_/X
 _2936_/Y
 _2937_/X
 _2938_/X
 _2939_/X
 _2940_/X
 _2941_/X
 _2942_/X
 _2943_/Y
 _2944_/X
 _2945_/X
 _2946_/X
 _2947_/Y
 _2948_/Y
 _2949_/X
 _2950_/X
 _2951_/X
 _2952_/X
 _2953_/Y
 _2954_/Y
 _2955_/Y
 _2956_/X
 _2957_/X
 _2958_/Y
 _2959_/X
 _2960_/Y
 _2961_/X
 _2962_/Y
 _2963_/X
 _2964_/X
 _2965_/X
 _2966_/X
 _2967_/X
 _2968_/X
 _2969_/X
 _2970_/Y
 _2971_/X
 _2972_/X
 _2973_/X
 _2974_/Y
 _2975_/X
 _2976_/Y
 _2977_/Y
 _2978_/X
 _2979_/X
 _2980_/Y
 _2981_/X
 _2982_/X
 _2983_/Y
 _2984_/X
 _2985_/X
 _2986_/Y
 _2987_/X
 _2988_/Y
 _2989_/Y
 _2990_/Y
 _2991_/Y
 _2992_/Y
 _2993_/Y
 _2994_/X
 _2995_/X
 _2996_/X
 _2997_/X
 _2998_/Y
 _2999_/X
 _3000_/X
 _3001_/Y
 _3002_/Y
 _3003_/Y
 _3004_/X
 _3005_/Y
 _3006_/X
 _3007_/Y
 _3008_/X
 _3009_/Y
 _3010_/X
 _3011_/X
 _3012_/Y
 _3013_/X
 _3014_/Y
 _3015_/X
 _3016_/X
 _3017_/X
 _3018_/Y
 _3019_/Y
 _3020_/Y
 _3021_/X
 _3022_/X
 _3023_/X
 _3024_/X
 _3025_/Y
 _3026_/X
 _3027_/X
 _3028_/Y
 _3029_/Y
 _3030_/Y
 _3031_/Y
 _3032_/Y
 _3033_/Y
 _3034_/X
 _3035_/X
 _3036_/Y
 _3037_/Y
 _3038_/Y
 _3039_/X
 _3040_/Y
 _3041_/Y
 _3042_/X
 _3043_/Y
 _3044_/X
 _3045_/Y
 _3046_/X
 _3047_/X
 _3048_/Y
 _3049_/X
 _3050_/X
 _3051_/X
 _3052_/Y
 _3053_/X
 _3054_/X
 _3055_/Y
 _3056_/X
 _3057_/X
 _3058_/X
 _3059_/Y
 _3060_/X
 _3061_/X
 _3062_/X
 _3063_/X
 _3064_/X
 _3065_/Y
 _3066_/X
 _3067_/X
 _3068_/X
 _3069_/X
 _3070_/Y
 _3071_/Y
 _3072_/Y
 _3073_/X
 _3074_/X
 _3075_/X
 _3076_/Y
 _3077_/X
 _3078_/X
 _3079_/X
 _3080_/X
 _3081_/Y
 _3082_/Y
 _3083_/X
 _3084_/X
 _3085_/Y
 _3086_/Y
 _3087_/X
 _3088_/X
 _3089_/Y
 _3090_/X
 _3091_/X
 _3092_/X
 _3093_/Y
 _3094_/X
 _3095_/X
 _3096_/Y
 _3097_/X
 _3098_/X
 _3099_/Y
 _3100_/X
 _3101_/Y
 _3102_/X
 _3103_/Y
 _3104_/X
 _3105_/Y
 _3106_/X
 _3107_/X
 _3108_/X
 _3109_/Y
 _3110_/X
 _3111_/X
 _3112_/X
 _3113_/X
 _3114_/X
 _3115_/Y
 _3116_/X
 _3117_/X
 _3118_/Y
 _3119_/X
 _3120_/X
 _3121_/Y
 _3122_/X
 _3123_/X
 _3124_/X
 _3125_/X
 _3126_/X
 _3127_/Y
 _3128_/Y
 _3129_/Y
 _3130_/X
 _3131_/Y
 _3132_/X
 _3133_/X
 _3134_/Y
 _3135_/X
 _3136_/X
 _3137_/X
 _3138_/X
 _3139_/X
 _3140_/X
 _3141_/X
 _3142_/X
 _3143_/X
 _3144_/X
 _3145_/X
 _3146_/X
 _3147_/Y
 _3148_/X
 _3149_/X
 _3150_/X
 _3151_/X
 _3152_/X
 _3153_/X
 _3154_/X
 _3155_/Y
 _3156_/X
 _3157_/Y
 _3158_/Y
 _3159_/X
 _3160_/X
 _3161_/X
 _3162_/X
 _3163_/Y
 _3164_/X
 _3165_/X
 _3166_/X
 _3167_/X
 _3168_/Y
 _3169_/X
 _3170_/X
 _3171_/X
 _3172_/Y
 _3173_/X
 _3174_/X
 _3175_/X
 _3176_/X
 _3177_/X
 _3178_/X
 _3179_/X
 _3180_/X
 _3181_/X
 _3182_/X
 _3183_/X
 _3184_/X
 _3185_/X
 _3186_/X
 _3187_/X
 _3188_/X
 _3189_/X
 _3190_/X
 _3191_/X
 _3192_/X
 _3193_/X
 _3194_/X
 _3195_/X
 _3196_/X
 _3197_/X
 _3198_/X
 _3199_/X
 _3200_/X
 _3201_/X
 _3202_/X
 _3203_/X
 _3204_/X
 _3205_/X
 _3206_/X
 _3207_/X
 _3208_/X
 _3209_/X
 _3210_/X
 _3211_/X
 _3212_/X
 _3213_/X
 _3214_/X
 _3215_/X
 _3216_/X
 _3217_/X
 _3218_/X
 _3219_/X
 _3220_/X
 _3221_/X
 _3222_/X
 _3223_/X
 _3224_/X
 _3225_/X
 _3226_/X
 _3227_/X
 _3228_/X
 _3229_/X
 _3230_/X
 _3231_/X
 _3232_/X
 _3233_/X
 _3234_/X
 _3235_/X
 _3236_/X
 _3237_/X
 _3238_/X
 _3239_/X
 _3240_/X
 _3241_/X
 _3242_/X
 _3243_/X
 _3244_/X
 _3245_/X
 _3246_/X
 _3247_/X
 _3248_/X
 _3249_/X
 _3250_/X
 _3251_/X
 _3252_/X
 _3253_/X
 _3254_/X
 _3255_/X
 _3256_/X
 _3257_/X
 _3258_/X
 _3259_/X
 _3260_/X
 _3261_/X
 _3262_/X
 _3263_/X
 _3264_/X
 _3265_/X
 _3266_/X
 _3267_/X
 _3268_/X
 _3269_/X
 _3270_/X
 _3271_/X
 _3272_/X
 _3273_/X
 _3274_/X
 _3275_/X
 _3276_/X
 _3277_/X
 _3278_/X
 _3279_/X
 _3280_/X
 _3281_/X
 _3282_/X
 _3283_/X
 _3284_/X
 _3285_/X
 _3286_/X
 _3287_/X
 _3288_/X
 _3289_/X
 _3290_/X
 _3291_/X
 _3292_/X
 _3293_/X
 _3294_/X
 _3295_/X
 _3296_/X
 _3297_/X
 _3298_/X
 _3299_/X
 _3300_/X
 _3301_/X
 _3302_/X
 _3303_/X
 _3304_/X
 _3305_/X
 _3306_/X
 _3307_/X
 _3308_/X
 _3309_/X
 _3310_/X
 _3311_/X
 _3312_/X
 _3313_/X
 _3314_/X
 _3315_/X
 _3316_/X
 _3317_/X
 _3318_/X
 _3319_/X
 _3320_/X
 _3321_/X
 _3322_/X
 _3323_/X
 _3324_/X
 _3325_/X
 _3326_/X
 _3327_/X
 _3328_/X
 _3329_/X
 _3330_/X
 _3331_/X
 _3332_/X
 _3333_/X
 _3334_/X
 _3335_/X
 _3336_/X
 _3337_/X
 _3338_/X
 _3339_/X
 _3340_/X
 _3341_/X
 _3342_/X
 _3343_/X
 _3344_/X
 _3345_/X
 _3346_/X
 _3347_/X
 _3348_/X
 _3349_/X
 _3350_/X
 _3351_/X
 _3352_/X
 _3353_/X
 _3354_/X
 _3355_/X
 _3356_/X
 _3357_/X
 _3358_/X
 _3359_/X
 _3360_/X
 _3361_/X
 _3362_/X
 _3363_/X
 _3364_/X
 _3365_/X
 _3366_/X
 _3367_/X
 _3368_/X
 _3369_/X
 _3370_/X
 _3371_/X
 _3372_/X
 _3373_/X
 _3374_/X
 _3375_/X
 _3376_/X
 _3377_/X
 _3378_/X
 _3379_/X
 _3380_/X
 _3381_/X
 _3382_/X
 _3383_/X
 _3384_/X
 _3385_/X
 _3386_/X
 _3387_/X
 _3388_/X
 _3389_/X
 _3390_/X
 _3391_/X
 _3392_/X
 _3393_/X
 _3394_/X
 _3395_/X
 _3396_/X
 _3397_/X
 _3398_/X
 _3399_/X
 _3400_/X
 _3401_/X
 _3402_/X
 _3403_/X
 _3404_/X
 _3405_/X
 _3406_/X
 _3407_/X
 _3408_/X
 _3409_/X
 _3410_/X
 _3411_/X
 _3412_/X
 _3413_/X
 _3414_/X
 _3415_/X
 _3416_/X
 _3417_/X
 _3418_/X
 _3419_/X
 _3420_/X
 _3421_/X
 _3422_/X
 _3423_/X
 _3424_/X
 _3425_/X
 _3426_/X
 _3427_/X
 _3428_/X
 _3429_/X
 _3430_/X
 _3431_/X
 _3432_/X
 _3433_/X
 _3434_/X
 _3435_/X
 _3436_/X
 _3437_/X
 _3438_/X
 _3439_/X
 _3440_/X
 _3441_/X
 _3442_/X
 _3443_/X
 _3444_/X
 _3445_/X
 _3446_/X
 _3447_/X
 _3448_/X
 _3449_/X
 _3450_/X
 _3451_/X
 _3452_/X
 _3453_/X
 _3454_/X
 _3455_/X
 _3456_/X
 _3457_/X
 _3458_/X
 _3459_/X
 _3460_/X
 _3461_/X
 _3462_/X
 _3463_/X
 _3464_/X
 _3465_/X
 _3466_/X
 _3467_/X
 _3468_/X
 _3469_/X
 _3470_/X
 _3471_/X
 _3472_/X
 _3473_/X
 _3474_/X
 _3475_/X
 _3476_/X
 _3477_/X
 _3478_/X
 _3479_/X
 _3480_/X
 _3481_/X
 _3482_/X
 _3483_/X
 _3484_/X
 _3485_/X
 _3486_/X
 _3487_/X
 _3488_/X
 _3489_/X
 _3490_/X
 _3491_/X
 _3492_/X
 _3493_/X
 _3494_/X
 _3495_/X
 _3496_/X
 _3497_/X
 _3498_/X
 _3499_/X
 _3500_/X
 _3501_/X
 _3502_/X
 _3503_/X
 _3504_/X
 _3505_/X
 _3506_/X
 _3507_/X
 _3508_/X
 _3509_/X
 _3510_/X
 _3511_/X
 _3512_/Y
 _3513_/Y
 _3514_/Y
 _3515_/X
 _3516_/X
 _3517_/X
 _3518_/X
 _3519_/X
 _3520_/X
 _3521_/X
 _3522_/Q
 _3523_/Q
 _3524_/Q
 _3525_/Q
 _3526_/Q
 _3527_/Q
 _3528_/Q
 _3529_/Q
 _3530_/Q
 _3531_/Q
 _3532_/Q
 _3533_/Q
 _3534_/Q
 _3535_/Q
 _3536_/Q
 _3537_/Q
 _3538_/Q
 _3539_/Q
 _3540_/Q
 _3541_/Q
 _3542_/Q
 _3543_/Q
 _3544_/Q
 _3545_/Q
 _3546_/Q
 _3547_/Q
 _3548_/Q
 _3549_/Q
 _3550_/Q
 _3551_/Q
 _3552_/Q
 _3553_/Q
 _3554_/Q
 _3555_/Q
 _3556_/Q
 _3557_/Q
 _3558_/Q
 _3559_/Q
 _3560_/Q
 _3561_/Q
 _3562_/Q
 _3563_/Q
 _3564_/Q
 _3565_/Q
 _3566_/Q
 _3567_/Q
 _3568_/Q
 _3569_/Q
 _3570_/Q
 _3571_/Q
 _3572_/Q
 _3573_/Q
 _3574_/Q
 _3575_/Q
 _3576_/Q
 _3577_/Q
 _3578_/Q
 _3579_/Q
 _3580_/Q
 _3581_/Q
 _3582_/Q
 _3583_/Q
 _3584_/Q
 _3585_/Q
 _3586_/Q
 _3587_/Q
 _3588_/Q
 _3589_/Q
 _3590_/Q
 _3591_/Q
 _3592_/Q
 _3593_/Q
 _3594_/Q
 _3595_/Q
 _3596_/Q
 _3597_/Q
 _3598_/Q
 _3599_/Q
 _3600_/Q
 _3601_/Q
 _3602_/Q
 _3603_/Q
 _3604_/Q
 _3605_/Q
 _3606_/Q
 _3607_/Q
 _3608_/Q
 _3609_/Q
 _3610_/Q
 _3611_/Q
 _3612_/Q
 _3613_/Q
 _3614_/Q
 _3615_/Q
 _3616_/Q
 _3617_/Q
 _3618_/Q
 _3619_/Q
 _3620_/Q
 _3621_/Q
 _3622_/Q
 _3623_/Q
 _3624_/Q
 _3625_/Q
 _3626_/Q
 _3627_/Q
 _3628_/Q
 _3629_/Q
 _3630_/Q
 _3631_/Q
 _3632_/Q
 _3633_/Q
 _3634_/Q
 _3635_/Q
 _3636_/Q
 _3637_/Q
 _3638_/Q
 _3639_/Q
 _3640_/Q
 _3641_/Q
 _3642_/Q
 _3643_/Q
 _3644_/Q
 _3645_/Q
 _3646_/Q
 _3647_/Q
 _3648_/Q
 _3649_/Q
 _3650_/Q
 _3651_/Q
 _3652_/Q
 _3653_/Q
 _3654_/Q
 _3655_/Q
 _3656_/Q
 _3657_/Q
 _3658_/Q
 _3659_/Q
 _3660_/Q
 _3661_/Q
 _3662_/Q
 _3663_/Q
 _3664_/Q
 _3665_/Q
 _3666_/Q
 _3667_/Q
 _3668_/Q
 _3669_/Q
 _3670_/Q
 _3671_/Q
 _3672_/Q
 _3673_/Q
 _3674_/Q
 _3675_/Q
 _3676_/Q
 _3677_/Q
 _3678_/Q
 _3679_/Q
 _3680_/Q
 _3681_/Q
 _3682_/Q
 _3683_/Q
 _3684_/Q
 _3685_/Q
 _3686_/Q
 _3687_/Q
 _3688_/Q
 _3689_/Q
 _3690_/Q
 _3691_/Q
 _3692_/Q
 _3693_/Q
 _3694_/Q
 _3695_/Q
 _3696_/Q
 _3697_/Q
 _3698_/Q
 _3699_/Q
 _3700_/Q
 _3701_/Q
 _3702_/Q
 _3703_/Q
 _3704_/Q
 _3705_/Q
 _3706_/Q
 _3707_/Q
 _3708_/Q
 _3709_/Q
 _3710_/Q
 _3711_/Q
 _3712_/Q
 _3713_/Q
 _3714_/Q
 _3715_/Q
 _3716_/Q
 _3717_/Q
 _3718_/Q
 _3719_/Q
 _3720_/Q
 _3721_/Q
 _3722_/Q
 _3723_/Q
 _3724_/Q
 _3725_/Q
 _3726_/Q
 _3727_/Q
 _3728_/Q
 _3729_/Q
 _3730_/Q
 _3731_/Q
 _3732_/Q
 _3733_/Q
 _3734_/Q
 _3735_/Q
 _3736_/Q
 _3737_/Q
 _3738_/Q
 _3739_/Q
 _3740_/Q
 _3741_/Q
 _3742_/Q
 _3743_/Q
 _3744_/Q
 _3745_/Q
 _3746_/Q
 _3747_/Q
 _3748_/Q
 _3749_/Q
 _3750_/Q
 _3751_/Q
 _3752_/Q
 _3753_/Q
 _3754_/Q
 _3755_/Q
 _3756_/Q
 _3757_/Q
 _3758_/Q
 _3759_/Q
 _3760_/Q
 _3761_/Q
 _3762_/Q
 _3763_/Q
 _3764_/Q
 _3765_/Q
 _3766_/Q
 _3767_/Q
 _3768_/Q
 _3769_/Q
 _3770_/Q
 _3771_/Q
 _3772_/Q
 _3773_/Q
 _3774_/Q
 _3775_/Q
 _3776_/Q
 _3777_/Q
 _3778_/Q
 _3779_/Q
 _3780_/Q
 _3781_/Q
 _3782_/Q
 _3783_/Q
 _3784_/Q
 _3785_/Q
 _3786_/Q
 _3787_/Q
 _3788_/Q
 _3789_/Q
 _3790_/Q
 _3791_/Q
 _3792_/Q
 _3793_/Q
 clkbuf_0_clk/X
 clkbuf_4_0_0_clk/X
 clkbuf_4_10_0_clk/X
 clkbuf_4_11_0_clk/X
 clkbuf_4_12_0_clk/X
 clkbuf_4_13_0_clk/X
 clkbuf_4_14_0_clk/X
 clkbuf_4_15_0_clk/X
 clkbuf_4_1_0_clk/X
 clkbuf_4_2_0_clk/X
 clkbuf_4_3_0_clk/X
 clkbuf_4_4_0_clk/X
 clkbuf_4_5_0_clk/X
 clkbuf_4_6_0_clk/X
 clkbuf_4_7_0_clk/X
 clkbuf_4_8_0_clk/X
 clkbuf_4_9_0_clk/X
 clkload0/Y
 clkload1/Y
 clkload10/Y
 clkload11/Y
 clkload12/Y
 clkload13/Y
 clkload14/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
 clkload5/Y
 clkload6/Y
 clkload7/Y
 clkload8/Y
 clkload9/X
 input1/X
 input2/X
 output10/X
 output11/X
 output12/X
 output13/X
 output14/X
 output15/X
 output16/X
 output17/X
 output3/X
 output4/X
 output5/X
 output6/X
 output7/X
 output8/X
 output9/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 input ports missing set_input_delay.
  next
  rst
Warning: There are 87 unclocked register/latch pins.
  _3522_/CLK
  _3523_/CLK
  _3524_/CLK
  _3526_/GATE_N
  _3527_/GATE_N
  _3528_/GATE_N
  _3529_/GATE_N
  _3530_/GATE_N
  _3531_/GATE_N
  _3532_/GATE_N
  _3533_/GATE_N
  _3534_/GATE_N
  _3535_/GATE_N
  _3536_/GATE_N
  _3537_/GATE_N
  _3538_/GATE_N
  _3539_/GATE_N
  _3540_/GATE_N
  _3541_/GATE_N
  _3542_/GATE_N
  _3543_/GATE_N
  _3544_/GATE_N
  _3545_/GATE_N
  _3546_/GATE_N
  _3547_/GATE_N
  _3548_/GATE_N
  _3549_/GATE_N
  _3550_/GATE_N
  _3551_/GATE_N
  _3552_/GATE_N
  _3553_/GATE_N
  _3554_/GATE_N
  _3555_/GATE_N
  _3556_/GATE_N
  _3557_/GATE_N
  _3558_/CLK
  _3559_/CLK
  _3560_/CLK
  _3561_/CLK
  _3562_/CLK
  _3563_/CLK
  _3564_/CLK
  _3566_/CLK
  _3567_/CLK
  _3568_/CLK
  _3569_/CLK
  _3570_/CLK
  _3571_/CLK
  _3572_/CLK
  _3573_/CLK
  _3594_/CLK
  _3595_/CLK
  _3596_/CLK
  _3597_/CLK
  _3598_/CLK
  _3599_/CLK
  _3600_/CLK
  _3601_/CLK
  _3602_/CLK
  _3603_/CLK
  _3604_/CLK
  _3605_/CLK
  _3606_/CLK
  _3607_/CLK
  _3608_/CLK
  _3609_/CLK
  _3610_/CLK
  _3611_/CLK
  _3612_/CLK
  _3613_/CLK
  _3614_/CLK
  _3615_/CLK
  _3616_/CLK
  _3617_/CLK
  _3618_/CLK
  _3619_/CLK
  _3620_/CLK
  _3621_/CLK
  _3622_/CLK
  _3783_/CLK
  _3784_/CLK
  _3785_/CLK
  _3786_/CLK
  _3787_/CLK
  _3788_/CLK
  _3789_/CLK
  _3790_/CLK
Warning: There are 106 unconstrained endpoints.
  an[0]
  an[1]
  an[2]
  an[3]
  an[4]
  an[5]
  an[6]
  an[7]
  cx[0]
  cx[1]
  cx[2]
  cx[3]
  cx[4]
  cx[5]
  cx[6]
  cx[7]
  _3522_/D
  _3523_/D
  _3524_/D
  _3526_/D
  _3527_/D
  _3528_/D
  _3529_/D
  _3530_/D
  _3531_/D
  _3532_/D
  _3533_/D
  _3534_/D
  _3535_/D
  _3536_/D
  _3537_/D
  _3538_/D
  _3539_/D
  _3540_/D
  _3541_/D
  _3542_/D
  _3543_/D
  _3544_/D
  _3545_/D
  _3546_/D
  _3547_/D
  _3548_/D
  _3549_/D
  _3550_/D
  _3551_/D
  _3552_/D
  _3553_/D
  _3554_/D
  _3555_/D
  _3556_/D
  _3557_/D
  _3558_/D
  _3559_/D
  _3560_/D
  _3561_/D
  _3562_/D
  _3563_/D
  _3564_/D
  _3566_/D
  _3567_/D
  _3568_/D
  _3569_/D
  _3570_/D
  _3571_/D
  _3572_/D
  _3573_/D
  _3594_/D
  _3595_/D
  _3596_/D
  _3597_/D
  _3598_/D
  _3599_/D
  _3600_/D
  _3601_/D
  _3602_/D
  _3603_/D
  _3604_/D
  _3605_/D
  _3606_/D
  _3607_/D
  _3608_/D
  _3609_/D
  _3610_/D
  _3611_/D
  _3612_/D
  _3613_/D
  _3614_/D
  _3615_/D
  _3616_/D
  _3617_/D
  _3618_/D
  _3619_/D
  _3620_/D
  _3621_/D
  _3622_/D
  _3783_/D
  _3784_/D
  _3785_/D
  _3786_/D
  _3787_/D
  _3788_/D
  _3789_/D
  _3790_/D
  _3791_/D
  _3792_/D
  _3793_/D
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.36e-04   0.00e+00   2.19e-09   7.36e-04  65.1%
Combinational          4.17e-15   2.67e-15   5.88e-09   5.88e-09   0.0%
Clock                  2.13e-04   1.81e-04   7.05e-10   3.94e-04  34.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.49e-04   1.81e-04   8.78e-09   1.13e-03 100.0%
                          83.9%      16.1%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
   0.80 source latency _3544_/GATE_N v
  -0.30 target latency _3641_/CLK ^
   0.00 CRPR
--------------
   0.50 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 7.37

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.40
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 18803 u^2 58% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
