#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 29 12:02:36 2025
# Process ID: 49844
# Current directory: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38760 D:\FPGA\Vision_Car\EDK-PYNQ-ROBOT\EDK-PYNQ-ROBOT\Car\Car.xpr
# Log file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/vivado.log
# Journal file: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/arch/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_Canny_accel_0_0

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1301.957 ; gain = 681.398
open_bd_design {D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlslice:1.0 - camera_reset
Adding cell -- xilinx.com:user:AXI_Encoder:1.0 - AXI_Encoder_0
Adding cell -- xilinx.com:user:AXI_Encoder:1.0 - AXI_Encoder_1
Adding cell -- xilinx.com:user:AXI_PWM:1.0 - AXI_PWM_Servo
Adding cell -- xilinx.com:user:AXI_ultrasonic_ranger:1.0 - AXI_ultrasonic_ranger_0
Adding cell -- xilinx.com:user:analog2digital:1.0 - analog2digital_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - arduino_gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:axi_intc:4.1 - mb_intc
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:user:AXI_PWM:1.0 - AXI_PWM_Motor
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:axi_motor_ctrl_sel:1.0 - axi_motor_ctrl_sel_0
Adding cell -- xilinx.com:user:AXI_PWM:1.0 - AXI_PWM_Motor
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:axi_motor_ctrl_sel:1.0 - axi_motor_ctrl_sel_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - timer_intr
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_PWM
WARNING: [BD 41-1731] Type mismatch between connected pins: /car_iop_arduino/Clk(clk) and /car_iop_arduino/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:xlslice:1.0 - image_process_reset
Adding cell -- xilinx.com:hls:Canny_accel:1.0 - Canny_accel_0
Adding cell -- xilinx.com:hls:SobelX_accel:1.0 - SobelX_accel_0
Adding cell -- xilinx.com:hls:SobelY_accel:1.0 - SobelY_accel_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_proc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_back
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_front
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_u
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_2
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_3
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_4
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_5
Adding cell -- xilinx.com:hls:color_detect:1.0 - color_detect
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - interrupt
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_car_iop_arduino_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_car_iop_arduino_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:v_demosaic:1.0 - a0_demosaic
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_sccb
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_cam
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_back
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_k
Adding cell -- xilinx.com:ip:axis_interconnect:2.1 - axis_interconnect_front
Adding cell -- xilinx.com:ip:axis_switch:1.1 - xbar
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slid
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - auto_ss_slidr
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - gbr2rgb
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic1
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:hls:rgb2gray:1.0 - rgb2gray_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - subset_cvt
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100m
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - RGBA2GBR
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/RGBA2GBR/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/pixel_unpack/ap_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/rgb2dvi/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_output/clk_wiz_0/locked(undef) and /video_output/v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2543.344 ; gain = 167.305
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Dec 29 12:04:41 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
file copy -force D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/design_1_wrapper.hdf

reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Dec 29 12:29:12 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/synth_1/runme.log
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Dec 29 12:37:49 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/runme.log
open_hw
file copy -force D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/Car/Car.sdk/design_1_wrapper.hdf

close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 29 12:51:58 2025...
