Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Aug 21 18:52:50 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab_6_timing_summary_routed.rpt -rpx lab_6_timing_summary_routed.rpx
| Design       : lab_6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cursor_inst/position_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cursor_inst/position_y_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.723        0.000                      0                 2543        0.068        0.000                      0                 2543        3.000        0.000                       0                  1150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.098}      12.195          82.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.723        0.000                      0                 2539        0.068        0.000                      0                 2539        5.598        0.000                       0                  1146  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.742        0.000                      0                    4        0.390        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 inst_ALU/result_temp0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            inst_double_dabble/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.341ns  (logic 7.878ns (69.463%)  route 3.463ns (30.537%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.663 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.701    -0.840    inst_ALU/clk_out1
    DSP48_X1Y40          DSP48E1                                      r  inst_ALU/result_temp0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.366 r  inst_ALU/result_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.368    inst_ALU/result_temp0__1_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.886 r  inst_ALU/result_temp0__2/P[1]
                         net (fo=2, routed)           0.766     5.653    inst_ALU/result_temp0__2_n_104
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.777 r  inst_ALU/resultado[19]_i_17/O
                         net (fo=1, routed)           0.000     5.777    inst_ALU/resultado[19]_i_17_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.175 r  inst_ALU/resultado_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.175    inst_ALU/resultado_reg[19]_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.289 r  inst_ALU/resultado_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.289    inst_ALU/resultado_reg[23]_i_7_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.403 r  inst_ALU/resultado_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.403    inst_ALU/resultado_reg[27]_i_7_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.625 r  inst_ALU/resultado_reg[31]_i_9/O[0]
                         net (fo=1, routed)           0.594     7.218    inst_ALU/resultado_reg[31]_i_9_n_7
    SLICE_X59Y103        LUT5 (Prop_lut5_I4_O)        0.299     7.517 r  inst_ALU/resultado[28]_i_4/O
                         net (fo=2, routed)           0.373     7.890    inst_ALU/resultado[28]_i_4_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I1_O)        0.124     8.014 r  inst_ALU/resultado[28]_i_2/O
                         net (fo=2, routed)           0.672     8.686    inst_ALU/result_hex[28]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.810 r  inst_ALU/bcd[0]_i_12/O
                         net (fo=1, routed)           0.306     9.116    inst_ALU/bcd[0]_i_12_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.240 r  inst_ALU/bcd[0]_i_4/O
                         net (fo=1, routed)           0.000     9.240    inst_ALU/bcd[0]_i_4_n_0
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I1_O)      0.214     9.454 r  inst_ALU/bcd_reg[0]_i_1/O
                         net (fo=2, routed)           0.751    10.205    inst_double_dabble/D[0]
    SLICE_X54Y101        LUT4 (Prop_lut4_I1_O)        0.297    10.502 r  inst_double_dabble/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    10.502    inst_double_dabble/shift_next[0]
    SLICE_X54Y101        FDRE                                         r  inst_double_dabble/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.489    10.663    inst_double_dabble/clk_out1
    SLICE_X54Y101        FDRE                                         r  inst_double_dabble/shift_reg[0]/C
                         clock pessimism              0.560    11.223    
                         clock uncertainty           -0.076    11.147    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)        0.077    11.224    inst_double_dabble/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 inst_ALU/result_temp0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            inst_double_dabble/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.881ns  (logic 7.581ns (69.675%)  route 3.300ns (30.325%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.668 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.701    -0.840    inst_ALU/clk_out1
    DSP48_X1Y40          DSP48E1                                      r  inst_ALU/result_temp0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.366 r  inst_ALU/result_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.368    inst_ALU/result_temp0__1_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     4.886 r  inst_ALU/result_temp0__2/P[1]
                         net (fo=2, routed)           0.766     5.653    inst_ALU/result_temp0__2_n_104
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.777 r  inst_ALU/resultado[19]_i_17/O
                         net (fo=1, routed)           0.000     5.777    inst_ALU/resultado[19]_i_17_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.175 r  inst_ALU/resultado_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.175    inst_ALU/resultado_reg[19]_i_7_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.289 r  inst_ALU/resultado_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.289    inst_ALU/resultado_reg[23]_i_7_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.403 r  inst_ALU/resultado_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.403    inst_ALU/resultado_reg[27]_i_7_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.625 r  inst_ALU/resultado_reg[31]_i_9/O[0]
                         net (fo=1, routed)           0.594     7.218    inst_ALU/resultado_reg[31]_i_9_n_7
    SLICE_X59Y103        LUT5 (Prop_lut5_I4_O)        0.299     7.517 r  inst_ALU/resultado[28]_i_4/O
                         net (fo=2, routed)           0.373     7.890    inst_ALU/resultado[28]_i_4_n_0
    SLICE_X58Y103        LUT4 (Prop_lut4_I1_O)        0.124     8.014 r  inst_ALU/resultado[28]_i_2/O
                         net (fo=2, routed)           0.672     8.686    inst_ALU/result_hex[28]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.810 r  inst_ALU/bcd[0]_i_12/O
                         net (fo=1, routed)           0.306     9.116    inst_ALU/bcd[0]_i_12_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124     9.240 r  inst_ALU/bcd[0]_i_4/O
                         net (fo=1, routed)           0.000     9.240    inst_ALU/bcd[0]_i_4_n_0
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I1_O)      0.214     9.454 r  inst_ALU/bcd_reg[0]_i_1/O
                         net (fo=2, routed)           0.587    10.041    inst_double_dabble/D[0]
    SLICE_X58Y101        FDRE                                         r  inst_double_dabble/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.494    10.668    inst_double_dabble/clk_out1
    SLICE_X58Y101        FDRE                                         r  inst_double_dabble/bcd_reg[0]/C
                         clock pessimism              0.560    11.228    
                         clock uncertainty           -0.076    11.152    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)       -0.218    10.934    inst_double_dabble/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X46Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X46Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[1]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X46Y110        FDRE (Setup_fdre_C_R)       -0.524    10.629    m_hw/push_menu_minimat_x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X46Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X46Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[2]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X46Y110        FDRE (Setup_fdre_C_R)       -0.524    10.629    m_hw/push_menu_minimat_x_reg[2]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X46Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X46Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[4]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X46Y110        FDRE (Setup_fdre_C_R)       -0.524    10.629    m_hw/push_menu_minimat_x_reg[4]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 1.958ns (19.977%)  route 7.843ns (80.023%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.668 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.540     8.885    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X46Y111        FDRE                                         r  m_hw/push_menu_minimat_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.494    10.668    m_hw/clk_out1
    SLICE_X46Y111        FDRE                                         r  m_hw/push_menu_minimat_x_reg[5]/C
                         clock pessimism              0.560    11.228    
                         clock uncertainty           -0.076    11.152    
    SLICE_X46Y111        FDRE (Setup_fdre_C_R)       -0.524    10.628    m_hw/push_menu_minimat_x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[0]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X47Y110        FDRE (Setup_fdre_C_R)       -0.429    10.724    m_hw/push_menu_minimat_x_reg[0]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[3]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X47Y110        FDRE (Setup_fdre_C_R)       -0.429    10.724    m_hw/push_menu_minimat_x_reg[3]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[6]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X47Y110        FDRE (Setup_fdre_C_R)       -0.429    10.724    m_hw/push_menu_minimat_x_reg[6]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 m_driver/vc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_hw/push_menu_minimat_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 1.958ns (19.956%)  route 7.854ns (80.044%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.669 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.624    -0.916    m_driver/clk_out1
    SLICE_X29Y110        FDRE                                         r  m_driver/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.419    -0.497 f  m_driver/vc_reg[8]/Q
                         net (fo=9, routed)           1.006     0.509    m_driver/vc[8]
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.299     0.808 r  m_driver/VGA_VS_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.432     1.240    m_driver/VGA_VS_OBUF_inst_i_2_n_0
    SLICE_X30Y111        LUT6 (Prop_lut6_I5_O)        0.124     1.364 r  m_driver/row[6]_i_14/O
                         net (fo=1, routed)           0.492     1.856    m_driver/row[6]_i_14_n_0
    SLICE_X30Y111        LUT5 (Prop_lut5_I3_O)        0.124     1.980 r  m_driver/row[6]_i_10/O
                         net (fo=18, routed)          0.681     2.661    m_driver/row[6]_i_10_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.785 f  m_driver/contador_pixels_verticales[2]_i_5__1/O
                         net (fo=24, routed)          1.019     3.804    m_driver/vc_visible[4]
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124     3.928 r  m_driver/push_menu_minimat_y[7]_i_20/O
                         net (fo=1, routed)           0.493     4.421    m_driver/push_menu_minimat_y[7]_i_20_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I3_O)        0.124     4.545 f  m_driver/push_menu_minimat_y[7]_i_12/O
                         net (fo=3, routed)           0.439     4.983    m_driver/m_hw/vc_visible_menu1
    SLICE_X32Y112        LUT5 (Prop_lut5_I4_O)        0.124     5.107 r  m_driver/push_menu_minimat_y[7]_i_14__1/O
                         net (fo=1, routed)           0.669     5.776    m_driver/push_menu_minimat_y[7]_i_14__1_n_0
    SLICE_X32Y112        LUT6 (Prop_lut6_I4_O)        0.124     5.900 f  m_driver/push_menu_minimat_y[7]_i_5__1/O
                         net (fo=22, routed)          0.624     6.524    m_driver/p_0_in__0[1]
    SLICE_X37Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.648 r  m_driver/VGA_R_OBUF[1]_inst_i_3/O
                         net (fo=28, routed)          0.685     7.334    m_hw/in_sq
    SLICE_X44Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.458 r  m_hw/push_menu_minimat_x[7]_i_2__12/O
                         net (fo=12, routed)          0.763     8.221    m_hw/push_menu_minimat_x[7]_i_2__12_n_0
    SLICE_X46Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.345 r  m_hw/push_menu_minimat_x[7]_i_1/O
                         net (fo=8, routed)           0.551     8.896    m_hw/push_menu_minimat_x[7]_i_1_n_0
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.495    10.669    m_hw/clk_out1
    SLICE_X47Y110        FDRE                                         r  m_hw/push_menu_minimat_x_reg[7]/C
                         clock pessimism              0.560    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X47Y110        FDRE (Setup_fdre_C_R)       -0.429    10.724    m_hw/push_menu_minimat_x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_double_dabble/shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            inst_double_dabble/bcd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.285%)  route 0.194ns (56.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.569    -0.595    inst_double_dabble/clk_out1
    SLICE_X42Y99         FDRE                                         r  inst_double_dabble/shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  inst_double_dabble/shift_reg[14]/Q
                         net (fo=4, routed)           0.194    -0.253    inst_double_dabble/shift_reg_n_0_[14]
    SLICE_X42Y100        FDRE                                         r  inst_double_dabble/bcd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.833    -0.840    inst_double_dabble/clk_out1
    SLICE_X42Y100        FDRE                                         r  inst_double_dabble/bcd_reg[15]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.010    -0.321    inst_double_dabble/bcd_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 inst_double_dabble/bcd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            resultado_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.185ns (41.980%)  route 0.256ns (58.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.561    -0.603    inst_double_dabble/clk_out1
    SLICE_X48Y102        FDRE                                         r  inst_double_dabble/bcd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_double_dabble/bcd_reg[31]/Q
                         net (fo=1, routed)           0.256    -0.206    inst_double_dabble/result_dec[31]
    SLICE_X52Y103        LUT3 (Prop_lut3_I0_O)        0.044    -0.162 r  inst_double_dabble/resultado[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[31]
    SLICE_X52Y103        FDRE                                         r  resultado_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.827    -0.845    CLK82MHZ
    SLICE_X52Y103        FDRE                                         r  resultado_reg[31]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.107    -0.234    resultado_reg[31]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cursor_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            cursor_inst/position_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.810%)  route 0.270ns (59.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.556    -0.608    cursor_inst/clk_out1
    SLICE_X52Y111        FDRE                                         r  cursor_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  cursor_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.270    -0.197    cursor_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X48Y110        LUT5 (Prop_lut5_I0_O)        0.045    -0.152 r  cursor_inst/position_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    cursor_inst/position_x[0]_i_1_n_0
    SLICE_X48Y110        FDRE                                         r  cursor_inst/position_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.829    -0.844    cursor_inst/clk_out1
    SLICE_X48Y110        FDRE                                         r  cursor_inst/position_x_reg[0]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.092    -0.248    cursor_inst/position_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cursor_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            cursor_inst/position_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.721%)  route 0.271ns (59.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.556    -0.608    cursor_inst/clk_out1
    SLICE_X52Y111        FDRE                                         r  cursor_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  cursor_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.271    -0.196    cursor_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X48Y110        LUT5 (Prop_lut5_I0_O)        0.045    -0.151 r  cursor_inst/position_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    cursor_inst/position_x[2]_i_1_n_0
    SLICE_X48Y110        FDRE                                         r  cursor_inst/position_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.829    -0.844    cursor_inst/clk_out1
    SLICE_X48Y110        FDRE                                         r  cursor_inst/position_x_reg[2]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.091    -0.249    cursor_inst/position_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_double_dabble/shift_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            inst_double_dabble/bcd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.504%)  route 0.262ns (61.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.569    -0.595    inst_double_dabble/clk_out1
    SLICE_X42Y99         FDRE                                         r  inst_double_dabble/shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  inst_double_dabble/shift_reg[13]/Q
                         net (fo=5, routed)           0.262    -0.169    inst_double_dabble/shift_reg_n_0_[13]
    SLICE_X42Y100        FDRE                                         r  inst_double_dabble/bcd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.833    -0.840    inst_double_dabble/clk_out1
    SLICE_X42Y100        FDRE                                         r  inst_double_dabble/bcd_reg[14]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.063    -0.268    inst_double_dabble/bcd_reg[14]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_double_dabble/bcd_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            resultado_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.292%)  route 0.276ns (59.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.561    -0.603    inst_double_dabble/clk_out1
    SLICE_X48Y101        FDRE                                         r  inst_double_dabble/bcd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_double_dabble/bcd_reg[22]/Q
                         net (fo=1, routed)           0.276    -0.187    inst_double_dabble/result_dec[22]
    SLICE_X52Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  inst_double_dabble/resultado[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    p_0_in[22]
    SLICE_X52Y101        FDRE                                         r  resultado_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.828    -0.844    CLK82MHZ
    SLICE_X52Y101        FDRE                                         r  resultado_reg[22]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.092    -0.248    resultado_reg[22]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_double_dabble/bcd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            resultado_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.399%)  route 0.274ns (59.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.562    -0.602    inst_double_dabble/clk_out1
    SLICE_X45Y103        FDRE                                         r  inst_double_dabble/bcd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_double_dabble/bcd_reg[11]/Q
                         net (fo=1, routed)           0.274    -0.187    inst_double_dabble/result_dec[11]
    SLICE_X52Y103        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 r  inst_double_dabble/resultado[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    p_0_in[11]
    SLICE_X52Y103        FDRE                                         r  resultado_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.827    -0.845    CLK82MHZ
    SLICE_X52Y103        FDRE                                         r  resultado_reg[11]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.091    -0.250    resultado_reg[11]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_double_dabble/bcd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            resultado_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.259%)  route 0.276ns (59.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.563    -0.601    inst_double_dabble/clk_out1
    SLICE_X44Y101        FDRE                                         r  inst_double_dabble/bcd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  inst_double_dabble/bcd_reg[16]/Q
                         net (fo=1, routed)           0.276    -0.184    inst_double_dabble/result_dec[16]
    SLICE_X52Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.139 r  inst_double_dabble/resultado[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    p_0_in[16]
    SLICE_X52Y101        FDRE                                         r  resultado_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.828    -0.844    CLK82MHZ
    SLICE_X52Y101        FDRE                                         r  resultado_reg[16]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.091    -0.249    resultado_reg[16]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cursor_inst/hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            operador1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.287%)  route 0.310ns (68.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.559    -0.605    cursor_inst/clk_out1
    SLICE_X48Y107        FDRE                                         r  cursor_inst/hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cursor_inst/hex_reg[3]/Q
                         net (fo=16, routed)          0.310    -0.155    hex[3]
    SLICE_X49Y99         FDRE                                         r  operador1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.838    -0.835    CLK82MHZ
    SLICE_X49Y99         FDRE                                         r  operador1_reg[3]/C
                         clock pessimism              0.509    -0.326    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.057    -0.269    operador1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 d/push_menu_minimat_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            d/push_menu_minimat_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.550    -0.614    d/clk_out1
    SLICE_X47Y127        FDRE                                         r  d/push_menu_minimat_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  d/push_menu_minimat_y_reg[5]/Q
                         net (fo=4, routed)           0.065    -0.408    d/push_menu_minimat_y_reg_n_0_[5]
    SLICE_X46Y127        LUT6 (Prop_lut6_I4_O)        0.045    -0.363 r  d/push_menu_minimat_y[7]_i_3__13/O
                         net (fo=1, routed)           0.000    -0.363    d/push_menu_minimat_y[7]_i_3__13_n_0
    SLICE_X46Y127        FDRE                                         r  d/push_menu_minimat_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.817    -0.855    d/clk_out1
    SLICE_X46Y127        FDRE                                         r  d/push_menu_minimat_y_reg[7]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X46Y127        FDRE (Hold_fdre_C_D)         0.121    -0.480    d/push_menu_minimat_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.098 }
Period(ns):         12.195
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.195      10.040     BUFGCTRL_X0Y16   inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.195      10.946     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X49Y107    ALU_ctrl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X49Y107    ALU_ctrl_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X49Y107    ALU_ctrl_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         12.195      11.195     SLICE_X52Y104    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X52Y104    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X52Y104    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.195      11.195     SLICE_X52Y104    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.195      11.195     SLICE_X31Y121    _and/contador_pixels_horizontales_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.195      201.165    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X30Y106    _exe/push_menu_minimat_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X30Y106    _exe/push_menu_minimat_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X30Y106    _exe/push_menu_minimat_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y106    _exe/push_menu_minimat_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y106    _exe/push_menu_minimat_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y106    _exe/push_menu_minimat_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X29Y106    _exe/push_menu_minimat_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X30Y106    _exe/push_menu_minimat_x_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X29Y125    _or/contador_pixels_verticales_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.098       5.598      SLICE_X29Y125    _or/contador_pixels_verticales_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y107    ALU_ctrl_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y107    ALU_ctrl_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X49Y107    ALU_ctrl_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.098       5.598      SLICE_X52Y104    FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.075%)  route 0.493ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 10.661 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.607    -0.933    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.493     0.015    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDCE                                         f  m_kd/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.487    10.661    m_kd/clk_out1
    SLICE_X53Y108        FDCE                                         r  m_kd/kds_state_machine_reg[1]/C
                         clock pessimism              0.577    11.238    
                         clock uncertainty           -0.076    11.162    
    SLICE_X53Y108        FDCE (Recov_fdce_C_CLR)     -0.405    10.757    m_kd/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.075%)  route 0.493ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 10.661 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.607    -0.933    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.493     0.015    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDCE                                         f  m_kd/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.487    10.661    m_kd/clk_out1
    SLICE_X53Y108        FDCE                                         r  m_kd/kds_state_machine_reg[2]/C
                         clock pessimism              0.577    11.238    
                         clock uncertainty           -0.076    11.162    
    SLICE_X53Y108        FDCE (Recov_fdce_C_CLR)     -0.405    10.757    m_kd/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.742ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.075%)  route 0.493ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 10.661 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.607    -0.933    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.493     0.015    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDCE                                         f  m_kd/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.487    10.661    m_kd/clk_out1
    SLICE_X53Y108        FDCE                                         r  m_kd/kds_state_machine_reg[3]/C
                         clock pessimism              0.577    11.238    
                         clock uncertainty           -0.076    11.162    
    SLICE_X53Y108        FDCE (Recov_fdce_C_CLR)     -0.405    10.757    m_kd/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                 10.742    

Slack (MET) :             10.788ns  (required time - arrival time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.195ns  (clk_out1_clk_wiz_0 rise@12.195ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.456ns (48.075%)  route 0.493ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 10.661 - 12.195 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.607    -0.933    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.477 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.493     0.015    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDPE                                         f  m_kd/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.195    12.195 r  
    E3                                                0.000    12.195 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.195    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.606 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.768    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.444 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.084    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.175 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        1.487    10.661    m_kd/clk_out1
    SLICE_X53Y108        FDPE                                         r  m_kd/kds_state_machine_reg[0]/C
                         clock pessimism              0.577    11.238    
                         clock uncertainty           -0.076    11.162    
    SLICE_X53Y108        FDPE (Recov_fdpe_C_PRE)     -0.359    10.803    m_kd/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                 10.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.972%)  route 0.173ns (55.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.557    -0.607    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.173    -0.294    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDCE                                         f  m_kd/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.826    -0.846    m_kd/clk_out1
    SLICE_X53Y108        FDCE                                         r  m_kd/kds_state_machine_reg[1]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    m_kd/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.972%)  route 0.173ns (55.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.557    -0.607    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.173    -0.294    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDCE                                         f  m_kd/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.826    -0.846    m_kd/clk_out1
    SLICE_X53Y108        FDCE                                         r  m_kd/kds_state_machine_reg[2]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    m_kd/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.972%)  route 0.173ns (55.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.557    -0.607    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.173    -0.294    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDCE                                         f  m_kd/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.826    -0.846    m_kd/clk_out1
    SLICE_X53Y108        FDCE                                         r  m_kd/kds_state_machine_reg[3]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.683    m_kd/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 m_kd/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Destination:            m_kd/kds_state_machine_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.098ns period=12.195ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.972%)  route 0.173ns (55.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.557    -0.607    m_kd/m_ps2read/clk_out1
    SLICE_X55Y109        FDRE                                         r  m_kd/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  m_kd/m_ps2read/parity_error_reg/Q
                         net (fo=5, routed)           0.173    -0.294    m_kd/m_ps2read_n_1
    SLICE_X53Y108        FDPE                                         f  m_kd/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst/inst/clkout1_buf/O
                         net (fo=1148, routed)        0.826    -0.846    m_kd/clk_out1
    SLICE_X53Y108        FDPE                                         r  m_kd/kds_state_machine_reg[0]/C
                         clock pessimism              0.255    -0.591    
    SLICE_X53Y108        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.686    m_kd/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.393    





