// Seed: 3804054775
`define pp_4 0
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    inout logic id_2,
    input id_3
);
endmodule
