Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
ERROR:HDLParsers:1202 - "F:/graduation/graduation.vhd" Line 59. Redeclaration of symbol div.
ERROR:HDLParsers:3367 - "F:/graduation/graduation.vhd" Line 144. 9 is not included in the index range, 8 downto 0, of array div.
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 184. parse error, unexpected THEN, expecting PIPE or ROW
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 211. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 234. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 258. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 263. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
ERROR:HDLParsers:1202 - "F:/graduation/graduation.vhd" Line 59. Redeclaration of symbol div.
ERROR:HDLParsers:3367 - "F:/graduation/graduation.vhd" Line 144. 9 is not included in the index range, 8 downto 0, of array div.
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 184. parse error, unexpected THEN, expecting PIPE or ROW
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 211. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 234. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 258. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 263. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
ERROR:HDLParsers:1202 - "F:/graduation/graduation.vhd" Line 59. Redeclaration of symbol div.
ERROR:HDLParsers:3367 - "F:/graduation/graduation.vhd" Line 144. 9 is not included in the index range, 8 downto 0, of array div.
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 184. parse error, unexpected THEN, expecting PIPE or ROW
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 211. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 234. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 258. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 266. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    7 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 184. parse error, unexpected THEN, expecting PIPE or ROW
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 211. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 234. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 258. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 266. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <Behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 168.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   5 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 10-bit up counter                 : 1
 6-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <io_ud> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1989 - Unit <graduation>: instances <address_tmp>, <a> of unit <LPM_DFF_8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <graduation>: instances <data_tmp>, <d> of unit <LPM_DFF_9> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch  <address_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_2> (without init value) has a constant value of 0 in block <graduation>.

Optimizing unit <graduation> ...


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Extracting independent architecture files...
Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl graduation.ngc graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 34 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Timing".

Release 7.1.04i - Timing Report Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for
analysis.
Path tracing .....
The number of paths traced: 89.


The number of paths traced: 179.

Checking for asynchronous logic...
No asynchronous logic found.
Generating TA GUI report ...
Generating detailed paths report ...

f:\graduation/graduation_html/tim/timing_report.htm has been created.




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 34 equations into 8 function blocks.....

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Timing".

Release 7.1.04i - Timing Report Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for
analysis.
Path tracing .....
The number of paths traced: 106.

.
The number of paths traced: 213.

Checking for asynchronous logic...
No asynchronous logic found.
Generating TA GUI report ...
Generating detailed paths report ...

f:\graduation/graduation_html/tim/timing_report.htm has been created.




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------





Project Navigator Auto-Make Log File
-------------------------------------




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 168.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 10-bit up counter                 : 1
 6-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <io_ud> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1989 - Unit <graduation>: instances <address_tmp>, <a> of unit <LPM_DFF_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <graduation>: instances <d>, <data_tmp> of unit <LPM_DFF_10> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch  <address_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_2> (without init value) has a constant value of 0 in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 34 equations into 8 function blocks.....

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 168.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 10-bit up counter                 : 1
 6-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 1
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <io_ud> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1710 - FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_2> (without init value) has a constant value of 0 in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 34 equations into 8 function blocks.....

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 10-bit up counter                 : 1
 6-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 1
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <io_ud> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1710 - FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_2> (without init value) has a constant value of 0 in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 34 equations into 8 function blocks.....

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 10-bit up counter                 : 1
 6-bit up counter                  : 1
# Registers                        : 5
 1-bit register                    : 3
 6-bit register                    : 1
 8-bit register                    : 1
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <io_ud> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1710 - FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_9> is unconnected in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 33 equations into 8 function blocks.....

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 10-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <graduation>: instances <address_tmp>, <a> of unit <LPM_DFF_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <graduation>: instances <d>, <data_tmp> of unit <LPM_DFF_10> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch  <address_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_9> is unconnected in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 39 equations into 8 function blocks.......

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 10-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <div_9> is unconnected in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 53 equations into 8 function blocks.........................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 10-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <div_9> is unconnected in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 53 equations into 8 function blocks.........................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 10-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 54 equations into 8 function blocks.............................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 7-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 2
 7-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 51 equations into 8 function blocks.......................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Architecture behavioral of Entity graduation is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 7-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 2
 7-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 51 equations into 8 function blocks.......................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 7-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 2
 7-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 51 equations into 8 function blocks.......................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 7-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 2
 7-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 51 equations into 8 function blocks..........................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 17-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 17-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 61 equations into 8 function blocks..........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 17-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 17-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 61 equations into 8 function blocks..........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 6-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 3
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 50 equations into 8 function blocks.......................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 8-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 2
 8-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 52 equations into 8 function blocks.........................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 16-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 16-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 60 equations into 8 function blocks..........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 20-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <div_16> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_17> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_19> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_18> is unconnected in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 60 equations into 8 function blocks..........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 21-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 21-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 65 equations into 8 function blocks...........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Architecture behavioral of Entity graduation is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 21-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 21-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 65 equations into 8 function blocks...........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 26-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 26-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 70 equations into 8 function blocks.........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 24-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 24-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 68 equations into 8 function blocks.........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 21-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 21-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 65 equations into 8 function blocks...........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 14-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 14-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 58 equations into 8 function blocks............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 9-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 6-bit up counter                  : 2
 9-bit up counter                  : 1
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 53 equations into 8 function blocks.........................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 25-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 25-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 69 equations into 8 function blocks.........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 26-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 26-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 70 equations into 8 function blocks.........

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 23-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 67 equations into 8 function blocks............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 23-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 67 equations into 8 function blocks............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 13-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 57 equations into 8 function blocks...............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 13-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 57 equations into 8 function blocks...............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 11-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 55 equations into 8 function blocks..............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0009> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 11-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <address_tmp_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <data_tmp_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <a_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 41 equations into 8 function blocks.......

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 205. parse error, unexpected IF, expecting WHEN
ERROR:HDLParsers:164 - "F:/graduation/graduation.vhd" Line 260. parse error, unexpected IF, expecting PROCESS
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:646 - Signal <output1> is assigned but never used.
WARNING:Xst:646 - Signal <output2> is assigned but never used.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 11-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 55 equations into 8 function blocks..............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_20> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_22> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_21> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks.............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_20> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_22> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_21> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks.............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_20> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_22> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_21> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks.............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Architecture behavioral of Entity graduation is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:1780 - Signal <keys> is never used or assigned.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_20> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_22> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_21> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks.............

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:647 - Input <dial> is never used.
WARNING:Xst:653 - Signal <keys> is used but never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 157.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 3
 11-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 7
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 2
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <graduation>: instances <address_tmp>, <a> of unit <LPM_DFF_9> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <graduation>: instances <d>, <data_tmp> of unit <LPM_DFF_10> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch  <address_tmp_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <d_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_0> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_1> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_tmp_2> (without init value) has a constant value of 0 in block <graduation>.

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'dial<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 41 equations into 8 function blocks.......

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
ERROR:HDLParsers:1202 - "F:/graduation/graduation.vhd" Line 69. Redeclaration of symbol fsk.
--> 

Total memory usage is 76240 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
WARNING:Xst:1780 - Signal <phase1> is never used or assigned.
WARNING:Xst:1780 - Signal <phase2> is never used or assigned.
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 23-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 23-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_20> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_22> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <state_21> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 21-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 21-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 79 equations into 8 function blocks....................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 16-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 16-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 81 equations into 8 function blocks.....................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 10-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 75 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 10-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 75 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 10-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 10-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ100.
ERROR:Cpld:832 - 'd<5>' is assigned to an invalid location ('P21') for this
   device.  This will prevent the design from fitting on the current device.
   'd<5>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'io_ud' is assigned to an invalid location ('P31') for this
   device.  This will prevent the design from fitting on the current device.
   'io_ud' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'wrb' is assigned to an invalid location ('P26') for this
   device.  This will prevent the design from fitting on the current device.
   'wrb' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'clk' is assigned to an invalid location ('P128') for this
   device.  This will prevent the design from fitting on the current device.
   'clk' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'dial<0>' is assigned to an invalid location ('P69') for this
   device.  This will prevent the design from fitting on the current device.
   'dial<0>' must be reassigned before attempting a re-fit.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
ERROR: Fit failed
Reason: 
Process "Fit" did not complete.





Started process "Generate Timing".

Release 7.1.04i - Timing Report Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for
analysis.
Path tracing ........
The number of paths traced: 632.

...
The number of paths traced: 1265.

Checking for asynchronous logic...
No asynchronous logic found.
Generating TA GUI report ...
Generating detailed paths report ...

f:\graduation/graduation_html/tim/timing_report.htm has been created.




Started process "Generate HTML report".

Release 7.1.04i - CPLD HTML Report Processor H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.






Project Navigator Auto-Make Log File
-------------------------------------




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 75 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "F:/graduation/graduation.vhd" is newer than current system time.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 13-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 13-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization...................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 79 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 16-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 16-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization...................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 82 equations into 8 function blocks.....................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Architecture behavioral of Entity graduation is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 16-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 16-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization...................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 82 equations into 8 function blocks.....................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 16-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 16-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 81 equations into 8 function blocks.....................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 9-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 20-bit up counter                 : 1
 6-bit up counter                  : 2
 9-bit up counter                  : 1
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 74 equations into 8 function blocks....................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 11-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 11-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 26-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 20-bit up counter                 : 1
 26-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_22> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_23> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_25> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_24> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_11> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_12> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_13> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_14> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_15> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_16> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_17> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_18> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_19> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_20> is unconnected in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_21> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 76 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 14-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 14-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_13> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 14-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 14-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_13> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..............
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 79 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 14-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 14-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_13> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..................
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 79 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 14-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 14-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_13> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..............
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 79 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 14-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 14-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1291 - FF/Latch <div_13> is unconnected in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..............
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 79 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 183.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 12-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 12-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..............
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 99.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 12-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 12-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Architecture behavioral of Entity graduation is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 99.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 12-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 12-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 99.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 12-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 12-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..............
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/graduation/graduation.vhd" in Library work.
Entity <graduation> compiled.
Entity <graduation> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <graduation> (Architecture <behavioral>).
Entity <graduation> analyzed. Unit <graduation> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <graduation>.
    Related source file is "F:/graduation/graduation.vhd".
    Found 1-bit register for signal <mst_rst>.
    Found 8-bit register for signal <d>.
    Found 6-bit register for signal <a>.
    Found 1-bit register for signal <io_ud>.
    Found 7-bit comparator lessequal for signal <$n0008> created at line 99.
    Found 6-bit register for signal <address_tmp>.
    Found 6-bit up counter for signal <count>.
    Found 8-bit register for signal <data_tmp>.
    Found 12-bit up counter for signal <div>.
    Found 6-bit up counter for signal <dount>.
    Found 1-bit register for signal <fskhold>.
    Found 8-bit register for signal <output1>.
    Found 8-bit register for signal <output2>.
    Found 20-bit up counter for signal <state>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Comparator(s).
Unit <graduation> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 4
 12-bit up counter                 : 1
 20-bit up counter                 : 1
 6-bit up counter                  : 2
# Registers                        : 9
 1-bit register                    : 3
 6-bit register                    : 2
 8-bit register                    : 4
# Comparators                      : 1
 7-bit comparator lessequal        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <output2_2> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_7> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_6> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_3> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_4> (without init value) has a constant value of 0 in block <graduation>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <output1_5> (without init value) has a constant value of 0 in block <graduation>.
Register <output2_0> equivalent to <output2_7> has been removed
Register <output1_1> equivalent to <output2_7> has been removed
Register <output2_3> equivalent to <output2_7> has been removed
Register <output1_2> equivalent to <output2_7> has been removed
Register <output2_4> equivalent to <output2_7> has been removed
Register <output2_5> equivalent to <output2_7> has been removed
Register <output2_6> equivalent to <output2_7> has been removed
Register <output1_0> equivalent to <output2_7> has been removed
Register <output2_1> equivalent to <output2_7> has been removed

Optimizing unit <graduation> ...




Started process "Translate".

Release 7.1.04i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc graduation.ucf -p xc9500xl graduation.ngc
graduation.ngd 

Reading NGO file 'F:/graduation/graduation.ngc' ...

Applying constraints in "graduation.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "graduation.ngd" ...

Writing NGDBUILD log file "graduation.bld"...

NGDBUILD done.




Started process "Fit".

Release 7.1.04i - CPLD Optimizer/Partitioner H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Considering device XC95144XL-5-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..............
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 78 equations into 8 function blocks...................................

Design graduation has been optimized and fit into device XC95144XL-5-TQ144.




Started process "Generate Programming File".

Release 7.1.04i - Programming File Generator H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

