Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: TOP0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP0.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP0"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : TOP0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/COUNTER_DIVIDER.vhd" in Library work.
Architecture behavioral of Entity counter_divider is up to date.
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/COUNTER.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/VGA_DRIVER_TOP.vhd" in Library work.
Architecture behavioral of Entity vga_driver_top is up to date.
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/ipcore_dir/ROM_RED.vhd" in Library work.
Architecture rom_red_a of Entity rom_red is up to date.
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/ipcore_dir/ROM_GREEN.vhd" in Library work.
Architecture rom_green_a of Entity rom_green is up to date.
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/ipcore_dir/ROM_BLUE.vhd" in Library work.
Architecture rom_blue_a of Entity rom_blue is up to date.
Compiling vhdl file "/media/sf_Ubuntu-Test/dip_ld7/TOP0.vhd" in Library work.
Entity <top0> compiled.
Entity <top0> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP0> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_DIVIDER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <VGA_DRIVER_TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_DIVIDER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER> in library <work> (architecture <behavioral>) with generics.
	N = 10


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP0> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/media/sf_Ubuntu-Test/dip_ld7/TOP0.vhd" line 128: Instantiating black box module <ROM_RED>.
WARNING:Xst:2211 - "/media/sf_Ubuntu-Test/dip_ld7/TOP0.vhd" line 133: Instantiating black box module <ROM_GREEN>.
WARNING:Xst:2211 - "/media/sf_Ubuntu-Test/dip_ld7/TOP0.vhd" line 138: Instantiating black box module <ROM_BLUE>.
WARNING:Xst:819 - "/media/sf_Ubuntu-Test/dip_ld7/TOP0.vhd" line 161: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ROM_RED_IMAGE_out>, <ROM_GREEN_IMAGE_out>, <ROM_BLUE_IMAGE_out>
INFO:Xst:2679 - Register <EN_COUNTER> in unit <TOP0> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <TOP0> analyzed. Unit <TOP0> generated.

Analyzing Entity <COUNTER_DIVIDER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/media/sf_Ubuntu-Test/dip_ld7/COUNTER_DIVIDER.vhd" line 15: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CntVal>
Entity <COUNTER_DIVIDER> analyzed. Unit <COUNTER_DIVIDER> generated.

Analyzing generic Entity <COUNTER.1> in library <work> (Architecture <behavioral>).
	N = 8
Entity <COUNTER.1> analyzed. Unit <COUNTER.1> generated.

Analyzing Entity <VGA_DRIVER_TOP> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/media/sf_Ubuntu-Test/dip_ld7/VGA_DRIVER_TOP.vhd" line 128: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <HSYNC_VAL>, <VSYNC_VAL>
Entity <VGA_DRIVER_TOP> analyzed. Unit <VGA_DRIVER_TOP> generated.

Analyzing generic Entity <COUNTER.2> in library <work> (Architecture <behavioral>).
	N = 10
Entity <COUNTER.2> analyzed. Unit <COUNTER.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <COUNTER_DIVIDER>.
    Related source file is "/media/sf_Ubuntu-Test/dip_ld7/COUNTER_DIVIDER.vhd".
    Found 2-bit up counter for signal <CntVal>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_DIVIDER> synthesized.


Synthesizing Unit <COUNTER_1>.
    Related source file is "/media/sf_Ubuntu-Test/dip_ld7/COUNTER.vhd".
    Found 9-bit up counter for signal <CntVal>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_1> synthesized.


Synthesizing Unit <COUNTER_2>.
    Related source file is "/media/sf_Ubuntu-Test/dip_ld7/COUNTER.vhd".
    Found 11-bit up counter for signal <CntVal>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_2> synthesized.


Synthesizing Unit <VGA_DRIVER_TOP>.
    Related source file is "/media/sf_Ubuntu-Test/dip_ld7/VGA_DRIVER_TOP.vhd".
    Found 12-bit comparator less for signal <B$cmp_lt0000> created at line 130.
    Found 12-bit comparator less for signal <B$cmp_lt0001> created at line 130.
    Found 12-bit comparator greatequal for signal <HSYNC$cmp_ge0000> created at line 112.
    Found 12-bit comparator less for signal <HSYNC$cmp_lt0000> created at line 112.
    Found 12-bit comparator greatequal for signal <VSYNC$cmp_ge0000> created at line 121.
    Found 12-bit comparator less for signal <VSYNC$cmp_lt0000> created at line 121.
    Summary:
	inferred   6 Comparator(s).
Unit <VGA_DRIVER_TOP> synthesized.


Synthesizing Unit <TOP0>.
    Related source file is "/media/sf_Ubuntu-Test/dip_ld7/TOP0.vhd".
WARNING:Xst:646 - Signal <V_VAL_TOP_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ROM_RED_IMAGE_out<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ROM_GREEN_IMAGE_out<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ROM_BLUE_IMAGE_out<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MARIO_WIDTH<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <MARIO_WIDTH<11:0>> is used but never assigned. This sourceless signal will be automatically connected to value 000000010000.
WARNING:Xst:1780 - Signal <MARIO_HEIGHT<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <MARIO_HEIGHT<11:0>> is used but never assigned. This sourceless signal will be automatically connected to value 000000100000.
    Found 12-bit comparator less for signal <Gin_Top$cmp_lt0000> created at line 165.
    Found 12-bit comparator less for signal <Gin_Top$cmp_lt0001> created at line 165.
    Summary:
	inferred   2 Comparator(s).
Unit <TOP0> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 11-bit up counter                                     : 2
 2-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Comparators                                          : 8
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM_RED.ngc>.
Reading core <ipcore_dir/ROM_GREEN.ngc>.
Reading core <ipcore_dir/ROM_BLUE.ngc>.
Loading core <ROM_RED> for timing and area information for instance <ROM_RED_IMAGE>.
Loading core <ROM_GREEN> for timing and area information for instance <ROM_GREEN_IMAGE>.
Loading core <ROM_BLUE> for timing and area information for instance <ROM_BLUE_IMAGE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 11-bit up counter                                     : 2
 2-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Comparators                                          : 8
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <COUNTER_DIVIDER_0/CntVal_1> of sequential type is unconnected in block <VGA_DRIVER_TOP>.
WARNING:Xst:2677 - Node <COUNTER_DIVIDER_0/CntVal_1> of sequential type is unconnected in block <TOP0>.

Optimizing unit <TOP0> ...

Optimizing unit <VGA_DRIVER_TOP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP0, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP0.ngr
Top Level Output File Name         : TOP0
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 369
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 27
#      LUT2                        : 20
#      LUT2_D                      : 1
#      LUT3                        : 53
#      LUT4                        : 136
#      MUXCY                       : 28
#      MUXF5                       : 48
#      MUXF6                       : 11
#      MUXF7                       : 2
#      VCC                         : 3
#      XORCY                       : 31
# FlipFlops/Latches                : 60
#      FD                          : 27
#      FDC                         : 11
#      FDCE                        : 22
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      133  out of   4656     2%  
 Number of Slice Flip Flops:             60  out of   9312     0%  
 Number of 4 input LUTs:                245  out of   9312     2%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+-----------------------------+-------+
Clock Signal                                | Clock buffer(FF name)       | Load  |
--------------------------------------------+-----------------------------+-------+
CLK                                         | BUFGP                       | 29    |
COUNTER_DIVIDER_0/CntVal_0                  | NONE(PIXEL_COUNTER/CntVal_0)| 9     |
VGA_DRIVER_TOP_0/COUNTER_DIVIDER_0/CntVal_01| BUFG                        | 22    |
--------------------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------+----------------------------------------------+-------+
Control Signal                                                           | Buffer(FF name)                              | Load  |
-------------------------------------------------------------------------+----------------------------------------------+-------+
NRESET_inv(VGA_DRIVER_TOP_0/NRESET_inv1_INV_0:O)                         | NONE(COUNTER_DIVIDER_0/CntVal_0)             | 11    |
VGA_DRIVER_TOP_0/HSYNC_RESET_inv(VGA_DRIVER_TOP_0/HSYNC_RESET_inv30_f5:O)| NONE(VGA_DRIVER_TOP_0/COUNTER_HSYNC/CntVal_0)| 11    |
VGA_DRIVER_TOP_0/VSYNC_RESET_inv(VGA_DRIVER_TOP_0/VSYNC_RESET_inv58:O)   | NONE(VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_0)| 11    |
-------------------------------------------------------------------------+----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.043ns (Maximum Frequency: 247.317MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.650ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.501ns (frequency: 399.888MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.501ns (Levels of Logic = 1)
  Source:            COUNTER_DIVIDER_0/CntVal_0 (FF)
  Destination:       COUNTER_DIVIDER_0/CntVal_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: COUNTER_DIVIDER_0/CntVal_0 to COUNTER_DIVIDER_0/CntVal_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.514   0.750  COUNTER_DIVIDER_0/CntVal_0 (COUNTER_DIVIDER_0/CntVal_0)
     INV:I->O              1   0.612   0.357  COUNTER_DIVIDER_0/Mcount_CntVal_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.268          COUNTER_DIVIDER_0/CntVal_0
    ----------------------------------------
    Total                      2.501ns (1.394ns logic, 1.107ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNTER_DIVIDER_0/CntVal_0'
  Clock period: 3.457ns (frequency: 289.272MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               3.457ns (Levels of Logic = 9)
  Source:            PIXEL_COUNTER/CntVal_1 (FF)
  Destination:       PIXEL_COUNTER/CntVal_8 (FF)
  Source Clock:      COUNTER_DIVIDER_0/CntVal_0 rising
  Destination Clock: COUNTER_DIVIDER_0/CntVal_0 rising

  Data Path: PIXEL_COUNTER/CntVal_1 to PIXEL_COUNTER/CntVal_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  PIXEL_COUNTER/CntVal_1 (PIXEL_COUNTER/CntVal_1)
     LUT1:I0->O            1   0.612   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<1>_rt (PIXEL_COUNTER/Mcount_CntVal_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<1> (PIXEL_COUNTER/Mcount_CntVal_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<2> (PIXEL_COUNTER/Mcount_CntVal_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<3> (PIXEL_COUNTER/Mcount_CntVal_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<4> (PIXEL_COUNTER/Mcount_CntVal_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<5> (PIXEL_COUNTER/Mcount_CntVal_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<6> (PIXEL_COUNTER/Mcount_CntVal_cy<6>)
     MUXCY:CI->O           0   0.051   0.000  PIXEL_COUNTER/Mcount_CntVal_cy<7> (PIXEL_COUNTER/Mcount_CntVal_cy<7>)
     XORCY:CI->O           1   0.699   0.000  PIXEL_COUNTER/Mcount_CntVal_xor<8> (Result<8>)
     FDC:D                     0.268          PIXEL_COUNTER/CntVal_8
    ----------------------------------------
    Total                      3.457ns (2.806ns logic, 0.651ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_DRIVER_TOP_0/COUNTER_DIVIDER_0/CntVal_01'
  Clock period: 4.043ns (frequency: 247.317MHz)
  Total number of paths / destination ports: 253 / 33
-------------------------------------------------------------------------
Delay:               4.043ns (Levels of Logic = 2)
  Source:            VGA_DRIVER_TOP_0/COUNTER_HSYNC/CntVal_2 (FF)
  Destination:       VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_10 (FF)
  Source Clock:      VGA_DRIVER_TOP_0/COUNTER_DIVIDER_0/CntVal_01 rising
  Destination Clock: VGA_DRIVER_TOP_0/COUNTER_DIVIDER_0/CntVal_01 rising

  Data Path: VGA_DRIVER_TOP_0/COUNTER_HSYNC/CntVal_2 to VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  VGA_DRIVER_TOP_0/COUNTER_HSYNC/CntVal_2 (VGA_DRIVER_TOP_0/COUNTER_HSYNC/CntVal_2)
     LUT4:I0->O            1   0.612   0.426  VGA_DRIVER_TOP_0/VSYNC_H_PERIOD_OUT_cmp_eq0000_SW0_SW0 (N9)
     LUT4:I1->O           11   0.612   0.793  VGA_DRIVER_TOP_0/VSYNC_H_PERIOD_OUT_cmp_eq0000 (VGA_DRIVER_TOP_0/VSYNC_H_PERIOD_OUT)
     FDCE:CE                   0.483          VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_0
    ----------------------------------------
    Total                      4.043ns (2.221ns logic, 1.822ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DRIVER_TOP_0/COUNTER_DIVIDER_0/CntVal_01'
  Total number of paths / destination ports: 68 / 5
-------------------------------------------------------------------------
Offset:              7.639ns (Levels of Logic = 4)
  Source:            VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_5 (FF)
  Destination:       B (PAD)
  Source Clock:      VGA_DRIVER_TOP_0/COUNTER_DIVIDER_0/CntVal_01 rising

  Data Path: VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_5 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.651  VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_5 (VGA_DRIVER_TOP_0/COUNTER_VSYNC/CntVal_5)
     LUT4:I0->O            1   0.612   0.509  VGA_DRIVER_TOP_0/B212 (VGA_DRIVER_TOP_0/B212)
     LUT4:I0->O            3   0.612   0.603  VGA_DRIVER_TOP_0/B242 (VGA_DRIVER_TOP_0/N2)
     LUT4:I0->O            1   0.612   0.357  VGA_DRIVER_TOP_0/G23 (G_OBUF)
     OBUF:I->O                 3.169          G_OBUF (G)
    ----------------------------------------
    Total                      7.639ns (5.519ns logic, 2.120ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 265 / 3
-------------------------------------------------------------------------
Offset:              10.650ns (Levels of Logic = 9)
  Source:            ROM_BLUE_IMAGE/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg_0 (FF)
  Destination:       B (PAD)
  Source Clock:      CLK rising

  Data Path: ROM_BLUE_IMAGE/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg_0 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.514   1.224  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg_0 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg<0>)
     LUT3:I0->O            2   0.612   0.532  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000391 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000039)
     LUT3:I0->O            1   0.612   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_12 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_12)
     MUXF5:I0->O           1   0.278   0.426  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_10_f5 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_10_f5)
     LUT3:I1->O            1   0.612   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_7 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_7)
     MUXF5:I1->O           1   0.278   0.387  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_6_f5 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom0000431_6_f5)
     LUT3:I2->O            1   0.612   0.426  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/a_reg<8>2 (spo<2>)
     end scope: 'ROM_BLUE_IMAGE'
     LUT3:I1->O            1   0.612   0.357  VGA_DRIVER_TOP_0/B1 (B_OBUF)
     OBUF:I->O                 3.169          B_OBUF (B)
    ----------------------------------------
    Total                     10.650ns (7.299ns logic, 3.351ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 6.34 secs
 
--> 


Total memory usage is 518504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

