#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Jan 21 13:11:23 2020
# Process ID: 9349
# Log file: /home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/planAhead_run_1/planAhead.log
# Journal file: /home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/pa.fromNcd.tcl
# create_project -name V2_Project_Calc -dir "/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/planAhead_run_2" -part xc3s100ecp132-4
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis} }
# set_property target_constrs_file "xtop.ucf" [current_fileset -constrset]
Adding file '/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ucf' to fileset 'constrs_1'
# add_files [list {xtop.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xtop.ngc ...
WARNING:NetListWriters:298 - No output is written to xtop.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus controller/imm<9 : 0> on block xtop is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file xtop.edif ...
ngc2edif: Total memory usage is 107812 kilobytes

Parsing EDIF File [./planAhead_run_2/V2_Project_Calc.data/cache/xtop_ngc_bc15a104.edif]
Finished Parsing EDIF File [./planAhead_run_2/V2_Project_Calc.data/cache/xtop_ngc_bc15a104.edif]
INFO: [Designutils 20-910] Reading macro library /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'xtop' is not ideal for floorplanning, since the cellview 'xtop' defined in file 'xtop.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /home/andre/XILINK/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ucf]
Finished Parsing UCF File [/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 24f41c09
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2839.594 ; gain = 117.074
# read_xdl -file "/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s100e.nph' in environment /home/andre/XILINK/14.7/ISE_DS/ISE/.
   "xtop" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
Successfully converted design '/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ncd' to '/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.ncd
INFO: [Designutils 20-671] Placed 1686 instances
read_xdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.594 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/xtop.twx\": $eInfo"
# }
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/andre/Documents/SEC_CALC/testes/V2_Project_Calc_WorkingInThis/planAhead_pid9349.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jan 21 13:15:54 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
