//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Sun Jul 26 12:56:54 2015
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Wed Dec  9 21:02:08 2015
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 9
`define MEMORY_CONTROLLER_TAG_SIZE 9
// @gData = internal global [192 x i8] zeroinitializer, align 1
`define TAG_g_gData `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_gData_a {`TAG_g_gData, 23'd0}
// @gDigest = internal global [8 x i32] zeroinitializer, align 4
`define TAG_g_gDigest `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_gDigest_a {`TAG_g_gDigest, 23'd0}
// @k = internal constant [64 x i32] [i32 1116352408, i32 1899447441, i32 -1245643825, i32 -373957723, i32 961987163, i32 1508970993, i32 -1841331548, i32 -1424204075, i32 -670586216, i32 310598401, i32 ...
`define TAG_g_k `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_k_a {`TAG_g_k, 23'd0}
// @main.msg = private unnamed_addr constant [64 x i8] c"the quick brown fox jumped over the lazy dog12345678901234567890", align 1
`define TAG_g_mainmsg `MEMORY_CONTROLLER_TAG_SIZE'd5
`define TAG_g_mainmsg_a {`TAG_g_mainmsg, 23'd0}
//   %1 = alloca i32, align 4
`define TAG_legup_memcpy_1_0_1 `MEMORY_CONTROLLER_TAG_SIZE'd8
`define TAG_legup_memcpy_1_0_1_a {`TAG_legup_memcpy_1_0_1, 23'd0}
//   %dt = alloca i8*, align 4
`define TAG_legup_memcpy_1_0_dt `MEMORY_CONTROLLER_TAG_SIZE'd9
`define TAG_legup_memcpy_1_0_dt_a {`TAG_legup_memcpy_1_0_dt, 23'd0}
//   %st = alloca i8*, align 4
`define TAG_legup_memcpy_1_0_st `MEMORY_CONTROLLER_TAG_SIZE'd10
`define TAG_legup_memcpy_1_0_st_a {`TAG_legup_memcpy_1_0_st, 23'd0}
//   %msg = alloca [64 x i8], align 1
`define TAG_main_0_msg `MEMORY_CONTROLLER_TAG_SIZE'd7
`define TAG_main_0_msg_a {`TAG_main_0_msg, 23'd0}
//   %W = alloca [64 x i32], align 4
`define TAG_outerloop_0_W `MEMORY_CONTROLLER_TAG_SIZE'd6
`define TAG_outerloop_0_W_a {`TAG_outerloop_0_W, 23'd0}

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

`timescale 1 ns / 1 ns
module top
	(
		clk,
		reset,
		start,
		finish,
		waitrequest,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
input waitrequest;
output wire [31:0] return_val;
wire memory_controller_waitrequest;
wire memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
wire memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
wire [1:0] memory_controller_size_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;

wire memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
wire memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
wire [1:0] memory_controller_size_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;

/* synthesis translate_off */
assign memory_controller_waitrequest = waitrequest;
/* synthesis translate_on */

memory_controller memory_controller_inst (
	.clk( clk ),
	.memory_controller_enable_a( memory_controller_enable_a ),
	.memory_controller_enable_b( memory_controller_enable_b ),
	.memory_controller_address_a( memory_controller_address_a ),
	.memory_controller_address_b( memory_controller_address_b ),
	.memory_controller_write_enable_a( memory_controller_write_enable_a ),
	.memory_controller_write_enable_b( memory_controller_write_enable_b ),
	.memory_controller_in_a( memory_controller_in_a ),
	.memory_controller_in_b( memory_controller_in_b ),
	.memory_controller_size_a( memory_controller_size_a ),
	.memory_controller_size_b( memory_controller_size_b ),
	.memory_controller_waitrequest( memory_controller_waitrequest ),
	.memory_controller_out_reg_a( memory_controller_out_a ),
	.memory_controller_out_reg_b( memory_controller_out_b )
);

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_waitrequest(memory_controller_waitrequest),
	.memory_controller_enable_a(memory_controller_enable_a),
	.memory_controller_address_a(memory_controller_address_a),
	.memory_controller_write_enable_a(memory_controller_write_enable_a),
	.memory_controller_in_a(memory_controller_in_a),
	.memory_controller_size_a(memory_controller_size_a),
	.memory_controller_out_a(memory_controller_out_a),
	.memory_controller_enable_b(memory_controller_enable_b),
	.memory_controller_address_b(memory_controller_address_b),
	.memory_controller_write_enable_b(memory_controller_write_enable_b),
	.memory_controller_in_b(memory_controller_in_b),
	.memory_controller_size_b(memory_controller_size_b),
	.memory_controller_out_b(memory_controller_out_b)
);

endmodule

`timescale 1 ns / 1 ns
module memory_controller
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] k_address_a;
reg [5:0] k_address_b;
reg k_write_enable_a;
reg k_write_enable_b;
reg [31:0] k_in_a;
reg [31:0] k_in_b;
wire [31:0] k_out_a;
wire [31:0] k_out_b;

// @k = internal constant [64 x i32] [i32 1116352408, i32 1899447441, i32 -1245643825, i32 -373957723, i32 961987163, i32 1508970993, i32 -1841331548, i32 -1424204075, i32 -670586216, i32 310598401, i32 ...
rom_dual_port k (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( k_address_a ),
	.address_b( k_address_b ),
	.q_a( k_out_a ),
	.q_b( k_out_b)
);
defparam k.width_a = 32;
defparam k.width_b = 32;
defparam k.widthad_a = 6;
defparam k.widthad_b = 6;
defparam k.numwords_a = 64;
defparam k.numwords_b = 64;
defparam k.latency = ram_latency;
defparam k.init_file = "k.mif";

reg [7:0] gData_address_a;
reg [7:0] gData_address_b;
reg gData_write_enable_a;
reg gData_write_enable_b;
reg [7:0] gData_in_a;
reg [7:0] gData_in_b;
wire [7:0] gData_out_a;
wire [7:0] gData_out_b;

// @gData = internal global [192 x i8] zeroinitializer, align 1
ram_dual_port gData (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( gData_address_a ),
	.address_b( gData_address_b ),
	.wren_a( gData_write_enable_a ),
	.wren_b( gData_write_enable_b ),
	.data_a( gData_in_a ),
	.data_b( gData_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( gData_out_a ),
	.q_b( gData_out_b)
);
defparam gData.width_a = 8;
defparam gData.width_b = 8;
defparam gData.widthad_a = 8;
defparam gData.widthad_b = 8;
defparam gData.width_be_a = 1;
defparam gData.width_be_b = 1;
defparam gData.numwords_a = 192;
defparam gData.numwords_b = 192;
defparam gData.latency = ram_latency;
defparam gData.init_file = "gData.mif";

reg [2:0] gDigest_address_a;
reg [2:0] gDigest_address_b;
reg gDigest_write_enable_a;
reg gDigest_write_enable_b;
reg [31:0] gDigest_in_a;
reg [31:0] gDigest_in_b;
wire [31:0] gDigest_out_a;
wire [31:0] gDigest_out_b;

// @gDigest = internal global [8 x i32] zeroinitializer, align 4
ram_dual_port gDigest (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( gDigest_address_a ),
	.address_b( gDigest_address_b ),
	.wren_a( gDigest_write_enable_a ),
	.wren_b( gDigest_write_enable_b ),
	.data_a( gDigest_in_a ),
	.data_b( gDigest_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( gDigest_out_a ),
	.q_b( gDigest_out_b)
);
defparam gDigest.width_a = 32;
defparam gDigest.width_b = 32;
defparam gDigest.widthad_a = 3;
defparam gDigest.widthad_b = 3;
defparam gDigest.width_be_a = 1;
defparam gDigest.width_be_b = 1;
defparam gDigest.numwords_a = 8;
defparam gDigest.numwords_b = 8;
defparam gDigest.latency = ram_latency;
defparam gDigest.init_file = "gDigest.mif";

reg [5:0] mainmsg_address_a;
reg [5:0] mainmsg_address_b;
reg mainmsg_write_enable_a;
reg mainmsg_write_enable_b;
reg [7:0] mainmsg_in_a;
reg [7:0] mainmsg_in_b;
wire [7:0] mainmsg_out_a;
wire [7:0] mainmsg_out_b;

// @main.msg = private unnamed_addr constant [64 x i8] c"the quick brown fox jumped over the lazy dog12345678901234567890", align 1
rom_dual_port mainmsg (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( mainmsg_address_a ),
	.address_b( mainmsg_address_b ),
	.q_a( mainmsg_out_a ),
	.q_b( mainmsg_out_b)
);
defparam mainmsg.width_a = 8;
defparam mainmsg.width_b = 8;
defparam mainmsg.widthad_a = 6;
defparam mainmsg.widthad_b = 6;
defparam mainmsg.numwords_a = 64;
defparam mainmsg.numwords_b = 64;
defparam mainmsg.latency = ram_latency;
defparam mainmsg.init_file = "mainmsg.mif";

reg [5:0] outerloop_0_W_address_a;
reg [5:0] outerloop_0_W_address_b;
reg outerloop_0_W_write_enable_a;
reg outerloop_0_W_write_enable_b;
reg [31:0] outerloop_0_W_in_a;
reg [31:0] outerloop_0_W_in_b;
wire [31:0] outerloop_0_W_out_a;
wire [31:0] outerloop_0_W_out_b;

//   %W = alloca [64 x i32], align 4
ram_dual_port outerloop_0_W (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( outerloop_0_W_address_a ),
	.address_b( outerloop_0_W_address_b ),
	.wren_a( outerloop_0_W_write_enable_a ),
	.wren_b( outerloop_0_W_write_enable_b ),
	.data_a( outerloop_0_W_in_a ),
	.data_b( outerloop_0_W_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( outerloop_0_W_out_a ),
	.q_b( outerloop_0_W_out_b)
);
defparam outerloop_0_W.width_a = 32;
defparam outerloop_0_W.width_b = 32;
defparam outerloop_0_W.widthad_a = 6;
defparam outerloop_0_W.widthad_b = 6;
defparam outerloop_0_W.width_be_a = 1;
defparam outerloop_0_W.width_be_b = 1;
defparam outerloop_0_W.numwords_a = 64;
defparam outerloop_0_W.numwords_b = 64;
defparam outerloop_0_W.latency = ram_latency;

reg [5:0] main_0_msg_address_a;
reg [5:0] main_0_msg_address_b;
reg main_0_msg_write_enable_a;
reg main_0_msg_write_enable_b;
reg [7:0] main_0_msg_in_a;
reg [7:0] main_0_msg_in_b;
wire [7:0] main_0_msg_out_a;
wire [7:0] main_0_msg_out_b;

//   %msg = alloca [64 x i8], align 1
ram_dual_port main_0_msg (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_0_msg_address_a ),
	.address_b( main_0_msg_address_b ),
	.wren_a( main_0_msg_write_enable_a ),
	.wren_b( main_0_msg_write_enable_b ),
	.data_a( main_0_msg_in_a ),
	.data_b( main_0_msg_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( main_0_msg_out_a ),
	.q_b( main_0_msg_out_b)
);
defparam main_0_msg.width_a = 8;
defparam main_0_msg.width_b = 8;
defparam main_0_msg.widthad_a = 6;
defparam main_0_msg.widthad_b = 6;
defparam main_0_msg.width_be_a = 1;
defparam main_0_msg.width_be_b = 1;
defparam main_0_msg.numwords_a = 64;
defparam main_0_msg.numwords_b = 64;
defparam main_0_msg.latency = ram_latency;

reg [0:0] legup_memcpy_1_0_1_address_a;
reg [0:0] legup_memcpy_1_0_1_address_b;
reg legup_memcpy_1_0_1_write_enable_a;
reg legup_memcpy_1_0_1_write_enable_b;
reg [31:0] legup_memcpy_1_0_1_in_a;
reg [31:0] legup_memcpy_1_0_1_in_b;
wire [31:0] legup_memcpy_1_0_1_out_a;
wire [31:0] legup_memcpy_1_0_1_out_b;

//   %1 = alloca i32, align 4
ram_dual_port legup_memcpy_1_0_1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_1_0_1_address_a ),
	.address_b( legup_memcpy_1_0_1_address_b ),
	.wren_a( legup_memcpy_1_0_1_write_enable_a ),
	.wren_b( legup_memcpy_1_0_1_write_enable_b ),
	.data_a( legup_memcpy_1_0_1_in_a ),
	.data_b( legup_memcpy_1_0_1_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_1_0_1_out_a ),
	.q_b( legup_memcpy_1_0_1_out_b)
);
defparam legup_memcpy_1_0_1.width_a = 32;
defparam legup_memcpy_1_0_1.width_b = 32;
defparam legup_memcpy_1_0_1.widthad_a = 1;
defparam legup_memcpy_1_0_1.widthad_b = 1;
defparam legup_memcpy_1_0_1.width_be_a = 1;
defparam legup_memcpy_1_0_1.width_be_b = 1;
defparam legup_memcpy_1_0_1.numwords_a = 1;
defparam legup_memcpy_1_0_1.numwords_b = 1;
defparam legup_memcpy_1_0_1.latency = ram_latency;

reg [0:0] legup_memcpy_1_0_dt_address_a;
reg [0:0] legup_memcpy_1_0_dt_address_b;
reg legup_memcpy_1_0_dt_write_enable_a;
reg legup_memcpy_1_0_dt_write_enable_b;
reg [31:0] legup_memcpy_1_0_dt_in_a;
reg [31:0] legup_memcpy_1_0_dt_in_b;
wire [31:0] legup_memcpy_1_0_dt_out_a;
wire [31:0] legup_memcpy_1_0_dt_out_b;

//   %dt = alloca i8*, align 4
ram_dual_port legup_memcpy_1_0_dt (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_1_0_dt_address_a ),
	.address_b( legup_memcpy_1_0_dt_address_b ),
	.wren_a( legup_memcpy_1_0_dt_write_enable_a ),
	.wren_b( legup_memcpy_1_0_dt_write_enable_b ),
	.data_a( legup_memcpy_1_0_dt_in_a ),
	.data_b( legup_memcpy_1_0_dt_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_1_0_dt_out_a ),
	.q_b( legup_memcpy_1_0_dt_out_b)
);
defparam legup_memcpy_1_0_dt.width_a = 32;
defparam legup_memcpy_1_0_dt.width_b = 32;
defparam legup_memcpy_1_0_dt.widthad_a = 1;
defparam legup_memcpy_1_0_dt.widthad_b = 1;
defparam legup_memcpy_1_0_dt.width_be_a = 1;
defparam legup_memcpy_1_0_dt.width_be_b = 1;
defparam legup_memcpy_1_0_dt.numwords_a = 1;
defparam legup_memcpy_1_0_dt.numwords_b = 1;
defparam legup_memcpy_1_0_dt.latency = ram_latency;

reg [0:0] legup_memcpy_1_0_st_address_a;
reg [0:0] legup_memcpy_1_0_st_address_b;
reg legup_memcpy_1_0_st_write_enable_a;
reg legup_memcpy_1_0_st_write_enable_b;
reg [31:0] legup_memcpy_1_0_st_in_a;
reg [31:0] legup_memcpy_1_0_st_in_b;
wire [31:0] legup_memcpy_1_0_st_out_a;
wire [31:0] legup_memcpy_1_0_st_out_b;

//   %st = alloca i8*, align 4
ram_dual_port legup_memcpy_1_0_st (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_1_0_st_address_a ),
	.address_b( legup_memcpy_1_0_st_address_b ),
	.wren_a( legup_memcpy_1_0_st_write_enable_a ),
	.wren_b( legup_memcpy_1_0_st_write_enable_b ),
	.data_a( legup_memcpy_1_0_st_in_a ),
	.data_b( legup_memcpy_1_0_st_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_1_0_st_out_a ),
	.q_b( legup_memcpy_1_0_st_out_b)
);
defparam legup_memcpy_1_0_st.width_a = 32;
defparam legup_memcpy_1_0_st.width_b = 32;
defparam legup_memcpy_1_0_st.widthad_a = 1;
defparam legup_memcpy_1_0_st.widthad_b = 1;
defparam legup_memcpy_1_0_st.width_be_a = 1;
defparam legup_memcpy_1_0_st.width_be_b = 1;
defparam legup_memcpy_1_0_st.numwords_a = 1;
defparam legup_memcpy_1_0_st.numwords_b = 1;
defparam legup_memcpy_1_0_st.latency = ram_latency;
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_k_a;
assign select_k_a = (tag_a == `TAG_g_k);
reg [ram_latency:0] select_k_reg_a;
wire [31:0] memory_controller_k_out_a;
assign memory_controller_k_out_a = {32{ select_k_reg_a[ram_latency]}} & k_out_a;

wire select_gData_a;
assign select_gData_a = (tag_a == `TAG_g_gData);
reg [ram_latency:0] select_gData_reg_a;
wire [7:0] memory_controller_gData_out_a;
assign memory_controller_gData_out_a = {8{ select_gData_reg_a[ram_latency]}} & gData_out_a;

wire select_gDigest_a;
assign select_gDigest_a = (tag_a == `TAG_g_gDigest);
reg [ram_latency:0] select_gDigest_reg_a;
wire [31:0] memory_controller_gDigest_out_a;
assign memory_controller_gDigest_out_a = {32{ select_gDigest_reg_a[ram_latency]}} & gDigest_out_a;

wire select_mainmsg_a;
assign select_mainmsg_a = (tag_a == `TAG_g_mainmsg);
reg [ram_latency:0] select_mainmsg_reg_a;
wire [7:0] memory_controller_mainmsg_out_a;
assign memory_controller_mainmsg_out_a = {8{ select_mainmsg_reg_a[ram_latency]}} & mainmsg_out_a;

wire select_outerloop_0_W_a;
assign select_outerloop_0_W_a = (tag_a == `TAG_outerloop_0_W);
reg [ram_latency:0] select_outerloop_0_W_reg_a;
wire [31:0] memory_controller_outerloop_0_W_out_a;
assign memory_controller_outerloop_0_W_out_a = {32{ select_outerloop_0_W_reg_a[ram_latency]}} & outerloop_0_W_out_a;

wire select_main_0_msg_a;
assign select_main_0_msg_a = (tag_a == `TAG_main_0_msg);
reg [ram_latency:0] select_main_0_msg_reg_a;
wire [7:0] memory_controller_main_0_msg_out_a;
assign memory_controller_main_0_msg_out_a = {8{ select_main_0_msg_reg_a[ram_latency]}} & main_0_msg_out_a;

wire select_legup_memcpy_1_0_1_a;
assign select_legup_memcpy_1_0_1_a = (tag_a == `TAG_legup_memcpy_1_0_1);
reg [ram_latency:0] select_legup_memcpy_1_0_1_reg_a;
wire [31:0] memory_controller_legup_memcpy_1_0_1_out_a;
assign memory_controller_legup_memcpy_1_0_1_out_a = {32{ select_legup_memcpy_1_0_1_reg_a[ram_latency]}} & legup_memcpy_1_0_1_out_a;

wire select_legup_memcpy_1_0_dt_a;
assign select_legup_memcpy_1_0_dt_a = (tag_a == `TAG_legup_memcpy_1_0_dt);
reg [ram_latency:0] select_legup_memcpy_1_0_dt_reg_a;
wire [31:0] memory_controller_legup_memcpy_1_0_dt_out_a;
assign memory_controller_legup_memcpy_1_0_dt_out_a = {32{ select_legup_memcpy_1_0_dt_reg_a[ram_latency]}} & legup_memcpy_1_0_dt_out_a;

wire select_legup_memcpy_1_0_st_a;
assign select_legup_memcpy_1_0_st_a = (tag_a == `TAG_legup_memcpy_1_0_st);
reg [ram_latency:0] select_legup_memcpy_1_0_st_reg_a;
wire [31:0] memory_controller_legup_memcpy_1_0_st_out_a;
assign memory_controller_legup_memcpy_1_0_st_out_a = {32{ select_legup_memcpy_1_0_st_reg_a[ram_latency]}} & legup_memcpy_1_0_st_out_a;

always @(*)
begin
	k_address_a = memory_controller_address_a [6-1+2:2] & {6{select_k_a}};
	k_write_enable_a = memory_controller_write_enable_a & select_k_a;
	k_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	gData_address_a = memory_controller_address_a [8-1+0:0] & {8{select_gData_a}};
	gData_write_enable_a = memory_controller_write_enable_a & select_gData_a;
	gData_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	gDigest_address_a = memory_controller_address_a [3-1+2:2] & {3{select_gDigest_a}};
	gDigest_write_enable_a = memory_controller_write_enable_a & select_gDigest_a;
	gDigest_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	mainmsg_address_a = memory_controller_address_a [6-1+0:0] & {6{select_mainmsg_a}};
	mainmsg_write_enable_a = memory_controller_write_enable_a & select_mainmsg_a;
	mainmsg_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	outerloop_0_W_address_a = memory_controller_address_a [6-1+2:2] & {6{select_outerloop_0_W_a}};
	outerloop_0_W_write_enable_a = memory_controller_write_enable_a & select_outerloop_0_W_a;
	outerloop_0_W_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	main_0_msg_address_a = memory_controller_address_a [6-1+0:0] & {6{select_main_0_msg_a}};
	main_0_msg_write_enable_a = memory_controller_write_enable_a & select_main_0_msg_a;
	main_0_msg_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	legup_memcpy_1_0_1_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_1_0_1_a}};
	legup_memcpy_1_0_1_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_1_0_1_a;
	legup_memcpy_1_0_1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_1_0_dt_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_1_0_dt_a}};
	legup_memcpy_1_0_dt_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_1_0_dt_a;
	legup_memcpy_1_0_dt_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_1_0_st_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_1_0_st_a}};
	legup_memcpy_1_0_st_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_1_0_st_a;
	legup_memcpy_1_0_st_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
	select_not_struct_a [2:0] = 3'b0 | {2{select_k_reg_a[ram_latency]}} | {2{select_gDigest_reg_a[ram_latency]}} | {2{select_outerloop_0_W_reg_a[ram_latency]}} | {2{select_legup_memcpy_1_0_1_reg_a[ram_latency]}} | {2{select_legup_memcpy_1_0_dt_reg_a[ram_latency]}} | {2{select_legup_memcpy_1_0_st_reg_a[ram_latency]}};
	if (prevAddr_a[2:0] & select_not_struct_a[2:0] != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_a_and[0] = prevSize_a[1] | prevSize_a[0];
	prevSize_a_and[1] = prevSize_a[1];
	prevSize_a_and[2] = prevSize_a[1] & prevSize_a[0];
	if ((prevAddr_a & prevSize_a_and) != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
	memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_k_out_a | memory_controller_gData_out_a | memory_controller_gDigest_out_a | memory_controller_mainmsg_out_a | memory_controller_outerloop_0_W_out_a | memory_controller_main_0_msg_out_a | memory_controller_legup_memcpy_1_0_1_out_a | memory_controller_legup_memcpy_1_0_dt_out_a | memory_controller_legup_memcpy_1_0_st_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_k_reg_a[j+1] <= select_k_reg_a[j];
select_gData_reg_a[j+1] <= select_gData_reg_a[j];
select_gDigest_reg_a[j+1] <= select_gDigest_reg_a[j];
select_mainmsg_reg_a[j+1] <= select_mainmsg_reg_a[j];
select_outerloop_0_W_reg_a[j+1] <= select_outerloop_0_W_reg_a[j];
select_main_0_msg_reg_a[j+1] <= select_main_0_msg_reg_a[j];
select_legup_memcpy_1_0_1_reg_a[j+1] <= select_legup_memcpy_1_0_1_reg_a[j];
select_legup_memcpy_1_0_dt_reg_a[j+1] <= select_legup_memcpy_1_0_dt_reg_a[j];
select_legup_memcpy_1_0_st_reg_a[j+1] <= select_legup_memcpy_1_0_st_reg_a[j];
end
always @(*)
begin
select_k_reg_a[0] <= select_k_a;
select_gData_reg_a[0] <= select_gData_a;
select_gDigest_reg_a[0] <= select_gDigest_a;
select_mainmsg_reg_a[0] <= select_mainmsg_a;
select_outerloop_0_W_reg_a[0] <= select_outerloop_0_W_a;
select_main_0_msg_reg_a[0] <= select_main_0_msg_a;
select_legup_memcpy_1_0_1_reg_a[0] <= select_legup_memcpy_1_0_1_a;
select_legup_memcpy_1_0_dt_reg_a[0] <= select_legup_memcpy_1_0_dt_a;
select_legup_memcpy_1_0_st_reg_a[0] <= select_legup_memcpy_1_0_st_a;
end

reg [2:0] select_not_struct_b;

wire select_k_b;
assign select_k_b = (tag_b == `TAG_g_k);
reg [ram_latency:0] select_k_reg_b;
wire [31:0] memory_controller_k_out_b;
assign memory_controller_k_out_b = {32{ select_k_reg_b[ram_latency]}} & k_out_b;

wire select_gData_b;
assign select_gData_b = (tag_b == `TAG_g_gData);
reg [ram_latency:0] select_gData_reg_b;
wire [7:0] memory_controller_gData_out_b;
assign memory_controller_gData_out_b = {8{ select_gData_reg_b[ram_latency]}} & gData_out_b;

wire select_gDigest_b;
assign select_gDigest_b = (tag_b == `TAG_g_gDigest);
reg [ram_latency:0] select_gDigest_reg_b;
wire [31:0] memory_controller_gDigest_out_b;
assign memory_controller_gDigest_out_b = {32{ select_gDigest_reg_b[ram_latency]}} & gDigest_out_b;

wire select_mainmsg_b;
assign select_mainmsg_b = (tag_b == `TAG_g_mainmsg);
reg [ram_latency:0] select_mainmsg_reg_b;
wire [7:0] memory_controller_mainmsg_out_b;
assign memory_controller_mainmsg_out_b = {8{ select_mainmsg_reg_b[ram_latency]}} & mainmsg_out_b;

wire select_outerloop_0_W_b;
assign select_outerloop_0_W_b = (tag_b == `TAG_outerloop_0_W);
reg [ram_latency:0] select_outerloop_0_W_reg_b;
wire [31:0] memory_controller_outerloop_0_W_out_b;
assign memory_controller_outerloop_0_W_out_b = {32{ select_outerloop_0_W_reg_b[ram_latency]}} & outerloop_0_W_out_b;

wire select_main_0_msg_b;
assign select_main_0_msg_b = (tag_b == `TAG_main_0_msg);
reg [ram_latency:0] select_main_0_msg_reg_b;
wire [7:0] memory_controller_main_0_msg_out_b;
assign memory_controller_main_0_msg_out_b = {8{ select_main_0_msg_reg_b[ram_latency]}} & main_0_msg_out_b;

wire select_legup_memcpy_1_0_1_b;
assign select_legup_memcpy_1_0_1_b = (tag_b == `TAG_legup_memcpy_1_0_1);
reg [ram_latency:0] select_legup_memcpy_1_0_1_reg_b;
wire [31:0] memory_controller_legup_memcpy_1_0_1_out_b;
assign memory_controller_legup_memcpy_1_0_1_out_b = {32{ select_legup_memcpy_1_0_1_reg_b[ram_latency]}} & legup_memcpy_1_0_1_out_b;

wire select_legup_memcpy_1_0_dt_b;
assign select_legup_memcpy_1_0_dt_b = (tag_b == `TAG_legup_memcpy_1_0_dt);
reg [ram_latency:0] select_legup_memcpy_1_0_dt_reg_b;
wire [31:0] memory_controller_legup_memcpy_1_0_dt_out_b;
assign memory_controller_legup_memcpy_1_0_dt_out_b = {32{ select_legup_memcpy_1_0_dt_reg_b[ram_latency]}} & legup_memcpy_1_0_dt_out_b;

wire select_legup_memcpy_1_0_st_b;
assign select_legup_memcpy_1_0_st_b = (tag_b == `TAG_legup_memcpy_1_0_st);
reg [ram_latency:0] select_legup_memcpy_1_0_st_reg_b;
wire [31:0] memory_controller_legup_memcpy_1_0_st_out_b;
assign memory_controller_legup_memcpy_1_0_st_out_b = {32{ select_legup_memcpy_1_0_st_reg_b[ram_latency]}} & legup_memcpy_1_0_st_out_b;

always @(*)
begin
	k_address_b = memory_controller_address_b [6-1+2:2] & {6{select_k_b}};
	k_write_enable_b = memory_controller_write_enable_b & select_k_b;
	k_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	gData_address_b = memory_controller_address_b [8-1+0:0] & {8{select_gData_b}};
	gData_write_enable_b = memory_controller_write_enable_b & select_gData_b;
	gData_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	gDigest_address_b = memory_controller_address_b [3-1+2:2] & {3{select_gDigest_b}};
	gDigest_write_enable_b = memory_controller_write_enable_b & select_gDigest_b;
	gDigest_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	mainmsg_address_b = memory_controller_address_b [6-1+0:0] & {6{select_mainmsg_b}};
	mainmsg_write_enable_b = memory_controller_write_enable_b & select_mainmsg_b;
	mainmsg_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	outerloop_0_W_address_b = memory_controller_address_b [6-1+2:2] & {6{select_outerloop_0_W_b}};
	outerloop_0_W_write_enable_b = memory_controller_write_enable_b & select_outerloop_0_W_b;
	outerloop_0_W_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	main_0_msg_address_b = memory_controller_address_b [6-1+0:0] & {6{select_main_0_msg_b}};
	main_0_msg_write_enable_b = memory_controller_write_enable_b & select_main_0_msg_b;
	main_0_msg_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	legup_memcpy_1_0_1_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_1_0_1_b}};
	legup_memcpy_1_0_1_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_1_0_1_b;
	legup_memcpy_1_0_1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_1_0_dt_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_1_0_dt_b}};
	legup_memcpy_1_0_dt_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_1_0_dt_b;
	legup_memcpy_1_0_dt_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_1_0_st_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_1_0_st_b}};
	legup_memcpy_1_0_st_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_1_0_st_b;
	legup_memcpy_1_0_st_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
	select_not_struct_b [2:0] = 3'b0 | {2{select_k_reg_b[ram_latency]}} | {2{select_gDigest_reg_b[ram_latency]}} | {2{select_outerloop_0_W_reg_b[ram_latency]}} | {2{select_legup_memcpy_1_0_1_reg_b[ram_latency]}} | {2{select_legup_memcpy_1_0_dt_reg_b[ram_latency]}} | {2{select_legup_memcpy_1_0_st_reg_b[ram_latency]}};
	if (prevAddr_b[2:0] & select_not_struct_b[2:0] != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_b_and[0] = prevSize_b[1] | prevSize_b[0];
	prevSize_b_and[1] = prevSize_b[1];
	prevSize_b_and[2] = prevSize_b[1] & prevSize_b[0];
	if ((prevAddr_b & prevSize_b_and) != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
	memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_k_out_b | memory_controller_gData_out_b | memory_controller_gDigest_out_b | memory_controller_mainmsg_out_b | memory_controller_outerloop_0_W_out_b | memory_controller_main_0_msg_out_b | memory_controller_legup_memcpy_1_0_1_out_b | memory_controller_legup_memcpy_1_0_dt_out_b | memory_controller_legup_memcpy_1_0_st_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_k_reg_b[j+1] <= select_k_reg_b[j];
select_gData_reg_b[j+1] <= select_gData_reg_b[j];
select_gDigest_reg_b[j+1] <= select_gDigest_reg_b[j];
select_mainmsg_reg_b[j+1] <= select_mainmsg_reg_b[j];
select_outerloop_0_W_reg_b[j+1] <= select_outerloop_0_W_reg_b[j];
select_main_0_msg_reg_b[j+1] <= select_main_0_msg_reg_b[j];
select_legup_memcpy_1_0_1_reg_b[j+1] <= select_legup_memcpy_1_0_1_reg_b[j];
select_legup_memcpy_1_0_dt_reg_b[j+1] <= select_legup_memcpy_1_0_dt_reg_b[j];
select_legup_memcpy_1_0_st_reg_b[j+1] <= select_legup_memcpy_1_0_st_reg_b[j];
end
always @(*)
begin
select_k_reg_b[0] <= select_k_b;
select_gData_reg_b[0] <= select_gData_b;
select_gDigest_reg_b[0] <= select_gDigest_b;
select_mainmsg_reg_b[0] <= select_mainmsg_b;
select_outerloop_0_W_reg_b[0] <= select_outerloop_0_W_b;
select_main_0_msg_reg_b[0] <= select_main_0_msg_b;
select_legup_memcpy_1_0_1_reg_b[0] <= select_legup_memcpy_1_0_1_b;
select_legup_memcpy_1_0_dt_reg_b[0] <= select_legup_memcpy_1_0_dt_b;
select_legup_memcpy_1_0_st_reg_b[0] <= select_legup_memcpy_1_0_st_b;
end

endmodule 

`timescale 1 ns / 1 ns
module pad
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_data,
	arg_msg,
	arg_msgLen
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_pad_BB__1_1 = 6'd1;
parameter [5:0] LEGUP_F_pad_BB__3_2 = 6'd2;
parameter [5:0] LEGUP_F_pad_BB__3_3 = 6'd3;
parameter [5:0] LEGUP_F_pad_BB__3_4 = 6'd4;
parameter [5:0] LEGUP_F_pad_BB__3_5 = 6'd5;
parameter [5:0] LEGUP_F_pad_BB__7_6 = 6'd6;
parameter [5:0] LEGUP_F_pad_BB__9_7 = 6'd7;
parameter [5:0] LEGUP_F_pad_BB__9_8 = 6'd8;
parameter [5:0] LEGUP_F_pad_BB__13_9 = 6'd9;
parameter [5:0] LEGUP_F_pad_BB__16_10 = 6'd10;
parameter [5:0] LEGUP_F_pad_BB__16_11 = 6'd11;
parameter [5:0] LEGUP_F_pad_BB__17_12 = 6'd12;
parameter [5:0] LEGUP_F_pad_BB__18_13 = 6'd13;
parameter [5:0] LEGUP_F_pad_BB__18_14 = 6'd14;
parameter [5:0] LEGUP_F_pad_BB__18_15 = 6'd15;
parameter [5:0] LEGUP_F_pad_BB__18_16 = 6'd16;
parameter [5:0] LEGUP_F_pad_BB__18_17 = 6'd17;
parameter [5:0] LEGUP_F_pad_BB__18_18 = 6'd18;
parameter [5:0] LEGUP_F_pad_BB__18_19 = 6'd19;
parameter [5:0] LEGUP_F_pad_BB__18_20 = 6'd20;
parameter [5:0] LEGUP_F_pad_BB__18_21 = 6'd21;
parameter [5:0] LEGUP_F_pad_BB__18_22 = 6'd22;
parameter [5:0] LEGUP_F_pad_BB__18_23 = 6'd23;
parameter [5:0] LEGUP_F_pad_BB__18_24 = 6'd24;
parameter [5:0] LEGUP_F_pad_BB__18_25 = 6'd25;
parameter [5:0] LEGUP_F_pad_BB__18_26 = 6'd26;
parameter [5:0] LEGUP_F_pad_BB__18_27 = 6'd27;
parameter [5:0] LEGUP_F_pad_BB__18_28 = 6'd28;
parameter [5:0] LEGUP_F_pad_BB__18_29 = 6'd29;
parameter [5:0] LEGUP_F_pad_BB__18_30 = 6'd30;
parameter [5:0] LEGUP_F_pad_BB__18_31 = 6'd31;
parameter [5:0] LEGUP_F_pad_BB__18_32 = 6'd32;
parameter [5:0] LEGUP_F_pad_BB__18_33 = 6'd33;
parameter [5:0] LEGUP_F_pad_BB__18_34 = 6'd34;
parameter [5:0] LEGUP_F_pad_BB__18_35 = 6'd35;
parameter [5:0] LEGUP_F_pad_BB__18_36 = 6'd36;
parameter [5:0] LEGUP_F_pad_BB__18_37 = 6'd37;
parameter [5:0] LEGUP_F_pad_BB__18_38 = 6'd38;
parameter [5:0] LEGUP_F_pad_BB__18_39 = 6'd39;
parameter [5:0] LEGUP_F_pad_BB__18_40 = 6'd40;
parameter [5:0] LEGUP_F_pad_BB__18_41 = 6'd41;
parameter [5:0] LEGUP_F_pad_BB__18_42 = 6'd42;
parameter [5:0] LEGUP_F_pad_BB__18_43 = 6'd43;
parameter [5:0] LEGUP_F_pad_BB__18_44 = 6'd44;
parameter [5:0] LEGUP_F_pad_BB__18_45 = 6'd45;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_data;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_msg;
input [63:0] arg_msgLen;
reg [5:0] cur_state;
reg [5:0] next_state;
reg [63:0] pad_1_indvar1;
reg [63:0] pad_1_indvar1_reg;
reg [31:0] pad_1_2;
reg [31:0] pad_1_2_reg;
reg  pad_1_exitcond;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_3_4;
reg [7:0] pad_3_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_3_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_3_6_reg;
reg [31:0] pad_7_8;
reg [63:0] pad_7_indvarnext2;
reg [31:0] pad_9_10;
reg [31:0] pad_9_10_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_9_11;
reg [31:0] pad_9_12;
reg [31:0] pad_9_12_reg;
reg [31:0] pad_13_indvar;
reg [31:0] pad_13_indvar_reg;
reg [31:0] pad_13_i1in;
reg [31:0] pad_13_i1in_reg;
reg [31:0] pad_13_i1;
reg [31:0] pad_13_i1_reg;
reg [31:0] pad_13_14;
reg  pad_13_15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_16_scevgep;
reg [31:0] pad_17_indvarnext;
reg [63:0] pad_18_19;
reg [63:0] pad_18_20;
reg [7:0] pad_18_21;
reg [7:0] pad_18_21_reg;
reg [31:0] pad_18_22;
reg [31:0] pad_18_22_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_18_23;
reg [63:0] pad_18_24;
reg [7:0] pad_18_25;
reg [7:0] pad_18_25_reg;
reg [31:0] pad_18_26;
reg [31:0] pad_18_26_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_18_27;
reg [63:0] pad_18_28;
reg [7:0] pad_18_29;
reg [7:0] pad_18_29_reg;
reg [31:0] pad_18_30;
reg [31:0] pad_18_30_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_18_31;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_18_31_reg;
reg [7:0] pad_18_32;
reg [7:0] pad_18_32_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_18_33;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_18_33_reg;
reg [31:0] pad_18_34;
reg [31:0] pad_signed_divide_32_0_op0;
reg [31:0] pad_signed_divide_32_0_op1;
wire [31:0] lpm_divide_pad_18_34_temp_out;
wire [31:0] pad_18_34_unused;
reg  lpm_divide_pad_18_34_en;
reg [31:0] lpm_divide_pad_18_34_out;
reg [31:0] pad_signed_divide_32_0;

/*   %34 = sdiv i32 %i.1.in, 64*/
lpm_divide lpm_divide_pad_18_34 (
	.quotient (lpm_divide_pad_18_34_temp_out),
	.remain (pad_18_34_unused),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_pad_18_34_en),
	.numer (pad_signed_divide_32_0_op0),
	.denom (pad_signed_divide_32_0_op1)
);

defparam
	lpm_divide_pad_18_34.lpm_pipeline = 32,
	lpm_divide_pad_18_34.lpm_widthn = 32,
	lpm_divide_pad_18_34.lpm_widthd = 32,
	lpm_divide_pad_18_34.lpm_drepresentation = "SIGNED",
	lpm_divide_pad_18_34.lpm_nrepresentation = "SIGNED",
	lpm_divide_pad_18_34.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_pad_BB__1_1;
LEGUP_F_pad_BB__13_9:
	if ((pad_13_15 == 1'd1))
		next_state = LEGUP_F_pad_BB__18_13;
	else if ((pad_13_15 == 1'd0))
		next_state = LEGUP_F_pad_BB__16_10;
LEGUP_F_pad_BB__16_10:
		next_state = LEGUP_F_pad_BB__16_11;
LEGUP_F_pad_BB__16_11:
		next_state = LEGUP_F_pad_BB__17_12;
LEGUP_F_pad_BB__17_12:
		next_state = LEGUP_F_pad_BB__13_9;
LEGUP_F_pad_BB__18_13:
		next_state = LEGUP_F_pad_BB__18_14;
LEGUP_F_pad_BB__18_14:
		next_state = LEGUP_F_pad_BB__18_15;
LEGUP_F_pad_BB__18_15:
		next_state = LEGUP_F_pad_BB__18_16;
LEGUP_F_pad_BB__18_16:
		next_state = LEGUP_F_pad_BB__18_17;
LEGUP_F_pad_BB__18_17:
		next_state = LEGUP_F_pad_BB__18_18;
LEGUP_F_pad_BB__18_18:
		next_state = LEGUP_F_pad_BB__18_19;
LEGUP_F_pad_BB__18_19:
		next_state = LEGUP_F_pad_BB__18_20;
LEGUP_F_pad_BB__18_20:
		next_state = LEGUP_F_pad_BB__18_21;
LEGUP_F_pad_BB__18_21:
		next_state = LEGUP_F_pad_BB__18_22;
LEGUP_F_pad_BB__18_22:
		next_state = LEGUP_F_pad_BB__18_23;
LEGUP_F_pad_BB__18_23:
		next_state = LEGUP_F_pad_BB__18_24;
LEGUP_F_pad_BB__18_24:
		next_state = LEGUP_F_pad_BB__18_25;
LEGUP_F_pad_BB__18_25:
		next_state = LEGUP_F_pad_BB__18_26;
LEGUP_F_pad_BB__18_26:
		next_state = LEGUP_F_pad_BB__18_27;
LEGUP_F_pad_BB__18_27:
		next_state = LEGUP_F_pad_BB__18_28;
LEGUP_F_pad_BB__18_28:
		next_state = LEGUP_F_pad_BB__18_29;
LEGUP_F_pad_BB__18_29:
		next_state = LEGUP_F_pad_BB__18_30;
LEGUP_F_pad_BB__18_30:
		next_state = LEGUP_F_pad_BB__18_31;
LEGUP_F_pad_BB__18_31:
		next_state = LEGUP_F_pad_BB__18_32;
LEGUP_F_pad_BB__18_32:
		next_state = LEGUP_F_pad_BB__18_33;
LEGUP_F_pad_BB__18_33:
		next_state = LEGUP_F_pad_BB__18_34;
LEGUP_F_pad_BB__18_34:
		next_state = LEGUP_F_pad_BB__18_35;
LEGUP_F_pad_BB__18_35:
		next_state = LEGUP_F_pad_BB__18_36;
LEGUP_F_pad_BB__18_36:
		next_state = LEGUP_F_pad_BB__18_37;
LEGUP_F_pad_BB__18_37:
		next_state = LEGUP_F_pad_BB__18_38;
LEGUP_F_pad_BB__18_38:
		next_state = LEGUP_F_pad_BB__18_39;
LEGUP_F_pad_BB__18_39:
		next_state = LEGUP_F_pad_BB__18_40;
LEGUP_F_pad_BB__18_40:
		next_state = LEGUP_F_pad_BB__18_41;
LEGUP_F_pad_BB__18_41:
		next_state = LEGUP_F_pad_BB__18_42;
LEGUP_F_pad_BB__18_42:
		next_state = LEGUP_F_pad_BB__18_43;
LEGUP_F_pad_BB__18_43:
		next_state = LEGUP_F_pad_BB__18_44;
LEGUP_F_pad_BB__18_44:
		next_state = LEGUP_F_pad_BB__18_45;
LEGUP_F_pad_BB__18_45:
		next_state = LEGUP_0;
LEGUP_F_pad_BB__1_1:
	if ((pad_1_exitcond == 1'd1))
		next_state = LEGUP_F_pad_BB__9_7;
	else if ((pad_1_exitcond == 1'd0))
		next_state = LEGUP_F_pad_BB__3_2;
LEGUP_F_pad_BB__3_2:
		next_state = LEGUP_F_pad_BB__3_3;
LEGUP_F_pad_BB__3_3:
		next_state = LEGUP_F_pad_BB__3_4;
LEGUP_F_pad_BB__3_4:
		next_state = LEGUP_F_pad_BB__3_5;
LEGUP_F_pad_BB__3_5:
		next_state = LEGUP_F_pad_BB__7_6;
LEGUP_F_pad_BB__7_6:
		next_state = LEGUP_F_pad_BB__1_1;
LEGUP_F_pad_BB__9_7:
		next_state = LEGUP_F_pad_BB__9_8;
LEGUP_F_pad_BB__9_8:
		next_state = LEGUP_F_pad_BB__13_9;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* pad: %1*/
	/*   %indvar1 = phi i64 [ %indvar.next2, %7 ], [ 0, %0 ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		pad_1_indvar1 = 64'd0;
	end
	/* pad: %1*/
	/*   %indvar1 = phi i64 [ %indvar.next2, %7 ], [ 0, %0 ]*/
	else /* if (((cur_state == LEGUP_F_pad_BB__7_6) & (memory_controller_waitrequest == 1'd0))) */ begin
		pad_1_indvar1 = pad_7_indvarnext2;
	end
end
always @(posedge clk) begin
	/* pad: %1*/
	/*   %indvar1 = phi i64 [ %indvar.next2, %7 ], [ 0, %0 ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		pad_1_indvar1_reg <= pad_1_indvar1;
		if (start == 1'b0 && ^(pad_1_indvar1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_1_indvar1_reg"); $finish; end
	end
	/* pad: %1*/
	/*   %indvar1 = phi i64 [ %indvar.next2, %7 ], [ 0, %0 ]*/
	if (((cur_state == LEGUP_F_pad_BB__7_6) & (memory_controller_waitrequest == 1'd0))) begin
		pad_1_indvar1_reg <= pad_1_indvar1;
		if (start == 1'b0 && ^(pad_1_indvar1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_1_indvar1_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %1*/
	/*   %2 = phi i32 [ %8, %7 ], [ 0, %0 ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		pad_1_2 = 32'd0;
	end
	/* pad: %1*/
	/*   %2 = phi i32 [ %8, %7 ], [ 0, %0 ]*/
	else /* if (((cur_state == LEGUP_F_pad_BB__7_6) & (memory_controller_waitrequest == 1'd0))) */ begin
		pad_1_2 = pad_7_8;
	end
end
always @(posedge clk) begin
	/* pad: %1*/
	/*   %2 = phi i32 [ %8, %7 ], [ 0, %0 ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		pad_1_2_reg <= pad_1_2;
		if (start == 1'b0 && ^(pad_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_1_2_reg"); $finish; end
	end
	/* pad: %1*/
	/*   %2 = phi i32 [ %8, %7 ], [ 0, %0 ]*/
	if (((cur_state == LEGUP_F_pad_BB__7_6) & (memory_controller_waitrequest == 1'd0))) begin
		pad_1_2_reg <= pad_1_2;
		if (start == 1'b0 && ^(pad_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_1_2_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %1*/
	/*   %exitcond = icmp eq i64 %indvar1, %msgLen*/
		pad_1_exitcond = (pad_1_indvar1_reg == arg_msgLen);
end
always @(*) begin
	/* pad: %3*/
	/*   %4 = getelementptr inbounds i8* %msg, i32 %2*/
		pad_3_4 = (arg_msg + (1 * pad_1_2_reg));
end
always @(*) begin
	/* pad: %3*/
	/*   %5 = load i8* %4, align 1*/
		pad_3_5 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* pad: %3*/
	/*   %6 = getelementptr inbounds i8* %data, i32 %2*/
		pad_3_6 = (arg_data + (1 * pad_1_2_reg));
end
always @(posedge clk) begin
	/* pad: %3*/
	/*   %6 = getelementptr inbounds i8* %data, i32 %2*/
	if ((cur_state == LEGUP_F_pad_BB__3_2)) begin
		pad_3_6_reg <= pad_3_6;
		if (start == 1'b0 && ^(pad_3_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_3_6_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %7*/
	/*   %8 = add nsw i32 %2, 1*/
		pad_7_8 = (pad_1_2_reg + 32'd1);
end
always @(*) begin
	/* pad: %7*/
	/*   %indvar.next2 = add i64 %indvar1, 1*/
		pad_7_indvarnext2 = (pad_1_indvar1_reg + 64'd1);
end
always @(*) begin
	/* pad: %9*/
	/*   %10 = trunc i64 %msgLen to i32*/
		pad_9_10 = arg_msgLen[31:0];
end
always @(posedge clk) begin
	/* pad: %9*/
	/*   %10 = trunc i64 %msgLen to i32*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		pad_9_10_reg <= pad_9_10;
		if (start == 1'b0 && ^(pad_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_9_10_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %9*/
	/*   %11 = getelementptr inbounds i8* %data, i32 %10*/
		pad_9_11 = (arg_data + (1 * pad_9_10));
end
always @(*) begin
	/* pad: %9*/
	/*   %12 = add i32 %10, 1*/
		pad_9_12 = (pad_9_10 + 32'd1);
end
always @(posedge clk) begin
	/* pad: %9*/
	/*   %12 = add i32 %10, 1*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		pad_9_12_reg <= pad_9_12;
		if (start == 1'b0 && ^(pad_9_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_9_12_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %13*/
	/*   %indvar = phi i32 [ %indvar.next, %17 ], [ 0, %9 ]*/
	if (((cur_state == LEGUP_F_pad_BB__9_8) & (memory_controller_waitrequest == 1'd0))) begin
		pad_13_indvar = 32'd0;
	end
	/* pad: %13*/
	/*   %indvar = phi i32 [ %indvar.next, %17 ], [ 0, %9 ]*/
	else /* if (((cur_state == LEGUP_F_pad_BB__17_12) & (memory_controller_waitrequest == 1'd0))) */ begin
		pad_13_indvar = pad_17_indvarnext;
	end
end
always @(posedge clk) begin
	/* pad: %13*/
	/*   %indvar = phi i32 [ %indvar.next, %17 ], [ 0, %9 ]*/
	if (((cur_state == LEGUP_F_pad_BB__9_8) & (memory_controller_waitrequest == 1'd0))) begin
		pad_13_indvar_reg <= pad_13_indvar;
		if (start == 1'b0 && ^(pad_13_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_13_indvar_reg"); $finish; end
	end
	/* pad: %13*/
	/*   %indvar = phi i32 [ %indvar.next, %17 ], [ 0, %9 ]*/
	if (((cur_state == LEGUP_F_pad_BB__17_12) & (memory_controller_waitrequest == 1'd0))) begin
		pad_13_indvar_reg <= pad_13_indvar;
		if (start == 1'b0 && ^(pad_13_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_13_indvar_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %13*/
	/*   %i.1.in = add i32 %10, %indvar*/
		pad_13_i1in = (pad_9_10_reg + pad_13_indvar_reg);
end
always @(posedge clk) begin
	/* pad: %13*/
	/*   %i.1.in = add i32 %10, %indvar*/
	if ((cur_state == LEGUP_F_pad_BB__13_9)) begin
		pad_13_i1in_reg <= pad_13_i1in;
		if (start == 1'b0 && ^(pad_13_i1in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_13_i1in_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %13*/
	/*   %i.1 = add i32 %12, %indvar*/
		pad_13_i1 = (pad_9_12_reg + pad_13_indvar_reg);
end
always @(posedge clk) begin
	/* pad: %13*/
	/*   %i.1 = add i32 %12, %indvar*/
	if ((cur_state == LEGUP_F_pad_BB__13_9)) begin
		pad_13_i1_reg <= pad_13_i1;
		if (start == 1'b0 && ^(pad_13_i1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_13_i1_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %13*/
	/*   %14 = and i32 %i.1, 63*/
		pad_13_14 = (pad_13_i1 & 32'd63);
end
always @(*) begin
	/* pad: %13*/
	/*   %15 = icmp eq i32 %14, 0*/
		pad_13_15 = (pad_13_14 == 32'd0);
end
always @(*) begin
	/* pad: %16*/
	/*   %scevgep = getelementptr i8* %data, i32 %i.1*/
		pad_16_scevgep = (arg_data + (1 * pad_13_i1_reg));
end
always @(*) begin
	/* pad: %17*/
	/*   %indvar.next = add i32 %indvar, 1*/
		pad_17_indvarnext = (pad_13_indvar_reg + 32'd1);
end
always @(*) begin
	/* pad: %18*/
	/*   %19 = shl i64 %msgLen, 3*/
		pad_18_19 = (arg_msgLen <<< (64'd3 % 64'd64));
end
always @(*) begin
	/* pad: %18*/
	/*   %20 = lshr i64 %msgLen, 21*/
		pad_18_20 = (arg_msgLen >>> (64'd21 % 64'd64));
end
always @(*) begin
	/* pad: %18*/
	/*   %21 = trunc i64 %20 to i8*/
		pad_18_21 = pad_18_20[7:0];
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %21 = trunc i64 %20 to i8*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_21_reg <= pad_18_21;
		if (start == 1'b0 && ^(pad_18_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_21_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %22 = add nsw i32 %i.1.in, -3*/
		pad_18_22 = (pad_13_i1in_reg + -32'd3);
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %22 = add nsw i32 %i.1.in, -3*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_22_reg <= pad_18_22;
		if (start == 1'b0 && ^(pad_18_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_22_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %23 = getelementptr inbounds i8* %data, i32 %22*/
		pad_18_23 = (arg_data + (1 * pad_18_22_reg));
end
always @(*) begin
	/* pad: %18*/
	/*   %24 = lshr i64 %msgLen, 13*/
		pad_18_24 = (arg_msgLen >>> (64'd13 % 64'd64));
end
always @(*) begin
	/* pad: %18*/
	/*   %25 = trunc i64 %24 to i8*/
		pad_18_25 = pad_18_24[7:0];
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %25 = trunc i64 %24 to i8*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_25_reg <= pad_18_25;
		if (start == 1'b0 && ^(pad_18_25) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_25_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %26 = add nsw i32 %i.1.in, -2*/
		pad_18_26 = (pad_13_i1in_reg + -32'd2);
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %26 = add nsw i32 %i.1.in, -2*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_26_reg <= pad_18_26;
		if (start == 1'b0 && ^(pad_18_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_26_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %27 = getelementptr inbounds i8* %data, i32 %26*/
		pad_18_27 = (arg_data + (1 * pad_18_26_reg));
end
always @(*) begin
	/* pad: %18*/
	/*   %28 = lshr i64 %msgLen, 5*/
		pad_18_28 = (arg_msgLen >>> (64'd5 % 64'd64));
end
always @(*) begin
	/* pad: %18*/
	/*   %29 = trunc i64 %28 to i8*/
		pad_18_29 = pad_18_28[7:0];
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %29 = trunc i64 %28 to i8*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_29_reg <= pad_18_29;
		if (start == 1'b0 && ^(pad_18_29) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_29_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %30 = add nsw i32 %i.1.in, -1*/
		pad_18_30 = (pad_13_i1in_reg + -32'd1);
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %30 = add nsw i32 %i.1.in, -1*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_30_reg <= pad_18_30;
		if (start == 1'b0 && ^(pad_18_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_30_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %31 = getelementptr inbounds i8* %data, i32 %30*/
		pad_18_31 = (arg_data + (1 * pad_18_30_reg));
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %31 = getelementptr inbounds i8* %data, i32 %30*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		pad_18_31_reg <= pad_18_31;
		if (start == 1'b0 && ^(pad_18_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_31_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %32 = trunc i64 %19 to i8*/
		pad_18_32 = pad_18_19[7:0];
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %32 = trunc i64 %19 to i8*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_32_reg <= pad_18_32;
		if (start == 1'b0 && ^(pad_18_32) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_32_reg"); $finish; end
	end
end
always @(*) begin
	/* pad: %18*/
	/*   %33 = getelementptr inbounds i8* %data, i32 %i.1.in*/
		pad_18_33 = (arg_data + (1 * pad_13_i1in_reg));
end
always @(posedge clk) begin
	/* pad: %18*/
	/*   %33 = getelementptr inbounds i8* %data, i32 %i.1.in*/
	if ((cur_state == LEGUP_F_pad_BB__18_13)) begin
		pad_18_33_reg <= pad_18_33;
		if (start == 1'b0 && ^(pad_18_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_18_33_reg"); $finish; end
	end
end
always @(*) begin
	pad_18_34 = pad_signed_divide_32_0;
end
always @(*) begin
	/* pad: %18*/
	/*   %34 = sdiv i32 %i.1.in, 64*/
		pad_signed_divide_32_0_op0 = pad_13_i1in_reg;
end
always @(*) begin
	/* pad: %18*/
	/*   %34 = sdiv i32 %i.1.in, 64*/
if (reset) begin pad_signed_divide_32_0_op1 = 0; end
		pad_signed_divide_32_0_op1 = 32'd64;
end
always @(*) begin
	lpm_divide_pad_18_34_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_pad_18_34_out = lpm_divide_pad_18_34_temp_out;
end
always @(*) begin
	pad_signed_divide_32_0 = lpm_divide_pad_18_34_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* pad: %18*/
	/*   ret i32 %34*/
	if ((cur_state == LEGUP_F_pad_BB__18_45)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* pad: %3*/
	/*   %5 = load i8* %4, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_2)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* pad: %9*/
	/*   store i8 -128, i8* %11, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* pad: %16*/
	/*   store i8 0, i8* %scevgep, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__16_10)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %21, i8* %23, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %29, i8* %31, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* pad: %3*/
	/*   %5 = load i8* %4, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_2)) begin
		memory_controller_address_a = pad_3_4;
	end
	/* pad: %9*/
	/*   store i8 -128, i8* %11, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		memory_controller_address_a = pad_9_11;
	end
	/* pad: %16*/
	/*   store i8 0, i8* %scevgep, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__16_10)) begin
		memory_controller_address_a = pad_16_scevgep;
	end
	/* pad: %18*/
	/*   store i8 %21, i8* %23, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_address_a = pad_18_23;
	end
	/* pad: %18*/
	/*   store i8 %29, i8* %31, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_address_a = pad_18_31_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* pad: %3*/
	/*   %5 = load i8* %4, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_2)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* pad: %9*/
	/*   store i8 -128, i8* %11, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* pad: %16*/
	/*   store i8 0, i8* %scevgep, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__16_10)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %21, i8* %23, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %29, i8* %31, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* pad: %9*/
	/*   store i8 -128, i8* %11, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		memory_controller_in_a = -8'd128;
	end
	/* pad: %16*/
	/*   store i8 0, i8* %scevgep, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__16_10)) begin
		memory_controller_in_a = 8'd0;
	end
	/* pad: %18*/
	/*   store i8 %21, i8* %23, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_in_a = pad_18_21_reg;
	end
	/* pad: %18*/
	/*   store i8 %29, i8* %31, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_in_a = pad_18_29_reg;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* pad: %3*/
	/*   %5 = load i8* %4, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_2)) begin
		memory_controller_size_a = 2'd0;
	end
	/* pad: %9*/
	/*   store i8 -128, i8* %11, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__9_7)) begin
		memory_controller_size_a = 2'd0;
	end
	/* pad: %16*/
	/*   store i8 0, i8* %scevgep, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__16_10)) begin
		memory_controller_size_a = 2'd0;
	end
	/* pad: %18*/
	/*   store i8 %21, i8* %23, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_size_a = 2'd0;
	end
	/* pad: %18*/
	/*   store i8 %29, i8* %31, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_size_a = 2'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* pad: %3*/
	/*   store i8 %5, i8* %6, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_4)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %25, i8* %27, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %32, i8* %33, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* pad: %3*/
	/*   store i8 %5, i8* %6, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_4)) begin
		memory_controller_address_b = pad_3_6_reg;
	end
	/* pad: %18*/
	/*   store i8 %25, i8* %27, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_address_b = pad_18_27;
	end
	/* pad: %18*/
	/*   store i8 %32, i8* %33, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_address_b = pad_18_33_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* pad: %3*/
	/*   store i8 %5, i8* %6, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_4)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %25, i8* %27, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* pad: %18*/
	/*   store i8 %32, i8* %33, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
	/* pad: %3*/
	/*   store i8 %5, i8* %6, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_4)) begin
		memory_controller_in_b = pad_3_5;
	end
	/* pad: %18*/
	/*   store i8 %25, i8* %27, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_in_b = pad_18_25_reg;
	end
	/* pad: %18*/
	/*   store i8 %32, i8* %33, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_in_b = pad_18_32_reg;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* pad: %3*/
	/*   store i8 %5, i8* %6, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__3_4)) begin
		memory_controller_size_b = 2'd0;
	end
	/* pad: %18*/
	/*   store i8 %25, i8* %27, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_14)) begin
		memory_controller_size_b = 2'd0;
	end
	/* pad: %18*/
	/*   store i8 %32, i8* %33, align 1*/
	if ((cur_state == LEGUP_F_pad_BB__18_15)) begin
		memory_controller_size_b = 2'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* pad: %18*/
	/*   ret i32 %34*/
	if ((cur_state == LEGUP_F_pad_BB__18_45)) begin
		return_val <= pad_18_34;
		if (start == 1'b0 && ^(pad_18_34) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module outerloop
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_digest,
	arg_data,
	arg_numBlocks
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_outerloop_BB__0_1 = 6'd1;
parameter [5:0] LEGUP_F_outerloop_BB__2_2 = 6'd2;
parameter [5:0] LEGUP_F_outerloop_BB__8_3 = 6'd3;
parameter [5:0] LEGUP_F_outerloop_BB__9_4 = 6'd4;
parameter [5:0] LEGUP_F_outerloop_BB__12_5 = 6'd5;
parameter [5:0] LEGUP_F_outerloop_BB__12_6 = 6'd6;
parameter [5:0] LEGUP_F_outerloop_BB__12_7 = 6'd7;
parameter [5:0] LEGUP_F_outerloop_BB__12_8 = 6'd8;
parameter [5:0] LEGUP_F_outerloop_BB__12_9 = 6'd9;
parameter [5:0] LEGUP_F_outerloop_BB__12_10 = 6'd10;
parameter [5:0] LEGUP_F_outerloop_BB__31_11 = 6'd11;
parameter [5:0] LEGUP_F_outerloop_BB__33_12 = 6'd12;
parameter [5:0] LEGUP_F_outerloop_BB__34_13 = 6'd13;
parameter [5:0] LEGUP_F_outerloop_BB__34_14 = 6'd14;
parameter [5:0] LEGUP_F_outerloop_BB__37_15 = 6'd15;
parameter [5:0] LEGUP_F_outerloop_BB__37_16 = 6'd16;
parameter [5:0] LEGUP_F_outerloop_BB__37_17 = 6'd17;
parameter [5:0] LEGUP_F_outerloop_BB__37_18 = 6'd18;
parameter [5:0] LEGUP_F_outerloop_BB__37_19 = 6'd19;
parameter [5:0] LEGUP_F_outerloop_BB__37_20 = 6'd20;
parameter [5:0] LEGUP_F_outerloop_BB__66_21 = 6'd21;
parameter [5:0] LEGUP_F_outerloop_BB__67_22 = 6'd22;
parameter [5:0] LEGUP_F_outerloop_BB__68_23 = 6'd23;
parameter [5:0] LEGUP_F_outerloop_BB__70_24 = 6'd24;
parameter [5:0] LEGUP_F_outerloop_BB__70_25 = 6'd25;
parameter [5:0] LEGUP_F_outerloop_BB__70_26 = 6'd26;
parameter [5:0] LEGUP_F_outerloop_BB__92_27 = 6'd27;
parameter [5:0] LEGUP_F_outerloop_BB__112_28 = 6'd28;
parameter [5:0] LEGUP_F_outerloop_BB__113_29 = 6'd29;
parameter [5:0] LEGUP_F_outerloop_BB__123_30 = 6'd30;
parameter [5:0] LEGUP_F_outerloop_BB__123_31 = 6'd31;
parameter [5:0] LEGUP_F_outerloop_BB__123_32 = 6'd32;
parameter [5:0] LEGUP_F_outerloop_BB__123_33 = 6'd33;
parameter [5:0] LEGUP_F_outerloop_BB__123_34 = 6'd34;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_digest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_data;
input [31:0] arg_numBlocks;
reg [5:0] cur_state;
reg [5:0] next_state;
reg  outerloop_0_1;
reg [31:0] outerloop_0_smax;
reg [31:0] outerloop_0_smax_reg;
reg [31:0] outerloop_2_h70;
reg [31:0] outerloop_2_h70_reg;
reg [31:0] outerloop_2_h60;
reg [31:0] outerloop_2_h60_reg;
reg [31:0] outerloop_2_h50;
reg [31:0] outerloop_2_h50_reg;
reg [31:0] outerloop_2_h40;
reg [31:0] outerloop_2_h40_reg;
reg [31:0] outerloop_2_h30;
reg [31:0] outerloop_2_h30_reg;
reg [31:0] outerloop_2_h20;
reg [31:0] outerloop_2_h20_reg;
reg [31:0] outerloop_2_h10;
reg [31:0] outerloop_2_h10_reg;
reg [31:0] outerloop_2_h00;
reg [31:0] outerloop_2_h00_reg;
reg [31:0] outerloop_2_3;
reg [31:0] outerloop_2_3_reg;
reg [31:0] outerloop_2_4;
reg [31:0] outerloop_2_4_reg;
reg [31:0] outerloop_2_5;
reg [31:0] outerloop_2_5_reg;
reg [31:0] outerloop_2_6;
reg [31:0] outerloop_2_6_reg;
reg [31:0] outerloop_2_7;
reg [31:0] outerloop_2_7_reg;
reg  outerloop_2_exitcond14;
reg [31:0] outerloop_9_10;
reg [31:0] outerloop_9_10_reg;
reg [31:0] outerloop_9_11;
reg [31:0] outerloop_9_11_reg;
reg  outerloop_9_exitcond;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep_reg;
reg [31:0] outerloop_12_13;
reg [31:0] outerloop_12_13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep1_reg;
reg [31:0] outerloop_12_14;
reg [31:0] outerloop_12_14_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep2_reg;
reg [31:0] outerloop_12_15;
reg [31:0] outerloop_12_15_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep3;
reg [31:0] outerloop_12_16;
reg [31:0] outerloop_12_16_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_12_scevgep4;
reg [7:0] outerloop_12_17;
reg [31:0] outerloop_12_18;
reg [31:0] outerloop_12_19;
reg [7:0] outerloop_12_20;
reg [31:0] outerloop_12_21;
reg [31:0] outerloop_12_22;
reg [31:0] outerloop_12_23;
reg [31:0] outerloop_12_23_reg;
reg [7:0] outerloop_12_24;
reg [31:0] outerloop_12_25;
reg [31:0] outerloop_12_26;
reg [31:0] outerloop_12_27;
reg [7:0] outerloop_12_28;
reg [31:0] outerloop_12_29;
reg [31:0] outerloop_12_30;
reg [31:0] outerloop_31_32;
reg [31:0] outerloop_34_indvar;
reg [31:0] outerloop_34_indvar_reg;
reg [31:0] outerloop_34_35;
reg [31:0] outerloop_34_35_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_34_scevgep8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_34_scevgep8_reg;
reg [31:0] outerloop_34_36;
reg [31:0] outerloop_34_36_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_34_scevgep10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_34_scevgep10_reg;
reg  outerloop_34_exitcond5;
reg  outerloop_34_exitcond5_reg;
reg [31:0] outerloop_37_38;
reg [31:0] outerloop_37_38_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_37_scevgep9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_37_scevgep9_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_37_scevgep7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_37_scevgep7_reg;
reg [31:0] outerloop_37_t1;
reg [31:0] outerloop_37_t1_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_37_scevgep6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_37_scevgep6_reg;
reg [31:0] outerloop_37_39;
reg [31:0] outerloop_37_40;
reg [31:0] outerloop_37_41;
reg [31:0] outerloop_37_42;
reg [31:0] outerloop_37_43;
reg [31:0] outerloop_37_44;
reg [31:0] outerloop_37_45;
reg [31:0] outerloop_37_46;
reg [31:0] outerloop_37_47;
reg [31:0] outerloop_37_48;
reg [31:0] outerloop_37_49;
reg [31:0] outerloop_37_49_reg;
reg [31:0] outerloop_37_50;
reg [31:0] outerloop_37_51;
reg [31:0] outerloop_37_52;
reg [31:0] outerloop_37_53;
reg [31:0] outerloop_37_54;
reg [31:0] outerloop_37_55;
reg [31:0] outerloop_37_56;
reg [31:0] outerloop_37_57;
reg [31:0] outerloop_37_58;
reg [31:0] outerloop_37_59;
reg [31:0] outerloop_37_60;
reg [31:0] outerloop_37_61;
reg [31:0] outerloop_37_62;
reg [31:0] outerloop_37_62_reg;
reg [31:0] outerloop_37_63;
reg [31:0] outerloop_37_64;
reg [31:0] outerloop_37_65;
reg [31:0] outerloop_66_indvarnext;
reg [31:0] outerloop_68_h0;
reg [31:0] outerloop_68_h0_reg;
reg [31:0] outerloop_68_g0;
reg [31:0] outerloop_68_g0_reg;
reg [31:0] outerloop_68_f0;
reg [31:0] outerloop_68_f0_reg;
reg [31:0] outerloop_68_e0;
reg [31:0] outerloop_68_e0_reg;
reg [31:0] outerloop_68_d0;
reg [31:0] outerloop_68_d0_reg;
reg [31:0] outerloop_68_c0;
reg [31:0] outerloop_68_c0_reg;
reg [31:0] outerloop_68_b0;
reg [31:0] outerloop_68_b0_reg;
reg [31:0] outerloop_68_a0;
reg [31:0] outerloop_68_a0_reg;
reg [31:0] outerloop_68_69;
reg [31:0] outerloop_68_69_reg;
reg  outerloop_68_exitcond11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_70_scevgep13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_70_scevgep12;
reg [31:0] outerloop_70_71;
reg [31:0] outerloop_70_72;
reg [31:0] outerloop_70_73;
reg [31:0] outerloop_70_74;
reg [31:0] outerloop_70_75;
reg [31:0] outerloop_70_76;
reg [31:0] outerloop_70_77;
reg [31:0] outerloop_70_78;
reg [31:0] outerloop_70_79;
reg [31:0] outerloop_70_80;
reg [31:0] outerloop_70_81;
reg [31:0] outerloop_70_82;
reg [31:0] outerloop_70_83;
reg [31:0] outerloop_70_84;
reg [31:0] outerloop_70_85;
reg [31:0] outerloop_70_86;
reg [31:0] outerloop_70_87;
reg [31:0] outerloop_70_87_reg;
reg [31:0] outerloop_70_88;
reg [31:0] outerloop_70_89;
reg [31:0] outerloop_70_90;
reg [31:0] outerloop_70_91;
reg [31:0] outerloop_70_91_reg;
reg [31:0] outerloop_92_93;
reg [31:0] outerloop_92_94;
reg [31:0] outerloop_92_95;
reg [31:0] outerloop_92_96;
reg [31:0] outerloop_92_97;
reg [31:0] outerloop_92_98;
reg [31:0] outerloop_92_99;
reg [31:0] outerloop_92_100;
reg [31:0] outerloop_92_101;
reg [31:0] outerloop_92_102;
reg [31:0] outerloop_92_103;
reg [31:0] outerloop_92_104;
reg [31:0] outerloop_92_105;
reg [31:0] outerloop_92_106;
reg [31:0] outerloop_92_107;
reg [31:0] outerloop_92_108;
reg [31:0] outerloop_92_109;
reg [31:0] outerloop_92_110;
reg [31:0] outerloop_92_111;
reg [31:0] outerloop_113_114;
reg [31:0] outerloop_113_115;
reg [31:0] outerloop_113_116;
reg [31:0] outerloop_113_117;
reg [31:0] outerloop_113_118;
reg [31:0] outerloop_113_119;
reg [31:0] outerloop_113_120;
reg [31:0] outerloop_113_121;
reg [31:0] outerloop_113_122;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_124;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_125;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_125_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_126;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_126_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_127;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_127_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_128;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_128_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_129;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_129_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_130;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_123_130_reg;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_outerloop_BB__0_1;
LEGUP_F_outerloop_BB__0_1:
		next_state = LEGUP_F_outerloop_BB__2_2;
LEGUP_F_outerloop_BB__112_28:
		next_state = LEGUP_F_outerloop_BB__113_29;
LEGUP_F_outerloop_BB__113_29:
		next_state = LEGUP_F_outerloop_BB__2_2;
LEGUP_F_outerloop_BB__123_30:
		next_state = LEGUP_F_outerloop_BB__123_31;
LEGUP_F_outerloop_BB__123_31:
		next_state = LEGUP_F_outerloop_BB__123_32;
LEGUP_F_outerloop_BB__123_32:
		next_state = LEGUP_F_outerloop_BB__123_33;
LEGUP_F_outerloop_BB__123_33:
		next_state = LEGUP_F_outerloop_BB__123_34;
LEGUP_F_outerloop_BB__123_34:
		next_state = LEGUP_0;
LEGUP_F_outerloop_BB__12_10:
		next_state = LEGUP_F_outerloop_BB__31_11;
LEGUP_F_outerloop_BB__12_5:
		next_state = LEGUP_F_outerloop_BB__12_6;
LEGUP_F_outerloop_BB__12_6:
		next_state = LEGUP_F_outerloop_BB__12_7;
LEGUP_F_outerloop_BB__12_7:
		next_state = LEGUP_F_outerloop_BB__12_8;
LEGUP_F_outerloop_BB__12_8:
		next_state = LEGUP_F_outerloop_BB__12_9;
LEGUP_F_outerloop_BB__12_9:
		next_state = LEGUP_F_outerloop_BB__12_10;
LEGUP_F_outerloop_BB__2_2:
	if ((outerloop_2_exitcond14 == 1'd1))
		next_state = LEGUP_F_outerloop_BB__123_30;
	else if ((outerloop_2_exitcond14 == 1'd0))
		next_state = LEGUP_F_outerloop_BB__8_3;
LEGUP_F_outerloop_BB__31_11:
		next_state = LEGUP_F_outerloop_BB__9_4;
LEGUP_F_outerloop_BB__33_12:
		next_state = LEGUP_F_outerloop_BB__34_13;
LEGUP_F_outerloop_BB__34_13:
		next_state = LEGUP_F_outerloop_BB__34_14;
LEGUP_F_outerloop_BB__34_14:
	if ((outerloop_34_exitcond5_reg == 1'd1))
		next_state = LEGUP_F_outerloop_BB__67_22;
	else if ((outerloop_34_exitcond5_reg == 1'd0))
		next_state = LEGUP_F_outerloop_BB__37_15;
LEGUP_F_outerloop_BB__37_15:
		next_state = LEGUP_F_outerloop_BB__37_16;
LEGUP_F_outerloop_BB__37_16:
		next_state = LEGUP_F_outerloop_BB__37_17;
LEGUP_F_outerloop_BB__37_17:
		next_state = LEGUP_F_outerloop_BB__37_18;
LEGUP_F_outerloop_BB__37_18:
		next_state = LEGUP_F_outerloop_BB__37_19;
LEGUP_F_outerloop_BB__37_19:
		next_state = LEGUP_F_outerloop_BB__37_20;
LEGUP_F_outerloop_BB__37_20:
		next_state = LEGUP_F_outerloop_BB__66_21;
LEGUP_F_outerloop_BB__66_21:
		next_state = LEGUP_F_outerloop_BB__34_13;
LEGUP_F_outerloop_BB__67_22:
		next_state = LEGUP_F_outerloop_BB__68_23;
LEGUP_F_outerloop_BB__68_23:
	if ((outerloop_68_exitcond11 == 1'd1))
		next_state = LEGUP_F_outerloop_BB__112_28;
	else if ((outerloop_68_exitcond11 == 1'd0))
		next_state = LEGUP_F_outerloop_BB__70_24;
LEGUP_F_outerloop_BB__70_24:
		next_state = LEGUP_F_outerloop_BB__70_25;
LEGUP_F_outerloop_BB__70_25:
		next_state = LEGUP_F_outerloop_BB__70_26;
LEGUP_F_outerloop_BB__70_26:
		next_state = LEGUP_F_outerloop_BB__92_27;
LEGUP_F_outerloop_BB__8_3:
		next_state = LEGUP_F_outerloop_BB__9_4;
LEGUP_F_outerloop_BB__92_27:
		next_state = LEGUP_F_outerloop_BB__68_23;
LEGUP_F_outerloop_BB__9_4:
	if ((outerloop_9_exitcond == 1'd1))
		next_state = LEGUP_F_outerloop_BB__33_12;
	else if ((outerloop_9_exitcond == 1'd0))
		next_state = LEGUP_F_outerloop_BB__12_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* outerloop: %0*/
	/*   %1 = icmp sgt i32 %numBlocks, 0*/
		outerloop_0_1 = ($signed(arg_numBlocks) > $signed(32'd0));
end
always @(*) begin
	/* outerloop: %0*/
	/*   %smax = select i1 %1, i32 %numBlocks, i32 0*/
		outerloop_0_smax = (outerloop_0_1 ? arg_numBlocks : 32'd0);
end
always @(posedge clk) begin
	/* outerloop: %0*/
	/*   %smax = select i1 %1, i32 %numBlocks, i32 0*/
	if ((cur_state == LEGUP_F_outerloop_BB__0_1)) begin
		outerloop_0_smax_reg <= outerloop_0_smax;
		if (start == 1'b0 && ^(outerloop_0_smax) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_0_smax_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h7.0 = phi i32 [ 1541459225, %0 ], [ %114, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h70 = 32'd1541459225;
	end
	/* outerloop: %2*/
	/*   %h7.0 = phi i32 [ 1541459225, %0 ], [ %114, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h70 = outerloop_113_114;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h7.0 = phi i32 [ 1541459225, %0 ], [ %114, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h70_reg <= outerloop_2_h70;
		if (start == 1'b0 && ^(outerloop_2_h70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h70_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h7.0 = phi i32 [ 1541459225, %0 ], [ %114, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h70_reg <= outerloop_2_h70;
		if (start == 1'b0 && ^(outerloop_2_h70) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h70_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h6.0 = phi i32 [ 528734635, %0 ], [ %115, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h60 = 32'd528734635;
	end
	/* outerloop: %2*/
	/*   %h6.0 = phi i32 [ 528734635, %0 ], [ %115, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h60 = outerloop_113_115;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h6.0 = phi i32 [ 528734635, %0 ], [ %115, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h60_reg <= outerloop_2_h60;
		if (start == 1'b0 && ^(outerloop_2_h60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h60_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h6.0 = phi i32 [ 528734635, %0 ], [ %115, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h60_reg <= outerloop_2_h60;
		if (start == 1'b0 && ^(outerloop_2_h60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h60_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h5.0 = phi i32 [ -1694144372, %0 ], [ %116, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h50 = -32'd1694144372;
	end
	/* outerloop: %2*/
	/*   %h5.0 = phi i32 [ -1694144372, %0 ], [ %116, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h50 = outerloop_113_116;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h5.0 = phi i32 [ -1694144372, %0 ], [ %116, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h50_reg <= outerloop_2_h50;
		if (start == 1'b0 && ^(outerloop_2_h50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h50_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h5.0 = phi i32 [ -1694144372, %0 ], [ %116, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h50_reg <= outerloop_2_h50;
		if (start == 1'b0 && ^(outerloop_2_h50) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h50_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h4.0 = phi i32 [ 1359893119, %0 ], [ %117, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h40 = 32'd1359893119;
	end
	/* outerloop: %2*/
	/*   %h4.0 = phi i32 [ 1359893119, %0 ], [ %117, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h40 = outerloop_113_117;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h4.0 = phi i32 [ 1359893119, %0 ], [ %117, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h40_reg <= outerloop_2_h40;
		if (start == 1'b0 && ^(outerloop_2_h40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h40_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h4.0 = phi i32 [ 1359893119, %0 ], [ %117, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h40_reg <= outerloop_2_h40;
		if (start == 1'b0 && ^(outerloop_2_h40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h40_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h3.0 = phi i32 [ -1521486534, %0 ], [ %118, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h30 = -32'd1521486534;
	end
	/* outerloop: %2*/
	/*   %h3.0 = phi i32 [ -1521486534, %0 ], [ %118, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h30 = outerloop_113_118;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h3.0 = phi i32 [ -1521486534, %0 ], [ %118, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h30_reg <= outerloop_2_h30;
		if (start == 1'b0 && ^(outerloop_2_h30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h30_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h3.0 = phi i32 [ -1521486534, %0 ], [ %118, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h30_reg <= outerloop_2_h30;
		if (start == 1'b0 && ^(outerloop_2_h30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h30_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h2.0 = phi i32 [ 1013904242, %0 ], [ %119, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h20 = 32'd1013904242;
	end
	/* outerloop: %2*/
	/*   %h2.0 = phi i32 [ 1013904242, %0 ], [ %119, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h20 = outerloop_113_119;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h2.0 = phi i32 [ 1013904242, %0 ], [ %119, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h20_reg <= outerloop_2_h20;
		if (start == 1'b0 && ^(outerloop_2_h20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h20_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h2.0 = phi i32 [ 1013904242, %0 ], [ %119, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h20_reg <= outerloop_2_h20;
		if (start == 1'b0 && ^(outerloop_2_h20) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h20_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h1.0 = phi i32 [ -1150833019, %0 ], [ %120, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h10 = -32'd1150833019;
	end
	/* outerloop: %2*/
	/*   %h1.0 = phi i32 [ -1150833019, %0 ], [ %120, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h10 = outerloop_113_120;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h1.0 = phi i32 [ -1150833019, %0 ], [ %120, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h10_reg <= outerloop_2_h10;
		if (start == 1'b0 && ^(outerloop_2_h10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h10_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h1.0 = phi i32 [ -1150833019, %0 ], [ %120, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h10_reg <= outerloop_2_h10;
		if (start == 1'b0 && ^(outerloop_2_h10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h10_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %h0.0 = phi i32 [ 1779033703, %0 ], [ %121, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h00 = 32'd1779033703;
	end
	/* outerloop: %2*/
	/*   %h0.0 = phi i32 [ 1779033703, %0 ], [ %121, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_h00 = outerloop_113_121;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %h0.0 = phi i32 [ 1779033703, %0 ], [ %121, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h00_reg <= outerloop_2_h00;
		if (start == 1'b0 && ^(outerloop_2_h00) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h00_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %h0.0 = phi i32 [ 1779033703, %0 ], [ %121, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_h00_reg <= outerloop_2_h00;
		if (start == 1'b0 && ^(outerloop_2_h00) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_h00_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %3 = phi i32 [ 0, %0 ], [ %122, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_3 = 32'd0;
	end
	/* outerloop: %2*/
	/*   %3 = phi i32 [ 0, %0 ], [ %122, %113 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_2_3 = outerloop_113_122;
	end
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %3 = phi i32 [ 0, %0 ], [ %122, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__0_1) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_3_reg <= outerloop_2_3;
		if (start == 1'b0 && ^(outerloop_2_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_3_reg"); $finish; end
	end
	/* outerloop: %2*/
	/*   %3 = phi i32 [ 0, %0 ], [ %122, %113 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__113_29) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_2_3_reg <= outerloop_2_3;
		if (start == 1'b0 && ^(outerloop_2_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_3_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %4 = shl i32 %3, 6*/
		outerloop_2_4 = (outerloop_2_3_reg <<< (32'd6 % 32));
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %4 = shl i32 %3, 6*/
	if ((cur_state == LEGUP_F_outerloop_BB__2_2)) begin
		outerloop_2_4_reg <= outerloop_2_4;
		if (start == 1'b0 && ^(outerloop_2_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_4_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %5 = or i32 %4, 1*/
		outerloop_2_5 = (outerloop_2_4 | 32'd1);
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %5 = or i32 %4, 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__2_2)) begin
		outerloop_2_5_reg <= outerloop_2_5;
		if (start == 1'b0 && ^(outerloop_2_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_5_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %6 = or i32 %4, 2*/
		outerloop_2_6 = (outerloop_2_4 | 32'd2);
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %6 = or i32 %4, 2*/
	if ((cur_state == LEGUP_F_outerloop_BB__2_2)) begin
		outerloop_2_6_reg <= outerloop_2_6;
		if (start == 1'b0 && ^(outerloop_2_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_6_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %7 = or i32 %4, 3*/
		outerloop_2_7 = (outerloop_2_4 | 32'd3);
end
always @(posedge clk) begin
	/* outerloop: %2*/
	/*   %7 = or i32 %4, 3*/
	if ((cur_state == LEGUP_F_outerloop_BB__2_2)) begin
		outerloop_2_7_reg <= outerloop_2_7;
		if (start == 1'b0 && ^(outerloop_2_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_2_7_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %2*/
	/*   %exitcond14 = icmp eq i32 %3, %smax*/
		outerloop_2_exitcond14 = (outerloop_2_3_reg == outerloop_0_smax_reg);
end
always @(*) begin
	/* outerloop: %9*/
	/*   %10 = phi i32 [ 0, %8 ], [ %32, %31 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__8_3) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_9_10 = 32'd0;
	end
	/* outerloop: %9*/
	/*   %10 = phi i32 [ 0, %8 ], [ %32, %31 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__31_11) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_9_10 = outerloop_31_32;
	end
end
always @(posedge clk) begin
	/* outerloop: %9*/
	/*   %10 = phi i32 [ 0, %8 ], [ %32, %31 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__8_3) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_9_10_reg <= outerloop_9_10;
		if (start == 1'b0 && ^(outerloop_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_9_10_reg"); $finish; end
	end
	/* outerloop: %9*/
	/*   %10 = phi i32 [ 0, %8 ], [ %32, %31 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__31_11) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_9_10_reg <= outerloop_9_10;
		if (start == 1'b0 && ^(outerloop_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_9_10_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %9*/
	/*   %11 = shl i32 %10, 2*/
		outerloop_9_11 = (outerloop_9_10_reg <<< (32'd2 % 32));
end
always @(posedge clk) begin
	/* outerloop: %9*/
	/*   %11 = shl i32 %10, 2*/
	if ((cur_state == LEGUP_F_outerloop_BB__9_4)) begin
		outerloop_9_11_reg <= outerloop_9_11;
		if (start == 1'b0 && ^(outerloop_9_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_9_11_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %9*/
	/*   %exitcond = icmp eq i32 %10, 16*/
		outerloop_9_exitcond = (outerloop_9_10_reg == 32'd16);
end
always @(*) begin
	/* outerloop: %12*/
	/*   %scevgep = getelementptr [64 x i32]* %W, i32 0, i32 %10*/
		outerloop_12_scevgep = (`TAG_outerloop_0_W_a + (4 * outerloop_9_10_reg));
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %scevgep = getelementptr [64 x i32]* %W, i32 0, i32 %10*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_5)) begin
		outerloop_12_scevgep_reg <= outerloop_12_scevgep;
		if (start == 1'b0 && ^(outerloop_12_scevgep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_scevgep_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %13 = add i32 %7, %11*/
		outerloop_12_13 = (outerloop_2_7_reg + outerloop_9_11_reg);
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %13 = add i32 %7, %11*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_5)) begin
		outerloop_12_13_reg <= outerloop_12_13;
		if (start == 1'b0 && ^(outerloop_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_13_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %scevgep1 = getelementptr i8* %data, i32 %13*/
		outerloop_12_scevgep1 = (arg_data + (1 * outerloop_12_13_reg));
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %scevgep1 = getelementptr i8* %data, i32 %13*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		outerloop_12_scevgep1_reg <= outerloop_12_scevgep1;
		if (start == 1'b0 && ^(outerloop_12_scevgep1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_scevgep1_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %14 = add i32 %6, %11*/
		outerloop_12_14 = (outerloop_2_6_reg + outerloop_9_11_reg);
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %14 = add i32 %6, %11*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_5)) begin
		outerloop_12_14_reg <= outerloop_12_14;
		if (start == 1'b0 && ^(outerloop_12_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_14_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %scevgep2 = getelementptr i8* %data, i32 %14*/
		outerloop_12_scevgep2 = (arg_data + (1 * outerloop_12_14_reg));
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %scevgep2 = getelementptr i8* %data, i32 %14*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		outerloop_12_scevgep2_reg <= outerloop_12_scevgep2;
		if (start == 1'b0 && ^(outerloop_12_scevgep2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_scevgep2_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %15 = add i32 %5, %11*/
		outerloop_12_15 = (outerloop_2_5_reg + outerloop_9_11_reg);
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %15 = add i32 %5, %11*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_5)) begin
		outerloop_12_15_reg <= outerloop_12_15;
		if (start == 1'b0 && ^(outerloop_12_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_15_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %scevgep3 = getelementptr i8* %data, i32 %15*/
		outerloop_12_scevgep3 = (arg_data + (1 * outerloop_12_15_reg));
end
always @(*) begin
	/* outerloop: %12*/
	/*   %16 = add i32 %4, %11*/
		outerloop_12_16 = (outerloop_2_4_reg + outerloop_9_11_reg);
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %16 = add i32 %4, %11*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_5)) begin
		outerloop_12_16_reg <= outerloop_12_16;
		if (start == 1'b0 && ^(outerloop_12_16) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_16_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %scevgep4 = getelementptr i8* %data, i32 %16*/
		outerloop_12_scevgep4 = (arg_data + (1 * outerloop_12_16_reg));
end
always @(*) begin
	/* outerloop: %12*/
	/*   %17 = load i8* %scevgep4, align 1*/
		outerloop_12_17 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* outerloop: %12*/
	/*   %18 = zext i8 %17 to i32*/
		outerloop_12_18 = outerloop_12_17;
end
always @(*) begin
	/* outerloop: %12*/
	/*   %19 = shl nuw i32 %18, 24*/
		outerloop_12_19 = (outerloop_12_18 <<< (32'd24 % 32));
end
always @(*) begin
	/* outerloop: %12*/
	/*   %20 = load i8* %scevgep3, align 1*/
		outerloop_12_20 = memory_controller_out_b[7:0];
end
always @(*) begin
	/* outerloop: %12*/
	/*   %21 = zext i8 %20 to i32*/
		outerloop_12_21 = outerloop_12_20;
end
always @(*) begin
	/* outerloop: %12*/
	/*   %22 = shl nuw nsw i32 %21, 16*/
		outerloop_12_22 = (outerloop_12_21 <<< (32'd16 % 32));
end
always @(*) begin
	/* outerloop: %12*/
	/*   %23 = or i32 %19, %22*/
		outerloop_12_23 = (outerloop_12_19 | outerloop_12_22);
end
always @(posedge clk) begin
	/* outerloop: %12*/
	/*   %23 = or i32 %19, %22*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_8)) begin
		outerloop_12_23_reg <= outerloop_12_23;
		if (start == 1'b0 && ^(outerloop_12_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_12_23_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %12*/
	/*   %24 = load i8* %scevgep2, align 1*/
		outerloop_12_24 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* outerloop: %12*/
	/*   %25 = zext i8 %24 to i32*/
		outerloop_12_25 = outerloop_12_24;
end
always @(*) begin
	/* outerloop: %12*/
	/*   %26 = shl nuw nsw i32 %25, 8*/
		outerloop_12_26 = (outerloop_12_25 <<< (32'd8 % 32));
end
always @(*) begin
	/* outerloop: %12*/
	/*   %27 = or i32 %23, %26*/
		outerloop_12_27 = (outerloop_12_23_reg | outerloop_12_26);
end
always @(*) begin
	/* outerloop: %12*/
	/*   %28 = load i8* %scevgep1, align 1*/
		outerloop_12_28 = memory_controller_out_b[7:0];
end
always @(*) begin
	/* outerloop: %12*/
	/*   %29 = zext i8 %28 to i32*/
		outerloop_12_29 = outerloop_12_28;
end
always @(*) begin
	/* outerloop: %12*/
	/*   %30 = or i32 %27, %29*/
		outerloop_12_30 = (outerloop_12_27 | outerloop_12_29);
end
always @(*) begin
	/* outerloop: %31*/
	/*   %32 = add nsw i32 %10, 1*/
		outerloop_31_32 = (outerloop_9_10_reg + 32'd1);
end
always @(*) begin
	/* outerloop: %34*/
	/*   %indvar = phi i32 [ %indvar.next, %66 ], [ 0, %33 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__33_12) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_34_indvar = 32'd0;
	end
	/* outerloop: %34*/
	/*   %indvar = phi i32 [ %indvar.next, %66 ], [ 0, %33 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__66_21) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_34_indvar = outerloop_66_indvarnext;
	end
end
always @(posedge clk) begin
	/* outerloop: %34*/
	/*   %indvar = phi i32 [ %indvar.next, %66 ], [ 0, %33 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__33_12) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_34_indvar_reg <= outerloop_34_indvar;
		if (start == 1'b0 && ^(outerloop_34_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_indvar_reg"); $finish; end
	end
	/* outerloop: %34*/
	/*   %indvar = phi i32 [ %indvar.next, %66 ], [ 0, %33 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__66_21) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_34_indvar_reg <= outerloop_34_indvar;
		if (start == 1'b0 && ^(outerloop_34_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_indvar_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %34*/
	/*   %35 = add i32 %indvar, 1*/
		outerloop_34_35 = (outerloop_34_indvar_reg + 32'd1);
end
always @(posedge clk) begin
	/* outerloop: %34*/
	/*   %35 = add i32 %indvar, 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__34_13)) begin
		outerloop_34_35_reg <= outerloop_34_35;
		if (start == 1'b0 && ^(outerloop_34_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_35_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %34*/
	/*   %scevgep8 = getelementptr [64 x i32]* %W, i32 0, i32 %35*/
		outerloop_34_scevgep8 = (`TAG_outerloop_0_W_a + (4 * outerloop_34_35_reg));
end
always @(posedge clk) begin
	/* outerloop: %34*/
	/*   %scevgep8 = getelementptr [64 x i32]* %W, i32 0, i32 %35*/
	if ((cur_state == LEGUP_F_outerloop_BB__34_14)) begin
		outerloop_34_scevgep8_reg <= outerloop_34_scevgep8;
		if (start == 1'b0 && ^(outerloop_34_scevgep8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_scevgep8_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %34*/
	/*   %36 = add i32 %indvar, 14*/
		outerloop_34_36 = (outerloop_34_indvar_reg + 32'd14);
end
always @(posedge clk) begin
	/* outerloop: %34*/
	/*   %36 = add i32 %indvar, 14*/
	if ((cur_state == LEGUP_F_outerloop_BB__34_13)) begin
		outerloop_34_36_reg <= outerloop_34_36;
		if (start == 1'b0 && ^(outerloop_34_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_36_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %34*/
	/*   %scevgep10 = getelementptr [64 x i32]* %W, i32 0, i32 %36*/
		outerloop_34_scevgep10 = (`TAG_outerloop_0_W_a + (4 * outerloop_34_36_reg));
end
always @(posedge clk) begin
	/* outerloop: %34*/
	/*   %scevgep10 = getelementptr [64 x i32]* %W, i32 0, i32 %36*/
	if ((cur_state == LEGUP_F_outerloop_BB__34_14)) begin
		outerloop_34_scevgep10_reg <= outerloop_34_scevgep10;
		if (start == 1'b0 && ^(outerloop_34_scevgep10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_scevgep10_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %34*/
	/*   %exitcond5 = icmp eq i32 %indvar, 48*/
		outerloop_34_exitcond5 = (outerloop_34_indvar_reg == 32'd48);
end
always @(posedge clk) begin
	/* outerloop: %34*/
	/*   %exitcond5 = icmp eq i32 %indvar, 48*/
	if ((cur_state == LEGUP_F_outerloop_BB__34_13)) begin
		outerloop_34_exitcond5_reg <= outerloop_34_exitcond5;
		if (start == 1'b0 && ^(outerloop_34_exitcond5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_34_exitcond5_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %38 = add i32 %indvar, 9*/
		outerloop_37_38 = (outerloop_34_indvar_reg + 32'd9);
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %38 = add i32 %indvar, 9*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		outerloop_37_38_reg <= outerloop_37_38;
		if (start == 1'b0 && ^(outerloop_37_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_38_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %scevgep9 = getelementptr [64 x i32]* %W, i32 0, i32 %38*/
		outerloop_37_scevgep9 = (`TAG_outerloop_0_W_a + (4 * outerloop_37_38_reg));
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %scevgep9 = getelementptr [64 x i32]* %W, i32 0, i32 %38*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		outerloop_37_scevgep9_reg <= outerloop_37_scevgep9;
		if (start == 1'b0 && ^(outerloop_37_scevgep9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_scevgep9_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %scevgep7 = getelementptr [64 x i32]* %W, i32 0, i32 %indvar*/
		outerloop_37_scevgep7 = (`TAG_outerloop_0_W_a + (4 * outerloop_34_indvar_reg));
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %scevgep7 = getelementptr [64 x i32]* %W, i32 0, i32 %indvar*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		outerloop_37_scevgep7_reg <= outerloop_37_scevgep7;
		if (start == 1'b0 && ^(outerloop_37_scevgep7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_scevgep7_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %t.1 = add i32 %indvar, 16*/
		outerloop_37_t1 = (outerloop_34_indvar_reg + 32'd16);
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %t.1 = add i32 %indvar, 16*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		outerloop_37_t1_reg <= outerloop_37_t1;
		if (start == 1'b0 && ^(outerloop_37_t1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_t1_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %scevgep6 = getelementptr [64 x i32]* %W, i32 0, i32 %t.1*/
		outerloop_37_scevgep6 = (`TAG_outerloop_0_W_a + (4 * outerloop_37_t1_reg));
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %scevgep6 = getelementptr [64 x i32]* %W, i32 0, i32 %t.1*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		outerloop_37_scevgep6_reg <= outerloop_37_scevgep6;
		if (start == 1'b0 && ^(outerloop_37_scevgep6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_scevgep6_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %39 = load i32* %scevgep10, align 4*/
		outerloop_37_39 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* outerloop: %37*/
	/*   %40 = lshr i32 %39, 17*/
		outerloop_37_40 = (outerloop_37_39 >>> (32'd17 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %41 = shl i32 %39, 15*/
		outerloop_37_41 = (outerloop_37_39 <<< (32'd15 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %42 = or i32 %40, %41*/
		outerloop_37_42 = (outerloop_37_40 | outerloop_37_41);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %43 = lshr i32 %39, 19*/
		outerloop_37_43 = (outerloop_37_39 >>> (32'd19 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %44 = shl i32 %39, 13*/
		outerloop_37_44 = (outerloop_37_39 <<< (32'd13 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %45 = or i32 %43, %44*/
		outerloop_37_45 = (outerloop_37_43 | outerloop_37_44);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %46 = xor i32 %42, %45*/
		outerloop_37_46 = (outerloop_37_42 ^ outerloop_37_45);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %47 = load i32* %scevgep10, align 4*/
		outerloop_37_47 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* outerloop: %37*/
	/*   %48 = lshr i32 %47, 10*/
		outerloop_37_48 = (outerloop_37_47 >>> (32'd10 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %49 = xor i32 %46, %48*/
		outerloop_37_49 = (outerloop_37_46 ^ outerloop_37_48);
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %49 = xor i32 %46, %48*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		outerloop_37_49_reg <= outerloop_37_49;
		if (start == 1'b0 && ^(outerloop_37_49) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_49_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %50 = load i32* %scevgep9, align 4*/
		outerloop_37_50 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* outerloop: %37*/
	/*   %51 = add i32 %49, %50*/
		outerloop_37_51 = (outerloop_37_49_reg + outerloop_37_50);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %52 = load i32* %scevgep8, align 4*/
		outerloop_37_52 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* outerloop: %37*/
	/*   %53 = lshr i32 %52, 7*/
		outerloop_37_53 = (outerloop_37_52 >>> (32'd7 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %54 = shl i32 %52, 25*/
		outerloop_37_54 = (outerloop_37_52 <<< (32'd25 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %55 = or i32 %53, %54*/
		outerloop_37_55 = (outerloop_37_53 | outerloop_37_54);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %56 = lshr i32 %52, 18*/
		outerloop_37_56 = (outerloop_37_52 >>> (32'd18 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %57 = shl i32 %52, 14*/
		outerloop_37_57 = (outerloop_37_52 <<< (32'd14 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %58 = or i32 %56, %57*/
		outerloop_37_58 = (outerloop_37_56 | outerloop_37_57);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %59 = xor i32 %55, %58*/
		outerloop_37_59 = (outerloop_37_55 ^ outerloop_37_58);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %60 = load i32* %scevgep8, align 4*/
		outerloop_37_60 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* outerloop: %37*/
	/*   %61 = lshr i32 %60, 3*/
		outerloop_37_61 = (outerloop_37_60 >>> (32'd3 % 32));
end
always @(*) begin
	/* outerloop: %37*/
	/*   %62 = xor i32 %59, %61*/
		outerloop_37_62 = (outerloop_37_59 ^ outerloop_37_61);
end
always @(posedge clk) begin
	/* outerloop: %37*/
	/*   %62 = xor i32 %59, %61*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_18)) begin
		outerloop_37_62_reg <= outerloop_37_62;
		if (start == 1'b0 && ^(outerloop_37_62) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_37_62_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %37*/
	/*   %63 = add i32 %51, %62*/
		outerloop_37_63 = (outerloop_37_51 + outerloop_37_62_reg);
end
always @(*) begin
	/* outerloop: %37*/
	/*   %64 = load i32* %scevgep7, align 4*/
		outerloop_37_64 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* outerloop: %37*/
	/*   %65 = add i32 %63, %64*/
		outerloop_37_65 = (outerloop_37_63 + outerloop_37_64);
end
always @(*) begin
	/* outerloop: %66*/
	/*   %indvar.next = add i32 %indvar, 1*/
		outerloop_66_indvarnext = (outerloop_34_indvar_reg + 32'd1);
end
always @(*) begin
	/* outerloop: %68*/
	/*   %h.0 = phi i32 [ %h7.0, %67 ], [ %g.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_h0 = outerloop_2_h70_reg;
	end
	/* outerloop: %68*/
	/*   %h.0 = phi i32 [ %h7.0, %67 ], [ %g.0, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_h0 = outerloop_68_g0_reg;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %h.0 = phi i32 [ %h7.0, %67 ], [ %g.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_h0_reg <= outerloop_68_h0;
		if (start == 1'b0 && ^(outerloop_68_h0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_h0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %h.0 = phi i32 [ %h7.0, %67 ], [ %g.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_h0_reg <= outerloop_68_h0;
		if (start == 1'b0 && ^(outerloop_68_h0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_h0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %g.0 = phi i32 [ %h6.0, %67 ], [ %f.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_g0 = outerloop_2_h60_reg;
	end
	/* outerloop: %68*/
	/*   %g.0 = phi i32 [ %h6.0, %67 ], [ %f.0, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_g0 = outerloop_68_f0_reg;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %g.0 = phi i32 [ %h6.0, %67 ], [ %f.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_g0_reg <= outerloop_68_g0;
		if (start == 1'b0 && ^(outerloop_68_g0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_g0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %g.0 = phi i32 [ %h6.0, %67 ], [ %f.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_g0_reg <= outerloop_68_g0;
		if (start == 1'b0 && ^(outerloop_68_g0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_g0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %f.0 = phi i32 [ %h5.0, %67 ], [ %e.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_f0 = outerloop_2_h50_reg;
	end
	/* outerloop: %68*/
	/*   %f.0 = phi i32 [ %h5.0, %67 ], [ %e.0, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_f0 = outerloop_68_e0_reg;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %f.0 = phi i32 [ %h5.0, %67 ], [ %e.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_f0_reg <= outerloop_68_f0;
		if (start == 1'b0 && ^(outerloop_68_f0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_f0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %f.0 = phi i32 [ %h5.0, %67 ], [ %e.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_f0_reg <= outerloop_68_f0;
		if (start == 1'b0 && ^(outerloop_68_f0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_f0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %e.0 = phi i32 [ %h4.0, %67 ], [ %110, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_e0 = outerloop_2_h40_reg;
	end
	/* outerloop: %68*/
	/*   %e.0 = phi i32 [ %h4.0, %67 ], [ %110, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_e0 = outerloop_92_110;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %e.0 = phi i32 [ %h4.0, %67 ], [ %110, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_e0_reg <= outerloop_68_e0;
		if (start == 1'b0 && ^(outerloop_68_e0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_e0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %e.0 = phi i32 [ %h4.0, %67 ], [ %110, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_e0_reg <= outerloop_68_e0;
		if (start == 1'b0 && ^(outerloop_68_e0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_e0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %d.0 = phi i32 [ %h3.0, %67 ], [ %c.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_d0 = outerloop_2_h30_reg;
	end
	/* outerloop: %68*/
	/*   %d.0 = phi i32 [ %h3.0, %67 ], [ %c.0, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_d0 = outerloop_68_c0_reg;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %d.0 = phi i32 [ %h3.0, %67 ], [ %c.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_d0_reg <= outerloop_68_d0;
		if (start == 1'b0 && ^(outerloop_68_d0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_d0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %d.0 = phi i32 [ %h3.0, %67 ], [ %c.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_d0_reg <= outerloop_68_d0;
		if (start == 1'b0 && ^(outerloop_68_d0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_d0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %c.0 = phi i32 [ %h2.0, %67 ], [ %b.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_c0 = outerloop_2_h20_reg;
	end
	/* outerloop: %68*/
	/*   %c.0 = phi i32 [ %h2.0, %67 ], [ %b.0, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_c0 = outerloop_68_b0_reg;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %c.0 = phi i32 [ %h2.0, %67 ], [ %b.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_c0_reg <= outerloop_68_c0;
		if (start == 1'b0 && ^(outerloop_68_c0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_c0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %c.0 = phi i32 [ %h2.0, %67 ], [ %b.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_c0_reg <= outerloop_68_c0;
		if (start == 1'b0 && ^(outerloop_68_c0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_c0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %b.0 = phi i32 [ %h1.0, %67 ], [ %a.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_b0 = outerloop_2_h10_reg;
	end
	/* outerloop: %68*/
	/*   %b.0 = phi i32 [ %h1.0, %67 ], [ %a.0, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_b0 = outerloop_68_a0_reg;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %b.0 = phi i32 [ %h1.0, %67 ], [ %a.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_b0_reg <= outerloop_68_b0;
		if (start == 1'b0 && ^(outerloop_68_b0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_b0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %b.0 = phi i32 [ %h1.0, %67 ], [ %a.0, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_b0_reg <= outerloop_68_b0;
		if (start == 1'b0 && ^(outerloop_68_b0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_b0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %a.0 = phi i32 [ %h0.0, %67 ], [ %109, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_a0 = outerloop_2_h00_reg;
	end
	/* outerloop: %68*/
	/*   %a.0 = phi i32 [ %h0.0, %67 ], [ %109, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_a0 = outerloop_92_109;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %a.0 = phi i32 [ %h0.0, %67 ], [ %109, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_a0_reg <= outerloop_68_a0;
		if (start == 1'b0 && ^(outerloop_68_a0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_a0_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %a.0 = phi i32 [ %h0.0, %67 ], [ %109, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_a0_reg <= outerloop_68_a0;
		if (start == 1'b0 && ^(outerloop_68_a0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_a0_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %69 = phi i32 [ 0, %67 ], [ %111, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_69 = 32'd0;
	end
	/* outerloop: %68*/
	/*   %69 = phi i32 [ 0, %67 ], [ %111, %92 ]*/
	else /* if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) */ begin
		outerloop_68_69 = outerloop_92_111;
	end
end
always @(posedge clk) begin
	/* outerloop: %68*/
	/*   %69 = phi i32 [ 0, %67 ], [ %111, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__67_22) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_69_reg <= outerloop_68_69;
		if (start == 1'b0 && ^(outerloop_68_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_69_reg"); $finish; end
	end
	/* outerloop: %68*/
	/*   %69 = phi i32 [ 0, %67 ], [ %111, %92 ]*/
	if (((cur_state == LEGUP_F_outerloop_BB__92_27) & (memory_controller_waitrequest == 1'd0))) begin
		outerloop_68_69_reg <= outerloop_68_69;
		if (start == 1'b0 && ^(outerloop_68_69) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_68_69_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %68*/
	/*   %exitcond11 = icmp eq i32 %69, 64*/
		outerloop_68_exitcond11 = (outerloop_68_69_reg == 32'd64);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %scevgep13 = getelementptr [64 x i32]* @k, i32 0, i32 %69*/
		outerloop_70_scevgep13 = (`TAG_g_k_a + (4 * outerloop_68_69_reg));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %scevgep12 = getelementptr [64 x i32]* %W, i32 0, i32 %69*/
		outerloop_70_scevgep12 = (`TAG_outerloop_0_W_a + (4 * outerloop_68_69_reg));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %71 = lshr i32 %e.0, 6*/
		outerloop_70_71 = (outerloop_68_e0_reg >>> (32'd6 % 32));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %72 = shl i32 %e.0, 26*/
		outerloop_70_72 = (outerloop_68_e0_reg <<< (32'd26 % 32));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %73 = or i32 %71, %72*/
		outerloop_70_73 = (outerloop_70_71 | outerloop_70_72);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %74 = lshr i32 %e.0, 11*/
		outerloop_70_74 = (outerloop_68_e0_reg >>> (32'd11 % 32));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %75 = shl i32 %e.0, 21*/
		outerloop_70_75 = (outerloop_68_e0_reg <<< (32'd21 % 32));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %76 = or i32 %74, %75*/
		outerloop_70_76 = (outerloop_70_74 | outerloop_70_75);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %77 = xor i32 %73, %76*/
		outerloop_70_77 = (outerloop_70_73 ^ outerloop_70_76);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %78 = lshr i32 %e.0, 25*/
		outerloop_70_78 = (outerloop_68_e0_reg >>> (32'd25 % 32));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %79 = shl i32 %e.0, 7*/
		outerloop_70_79 = (outerloop_68_e0_reg <<< (32'd7 % 32));
end
always @(*) begin
	/* outerloop: %70*/
	/*   %80 = or i32 %78, %79*/
		outerloop_70_80 = (outerloop_70_78 | outerloop_70_79);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %81 = xor i32 %77, %80*/
		outerloop_70_81 = (outerloop_70_77 ^ outerloop_70_80);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %82 = add i32 %h.0, %81*/
		outerloop_70_82 = (outerloop_68_h0_reg + outerloop_70_81);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %83 = and i32 %e.0, %f.0*/
		outerloop_70_83 = (outerloop_68_e0_reg & outerloop_68_f0_reg);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %84 = xor i32 %e.0, -1*/
		outerloop_70_84 = (outerloop_68_e0_reg ^ -32'd1);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %85 = and i32 %g.0, %84*/
		outerloop_70_85 = (outerloop_68_g0_reg & outerloop_70_84);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %86 = xor i32 %83, %85*/
		outerloop_70_86 = (outerloop_70_83 ^ outerloop_70_85);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %87 = add i32 %82, %86*/
		outerloop_70_87 = (outerloop_70_82 + outerloop_70_86);
end
always @(posedge clk) begin
	/* outerloop: %70*/
	/*   %87 = add i32 %82, %86*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		outerloop_70_87_reg <= outerloop_70_87;
		if (start == 1'b0 && ^(outerloop_70_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_70_87_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %70*/
	/*   %88 = load i32* %scevgep13, align 4*/
		outerloop_70_88 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* outerloop: %70*/
	/*   %89 = add i32 %87, %88*/
		outerloop_70_89 = (outerloop_70_87_reg + outerloop_70_88);
end
always @(*) begin
	/* outerloop: %70*/
	/*   %90 = load i32* %scevgep12, align 4*/
		outerloop_70_90 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* outerloop: %70*/
	/*   %91 = add i32 %89, %90*/
		outerloop_70_91 = (outerloop_70_89 + outerloop_70_90);
end
always @(posedge clk) begin
	/* outerloop: %70*/
	/*   %91 = add i32 %89, %90*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_26)) begin
		outerloop_70_91_reg <= outerloop_70_91;
		if (start == 1'b0 && ^(outerloop_70_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_70_91_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %92*/
	/*   %93 = lshr i32 %a.0, 2*/
		outerloop_92_93 = (outerloop_68_a0_reg >>> (32'd2 % 32));
end
always @(*) begin
	/* outerloop: %92*/
	/*   %94 = shl i32 %a.0, 30*/
		outerloop_92_94 = (outerloop_68_a0_reg <<< (32'd30 % 32));
end
always @(*) begin
	/* outerloop: %92*/
	/*   %95 = or i32 %93, %94*/
		outerloop_92_95 = (outerloop_92_93 | outerloop_92_94);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %96 = lshr i32 %a.0, 13*/
		outerloop_92_96 = (outerloop_68_a0_reg >>> (32'd13 % 32));
end
always @(*) begin
	/* outerloop: %92*/
	/*   %97 = shl i32 %a.0, 19*/
		outerloop_92_97 = (outerloop_68_a0_reg <<< (32'd19 % 32));
end
always @(*) begin
	/* outerloop: %92*/
	/*   %98 = or i32 %96, %97*/
		outerloop_92_98 = (outerloop_92_96 | outerloop_92_97);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %99 = xor i32 %95, %98*/
		outerloop_92_99 = (outerloop_92_95 ^ outerloop_92_98);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %100 = lshr i32 %a.0, 22*/
		outerloop_92_100 = (outerloop_68_a0_reg >>> (32'd22 % 32));
end
always @(*) begin
	/* outerloop: %92*/
	/*   %101 = shl i32 %a.0, 10*/
		outerloop_92_101 = (outerloop_68_a0_reg <<< (32'd10 % 32));
end
always @(*) begin
	/* outerloop: %92*/
	/*   %102 = or i32 %100, %101*/
		outerloop_92_102 = (outerloop_92_100 | outerloop_92_101);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %103 = xor i32 %99, %102*/
		outerloop_92_103 = (outerloop_92_99 ^ outerloop_92_102);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %104 = xor i32 %b.0, %c.0*/
		outerloop_92_104 = (outerloop_68_b0_reg ^ outerloop_68_c0_reg);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %105 = and i32 %a.0, %104*/
		outerloop_92_105 = (outerloop_68_a0_reg & outerloop_92_104);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %106 = and i32 %b.0, %c.0*/
		outerloop_92_106 = (outerloop_68_b0_reg & outerloop_68_c0_reg);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %107 = xor i32 %105, %106*/
		outerloop_92_107 = (outerloop_92_105 ^ outerloop_92_106);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %108 = add i32 %103, %107*/
		outerloop_92_108 = (outerloop_92_103 + outerloop_92_107);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %109 = add i32 %91, %108*/
		outerloop_92_109 = (outerloop_70_91_reg + outerloop_92_108);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %110 = add i32 %d.0, %91*/
		outerloop_92_110 = (outerloop_68_d0_reg + outerloop_70_91_reg);
end
always @(*) begin
	/* outerloop: %92*/
	/*   %111 = add nsw i32 %69, 1*/
		outerloop_92_111 = (outerloop_68_69_reg + 32'd1);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %114 = add i32 %h.0, %h7.0*/
		outerloop_113_114 = (outerloop_68_h0_reg + outerloop_2_h70_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %115 = add i32 %g.0, %h6.0*/
		outerloop_113_115 = (outerloop_68_g0_reg + outerloop_2_h60_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %116 = add i32 %f.0, %h5.0*/
		outerloop_113_116 = (outerloop_68_f0_reg + outerloop_2_h50_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %117 = add i32 %e.0, %h4.0*/
		outerloop_113_117 = (outerloop_68_e0_reg + outerloop_2_h40_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %118 = add i32 %d.0, %h3.0*/
		outerloop_113_118 = (outerloop_68_d0_reg + outerloop_2_h30_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %119 = add i32 %c.0, %h2.0*/
		outerloop_113_119 = (outerloop_68_c0_reg + outerloop_2_h20_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %120 = add i32 %b.0, %h1.0*/
		outerloop_113_120 = (outerloop_68_b0_reg + outerloop_2_h10_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %121 = add i32 %a.0, %h0.0*/
		outerloop_113_121 = (outerloop_68_a0_reg + outerloop_2_h00_reg);
end
always @(*) begin
	/* outerloop: %113*/
	/*   %122 = add nsw i32 %3, 1*/
		outerloop_113_122 = (outerloop_2_3_reg + 32'd1);
end
always @(*) begin
	/* outerloop: %123*/
	/*   %124 = getelementptr inbounds i32* %digest, i32 1*/
		outerloop_123_124 = (arg_digest + (4 * 32'd1));
end
always @(*) begin
	/* outerloop: %123*/
	/*   %125 = getelementptr inbounds i32* %digest, i32 2*/
		outerloop_123_125 = (arg_digest + (4 * 32'd2));
end
always @(posedge clk) begin
	/* outerloop: %123*/
	/*   %125 = getelementptr inbounds i32* %digest, i32 2*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		outerloop_123_125_reg <= outerloop_123_125;
		if (start == 1'b0 && ^(outerloop_123_125) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_123_125_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %123*/
	/*   %126 = getelementptr inbounds i32* %digest, i32 3*/
		outerloop_123_126 = (arg_digest + (4 * 32'd3));
end
always @(posedge clk) begin
	/* outerloop: %123*/
	/*   %126 = getelementptr inbounds i32* %digest, i32 3*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		outerloop_123_126_reg <= outerloop_123_126;
		if (start == 1'b0 && ^(outerloop_123_126) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_123_126_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %123*/
	/*   %127 = getelementptr inbounds i32* %digest, i32 4*/
		outerloop_123_127 = (arg_digest + (4 * 32'd4));
end
always @(posedge clk) begin
	/* outerloop: %123*/
	/*   %127 = getelementptr inbounds i32* %digest, i32 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		outerloop_123_127_reg <= outerloop_123_127;
		if (start == 1'b0 && ^(outerloop_123_127) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_123_127_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %123*/
	/*   %128 = getelementptr inbounds i32* %digest, i32 5*/
		outerloop_123_128 = (arg_digest + (4 * 32'd5));
end
always @(posedge clk) begin
	/* outerloop: %123*/
	/*   %128 = getelementptr inbounds i32* %digest, i32 5*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		outerloop_123_128_reg <= outerloop_123_128;
		if (start == 1'b0 && ^(outerloop_123_128) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_123_128_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %123*/
	/*   %129 = getelementptr inbounds i32* %digest, i32 6*/
		outerloop_123_129 = (arg_digest + (4 * 32'd6));
end
always @(posedge clk) begin
	/* outerloop: %123*/
	/*   %129 = getelementptr inbounds i32* %digest, i32 6*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		outerloop_123_129_reg <= outerloop_123_129;
		if (start == 1'b0 && ^(outerloop_123_129) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_123_129_reg"); $finish; end
	end
end
always @(*) begin
	/* outerloop: %123*/
	/*   %130 = getelementptr inbounds i32* %digest, i32 7*/
		outerloop_123_130 = (arg_digest + (4 * 32'd7));
end
always @(posedge clk) begin
	/* outerloop: %123*/
	/*   %130 = getelementptr inbounds i32* %digest, i32 7*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		outerloop_123_130_reg <= outerloop_123_130;
		if (start == 1'b0 && ^(outerloop_123_130) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_123_130_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* outerloop: %123*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_34)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   %17 = load i8* %scevgep4, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %12*/
	/*   %24 = load i8* %scevgep2, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %12*/
	/*   store i32 %30, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_9)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %37*/
	/*   %39 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %37*/
	/*   %52 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %37*/
	/*   %50 = load i32* %scevgep9, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %70*/
	/*   %88 = load i32* %scevgep13, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h0.0, i32* %digest, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h2.0, i32* %125, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h4.0, i32* %127, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h6.0, i32* %129, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   %17 = load i8* %scevgep4, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_address_a = outerloop_12_scevgep4;
	end
	/* outerloop: %12*/
	/*   %24 = load i8* %scevgep2, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_address_a = outerloop_12_scevgep2_reg;
	end
	/* outerloop: %12*/
	/*   store i32 %30, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_9)) begin
		memory_controller_address_a = outerloop_12_scevgep_reg;
	end
	/* outerloop: %37*/
	/*   %39 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_address_a = outerloop_34_scevgep10_reg;
	end
	/* outerloop: %37*/
	/*   %52 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_address_a = outerloop_34_scevgep8_reg;
	end
	/* outerloop: %37*/
	/*   %50 = load i32* %scevgep9, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_address_a = outerloop_37_scevgep9_reg;
	end
	/* outerloop: %70*/
	/*   %88 = load i32* %scevgep13, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_address_a = outerloop_70_scevgep13;
	end
	/* outerloop: %123*/
	/*   store i32 %h0.0, i32* %digest, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_address_a = arg_digest;
	end
	/* outerloop: %123*/
	/*   store i32 %h2.0, i32* %125, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_address_a = outerloop_123_125_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h4.0, i32* %127, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_address_a = outerloop_123_127_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h6.0, i32* %129, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_address_a = outerloop_123_129_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   %17 = load i8* %scevgep4, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   %24 = load i8* %scevgep2, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   store i32 %30, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_9)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* outerloop: %37*/
	/*   %39 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %37*/
	/*   %52 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %37*/
	/*   %50 = load i32* %scevgep9, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %70*/
	/*   %88 = load i32* %scevgep13, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* outerloop: %123*/
	/*   store i32 %h0.0, i32* %digest, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h2.0, i32* %125, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h4.0, i32* %127, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h6.0, i32* %129, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   store i32 %30, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_9)) begin
		memory_controller_in_a = outerloop_12_30;
	end
	/* outerloop: %123*/
	/*   store i32 %h0.0, i32* %digest, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_in_a = outerloop_2_h00_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h2.0, i32* %125, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_in_a = outerloop_2_h20_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h4.0, i32* %127, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_in_a = outerloop_2_h40_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h6.0, i32* %129, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_in_a = outerloop_2_h60_reg;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* outerloop: %12*/
	/*   %17 = load i8* %scevgep4, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_size_a = 2'd0;
	end
	/* outerloop: %12*/
	/*   %24 = load i8* %scevgep2, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_size_a = 2'd0;
	end
	/* outerloop: %12*/
	/*   store i32 %30, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_9)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %37*/
	/*   %39 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %37*/
	/*   %52 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %37*/
	/*   %50 = load i32* %scevgep9, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %70*/
	/*   %88 = load i32* %scevgep13, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h0.0, i32* %digest, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h2.0, i32* %125, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h4.0, i32* %127, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_size_a = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h6.0, i32* %129, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* outerloop: %12*/
	/*   %20 = load i8* %scevgep3, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %12*/
	/*   %28 = load i8* %scevgep1, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %37*/
	/*   %47 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %37*/
	/*   %60 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %37*/
	/*   %64 = load i32* %scevgep7, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %37*/
	/*   store i32 %65, i32* %scevgep6, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_19)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %70*/
	/*   %90 = load i32* %scevgep12, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h1.0, i32* %124, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h3.0, i32* %126, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h5.0, i32* %128, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h7.0, i32* %130, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* outerloop: %12*/
	/*   %20 = load i8* %scevgep3, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_address_b = outerloop_12_scevgep3;
	end
	/* outerloop: %12*/
	/*   %28 = load i8* %scevgep1, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_address_b = outerloop_12_scevgep1_reg;
	end
	/* outerloop: %37*/
	/*   %47 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_address_b = outerloop_34_scevgep10_reg;
	end
	/* outerloop: %37*/
	/*   %60 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_address_b = outerloop_34_scevgep8_reg;
	end
	/* outerloop: %37*/
	/*   %64 = load i32* %scevgep7, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_address_b = outerloop_37_scevgep7_reg;
	end
	/* outerloop: %37*/
	/*   store i32 %65, i32* %scevgep6, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_19)) begin
		memory_controller_address_b = outerloop_37_scevgep6_reg;
	end
	/* outerloop: %70*/
	/*   %90 = load i32* %scevgep12, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_address_b = outerloop_70_scevgep12;
	end
	/* outerloop: %123*/
	/*   store i32 %h1.0, i32* %124, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_address_b = outerloop_123_124;
	end
	/* outerloop: %123*/
	/*   store i32 %h3.0, i32* %126, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_address_b = outerloop_123_126_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h5.0, i32* %128, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_address_b = outerloop_123_128_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h7.0, i32* %130, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_address_b = outerloop_123_130_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %12*/
	/*   %20 = load i8* %scevgep3, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %12*/
	/*   %28 = load i8* %scevgep1, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %37*/
	/*   %47 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %37*/
	/*   %60 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %37*/
	/*   %64 = load i32* %scevgep7, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %37*/
	/*   store i32 %65, i32* %scevgep6, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_19)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* outerloop: %70*/
	/*   %90 = load i32* %scevgep12, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* outerloop: %123*/
	/*   store i32 %h1.0, i32* %124, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h3.0, i32* %126, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h5.0, i32* %128, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* outerloop: %123*/
	/*   store i32 %h7.0, i32* %130, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
	/* outerloop: %37*/
	/*   store i32 %65, i32* %scevgep6, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_19)) begin
		memory_controller_in_b = outerloop_37_65;
	end
	/* outerloop: %123*/
	/*   store i32 %h1.0, i32* %124, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_in_b = outerloop_2_h10_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h3.0, i32* %126, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_in_b = outerloop_2_h30_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h5.0, i32* %128, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_in_b = outerloop_2_h50_reg;
	end
	/* outerloop: %123*/
	/*   store i32 %h7.0, i32* %130, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_in_b = outerloop_2_h70_reg;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* outerloop: %12*/
	/*   %20 = load i8* %scevgep3, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_6)) begin
		memory_controller_size_b = 2'd0;
	end
	/* outerloop: %12*/
	/*   %28 = load i8* %scevgep1, align 1*/
	if ((cur_state == LEGUP_F_outerloop_BB__12_7)) begin
		memory_controller_size_b = 2'd0;
	end
	/* outerloop: %37*/
	/*   %47 = load i32* %scevgep10, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_15)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %37*/
	/*   %60 = load i32* %scevgep8, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_16)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %37*/
	/*   %64 = load i32* %scevgep7, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_17)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %37*/
	/*   store i32 %65, i32* %scevgep6, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__37_19)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %70*/
	/*   %90 = load i32* %scevgep12, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__70_24)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h1.0, i32* %124, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_30)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h3.0, i32* %126, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_31)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h5.0, i32* %128, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_32)) begin
		memory_controller_size_b = 2'd2;
	end
	/* outerloop: %123*/
	/*   store i32 %h7.0, i32* %130, align 4*/
	if ((cur_state == LEGUP_F_outerloop_BB__123_33)) begin
		memory_controller_size_b = 2'd2;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module SHA256
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_msg,
	arg_msgLen
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_SHA256_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_SHA256_BB__0_3 = 3'd3;
parameter [2:0] LEGUP_F_SHA256_BB__0_5 = 3'd5;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [2:0] LEGUP_function_call_2 = 3'd2;
parameter [2:0] LEGUP_function_call_4 = 3'd4;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_msg;
input [63:0] arg_msgLen;
reg [2:0] cur_state;
reg [2:0] next_state;
reg [31:0] SHA256_0_1;
reg [31:0] SHA256_0_1_reg;
reg  pad_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_arg_data;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_arg_msg;
reg [63:0] pad_arg_msgLen;
wire  pad_memory_controller_enable_a;
wire  pad_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] pad_memory_controller_in_a;
wire [1:0] pad_memory_controller_size_a;
wire  pad_memory_controller_enable_b;
wire  pad_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] pad_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] pad_memory_controller_in_b;
wire [1:0] pad_memory_controller_size_b;
reg  pad_finish_final;
reg  pad_finish_reg;
wire  pad_finish;
wire [31:0] pad_return_val;
reg [31:0] pad_return_val_reg;
reg  outerloop_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_arg_digest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_arg_data;
reg [31:0] outerloop_arg_numBlocks;
wire  outerloop_memory_controller_enable_a;
wire  outerloop_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] outerloop_memory_controller_in_a;
wire [1:0] outerloop_memory_controller_size_a;
wire  outerloop_memory_controller_enable_b;
wire  outerloop_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] outerloop_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] outerloop_memory_controller_in_b;
wire [1:0] outerloop_memory_controller_size_b;
reg  outerloop_finish_final;
reg  outerloop_finish_reg;
wire  outerloop_finish;


pad pad (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (pad_memory_controller_enable_a),
	.memory_controller_address_a (pad_memory_controller_address_a),
	.memory_controller_write_enable_a (pad_memory_controller_write_enable_a),
	.memory_controller_in_a (pad_memory_controller_in_a),
	.memory_controller_size_a (pad_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (pad_memory_controller_enable_b),
	.memory_controller_address_b (pad_memory_controller_address_b),
	.memory_controller_write_enable_b (pad_memory_controller_write_enable_b),
	.memory_controller_in_b (pad_memory_controller_in_b),
	.memory_controller_size_b (pad_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (pad_start),
	.finish (pad_finish),
	.return_val (pad_return_val),
	.arg_data (pad_arg_data),
	.arg_msg (pad_arg_msg),
	.arg_msgLen (pad_arg_msgLen)
);

defparam
	pad.tag_offset = tag_offset;


outerloop outerloop (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (outerloop_memory_controller_enable_a),
	.memory_controller_address_a (outerloop_memory_controller_address_a),
	.memory_controller_write_enable_a (outerloop_memory_controller_write_enable_a),
	.memory_controller_in_a (outerloop_memory_controller_in_a),
	.memory_controller_size_a (outerloop_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (outerloop_memory_controller_enable_b),
	.memory_controller_address_b (outerloop_memory_controller_address_b),
	.memory_controller_write_enable_b (outerloop_memory_controller_write_enable_b),
	.memory_controller_in_b (outerloop_memory_controller_in_b),
	.memory_controller_size_b (outerloop_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (outerloop_start),
	.finish (outerloop_finish),
	.arg_digest (outerloop_arg_digest),
	.arg_data (outerloop_arg_data),
	.arg_numBlocks (outerloop_arg_numBlocks)
);

defparam
	outerloop.tag_offset = tag_offset;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_SHA256_BB__0_1;
LEGUP_F_SHA256_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_SHA256_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_SHA256_BB__0_5:
		next_state = LEGUP_0;
LEGUP_function_call_2:
	if ((pad_finish_final == 1'd1))
		next_state = LEGUP_F_SHA256_BB__0_3;
LEGUP_function_call_4:
	if ((outerloop_finish_final == 1'd1))
		next_state = LEGUP_F_SHA256_BB__0_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
		SHA256_0_1 = pad_return_val_reg;
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		SHA256_0_1_reg <= SHA256_0_1;
		if (start == 1'b0 && ^(SHA256_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_0_1_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_1)) begin
		pad_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		pad_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_1)) begin
		pad_arg_data <= `TAG_g_gData_a;
		if (start == 1'b0 && ^(`TAG_g_gData_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_arg_data"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_1)) begin
		pad_arg_msg <= arg_msg;
		if (start == 1'b0 && ^(arg_msg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_arg_msg"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_1)) begin
		pad_arg_msgLen <= arg_msgLen;
		if (start == 1'b0 && ^(arg_msgLen) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_arg_msgLen"); $finish; end
	end
end
always @(*) begin
	pad_finish_final = pad_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_SHA256_BB__0_1))) begin
		pad_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_finish_reg"); $finish; end
	end
	if (pad_finish) begin
		pad_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_SHA256_BB__0_1))) begin
		pad_return_val_reg <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_return_val_reg"); $finish; end
	end
	if (pad_finish) begin
		pad_return_val_reg <= pad_return_val;
		if (start == 1'b0 && ^(pad_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to pad_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_3)) begin
		outerloop_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		outerloop_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_3)) begin
		outerloop_arg_digest <= `TAG_g_gDigest_a;
		if (start == 1'b0 && ^(`TAG_g_gDigest_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_arg_digest"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_3)) begin
		outerloop_arg_data <= `TAG_g_gData_a;
		if (start == 1'b0 && ^(`TAG_g_gData_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_arg_data"); $finish; end
	end
end
always @(posedge clk) begin
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_3)) begin
		outerloop_arg_numBlocks <= SHA256_0_1_reg;
		if (start == 1'b0 && ^(SHA256_0_1_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_arg_numBlocks"); $finish; end
	end
end
always @(*) begin
	outerloop_finish_final = outerloop_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_SHA256_BB__0_3))) begin
		outerloop_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_finish_reg"); $finish; end
	end
	if (outerloop_finish) begin
		outerloop_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to outerloop_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* SHA256: %0*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_SHA256_BB__0_5)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = pad_memory_controller_enable_a;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = pad_memory_controller_enable_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = outerloop_memory_controller_enable_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = outerloop_memory_controller_enable_a;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = pad_memory_controller_address_a;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = pad_memory_controller_address_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = outerloop_memory_controller_address_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = outerloop_memory_controller_address_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = pad_memory_controller_write_enable_a;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = pad_memory_controller_write_enable_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = outerloop_memory_controller_write_enable_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = outerloop_memory_controller_write_enable_a;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = pad_memory_controller_in_a;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = pad_memory_controller_in_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = outerloop_memory_controller_in_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = outerloop_memory_controller_in_a;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = pad_memory_controller_size_a;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = pad_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = outerloop_memory_controller_size_a;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = outerloop_memory_controller_size_a;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = pad_memory_controller_enable_b;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = pad_memory_controller_enable_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = outerloop_memory_controller_enable_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = outerloop_memory_controller_enable_b;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = pad_memory_controller_address_b;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = pad_memory_controller_address_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = outerloop_memory_controller_address_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = outerloop_memory_controller_address_b;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = pad_memory_controller_write_enable_b;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = pad_memory_controller_write_enable_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = outerloop_memory_controller_write_enable_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = outerloop_memory_controller_write_enable_b;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = pad_memory_controller_in_b;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = pad_memory_controller_in_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = outerloop_memory_controller_in_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = outerloop_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = pad_memory_controller_size_b;
	end
	/* SHA256: %0*/
	/*   %1 = call i32 @pad(i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i8* %msg, i64 %msgLen) #2*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = pad_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = outerloop_memory_controller_size_b;
	end
	/* SHA256: %0*/
	/*   call void @outerloop(i32* getelementptr inbounds ([8 x i32]* @gDigest, i32 0, i32 0), i8* getelementptr inbounds ([192 x i8]* @gData, i32 0, i32 0), i32 %1) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = outerloop_memory_controller_size_b;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module legup_memcpy_1
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_d,
	arg_s,
	arg_n
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__0_2 = 4'd2;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__0_3 = 4'd3;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__2_4 = 4'd4;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__2_5 = 4'd5;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__2_6 = 4'd6;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__2_7 = 4'd7;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__6_8 = 4'd8;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__6_9 = 4'd9;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__6_10 = 4'd10;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__6_11 = 4'd11;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__6_12 = 4'd12;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__6_13 = 4'd13;
parameter [3:0] LEGUP_F_legup_memcpy_1_BB__12_14 = 4'd14;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_d;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_s;
input [31:0] arg_n;
reg [3:0] cur_state;
reg [3:0] next_state;
reg [31:0] legup_memcpy_1_2_3;
reg [31:0] legup_memcpy_1_2_4;
reg  legup_memcpy_1_2_5;
reg  legup_memcpy_1_2_5_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_6_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_6_8;
reg [7:0] legup_memcpy_1_6_9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_6_10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_6_10_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_6_11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_6_11_reg;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_legup_memcpy_1_BB__0_1;
LEGUP_F_legup_memcpy_1_BB__0_1:
		next_state = LEGUP_F_legup_memcpy_1_BB__0_2;
LEGUP_F_legup_memcpy_1_BB__0_2:
		next_state = LEGUP_F_legup_memcpy_1_BB__0_3;
LEGUP_F_legup_memcpy_1_BB__0_3:
		next_state = LEGUP_F_legup_memcpy_1_BB__2_4;
LEGUP_F_legup_memcpy_1_BB__12_14:
		next_state = LEGUP_0;
LEGUP_F_legup_memcpy_1_BB__2_4:
		next_state = LEGUP_F_legup_memcpy_1_BB__2_5;
LEGUP_F_legup_memcpy_1_BB__2_5:
		next_state = LEGUP_F_legup_memcpy_1_BB__2_6;
LEGUP_F_legup_memcpy_1_BB__2_6:
		next_state = LEGUP_F_legup_memcpy_1_BB__2_7;
LEGUP_F_legup_memcpy_1_BB__2_7:
	if ((legup_memcpy_1_2_5_reg == 1'd1))
		next_state = LEGUP_F_legup_memcpy_1_BB__12_14;
	else if ((legup_memcpy_1_2_5_reg == 1'd0))
		next_state = LEGUP_F_legup_memcpy_1_BB__6_8;
LEGUP_F_legup_memcpy_1_BB__6_10:
		next_state = LEGUP_F_legup_memcpy_1_BB__6_11;
LEGUP_F_legup_memcpy_1_BB__6_11:
		next_state = LEGUP_F_legup_memcpy_1_BB__6_12;
LEGUP_F_legup_memcpy_1_BB__6_12:
		next_state = LEGUP_F_legup_memcpy_1_BB__6_13;
LEGUP_F_legup_memcpy_1_BB__6_13:
		next_state = LEGUP_F_legup_memcpy_1_BB__2_4;
LEGUP_F_legup_memcpy_1_BB__6_8:
		next_state = LEGUP_F_legup_memcpy_1_BB__6_9;
LEGUP_F_legup_memcpy_1_BB__6_9:
		next_state = LEGUP_F_legup_memcpy_1_BB__6_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* legup_memcpy_1: %2*/
	/*   %3 = load i32* %1, align 4*/
		legup_memcpy_1_2_3 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* legup_memcpy_1: %2*/
	/*   %4 = add i32 %3, -1*/
		legup_memcpy_1_2_4 = (legup_memcpy_1_2_3 + -32'd1);
end
always @(*) begin
	/* legup_memcpy_1: %2*/
	/*   %5 = icmp eq i32 %3, 0*/
		legup_memcpy_1_2_5 = (legup_memcpy_1_2_3 == 32'd0);
end
always @(posedge clk) begin
	/* legup_memcpy_1: %2*/
	/*   %5 = icmp eq i32 %3, 0*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_6)) begin
		legup_memcpy_1_2_5_reg <= legup_memcpy_1_2_5;
		if (start == 1'b0 && ^(legup_memcpy_1_2_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_2_5_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_1: %6*/
	/*   %7 = load i8** %st, align 4*/
		legup_memcpy_1_6_7 = memory_controller_out_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(*) begin
	/* legup_memcpy_1: %6*/
	/*   %8 = getelementptr inbounds i8* %7, i32 1*/
		legup_memcpy_1_6_8 = (legup_memcpy_1_6_7 + (1 * 32'd1));
end
always @(*) begin
	/* legup_memcpy_1: %6*/
	/*   %9 = load i8* %7, align 1*/
		legup_memcpy_1_6_9 = memory_controller_out_b[7:0];
end
always @(*) begin
	/* legup_memcpy_1: %6*/
	/*   %10 = load i8** %dt, align 4*/
		legup_memcpy_1_6_10 = memory_controller_out_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(posedge clk) begin
	/* legup_memcpy_1: %6*/
	/*   %10 = load i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		legup_memcpy_1_6_10_reg <= legup_memcpy_1_6_10;
		if (start == 1'b0 && ^(legup_memcpy_1_6_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_6_10_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_1: %6*/
	/*   %11 = getelementptr inbounds i8* %10, i32 1*/
		legup_memcpy_1_6_11 = (legup_memcpy_1_6_10 + (1 * 32'd1));
end
always @(posedge clk) begin
	/* legup_memcpy_1: %6*/
	/*   %11 = getelementptr inbounds i8* %10, i32 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		legup_memcpy_1_6_11_reg <= legup_memcpy_1_6_11;
		if (start == 1'b0 && ^(legup_memcpy_1_6_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_6_11_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* legup_memcpy_1: %12*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__12_14)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %s, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_2)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %2*/
	/*   %3 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_4)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %2*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_6)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   %7 = load i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %8, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_address_a = `TAG_legup_memcpy_1_0_1_a;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %s, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_2)) begin
		memory_controller_address_a = `TAG_legup_memcpy_1_0_st_a;
	end
	/* legup_memcpy_1: %2*/
	/*   %3 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_4)) begin
		memory_controller_address_a = `TAG_legup_memcpy_1_0_1_a;
	end
	/* legup_memcpy_1: %2*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_6)) begin
		memory_controller_address_a = `TAG_legup_memcpy_1_0_1_a;
	end
	/* legup_memcpy_1: %6*/
	/*   %7 = load i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_address_a = `TAG_legup_memcpy_1_0_st_a;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %8, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_address_a = `TAG_legup_memcpy_1_0_st_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %s, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_2)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %2*/
	/*   %3 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_4)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_1: %2*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_6)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   %7 = load i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %8, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_in_a = arg_n;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %s, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_2)) begin
		memory_controller_in_a = arg_s;
	end
	/* legup_memcpy_1: %2*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_6)) begin
		memory_controller_in_a = legup_memcpy_1_2_4;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %8, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_in_a = legup_memcpy_1_6_8;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %s, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_2)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_1: %2*/
	/*   %3 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_4)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_1: %2*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__2_6)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_1: %6*/
	/*   %7 = load i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %8, i8** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %d, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   %10 = load i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   %9 = load i8* %7, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %11, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_11)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8 %9, i8* %10, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_12)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %d, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_address_b = `TAG_legup_memcpy_1_0_dt_a;
	end
	/* legup_memcpy_1: %6*/
	/*   %10 = load i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_address_b = `TAG_legup_memcpy_1_0_dt_a;
	end
	/* legup_memcpy_1: %6*/
	/*   %9 = load i8* %7, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_address_b = legup_memcpy_1_6_7;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %11, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_11)) begin
		memory_controller_address_b = `TAG_legup_memcpy_1_0_dt_a;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8 %9, i8* %10, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_12)) begin
		memory_controller_address_b = legup_memcpy_1_6_10_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %d, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   %10 = load i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_1: %6*/
	/*   %9 = load i8* %7, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %11, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_11)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8 %9, i8* %10, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_12)) begin
		memory_controller_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %d, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_in_b = arg_d;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %11, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_11)) begin
		memory_controller_in_b = legup_memcpy_1_6_11_reg;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8 %9, i8* %10, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_12)) begin
		memory_controller_in_b = legup_memcpy_1_6_9;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* legup_memcpy_1: %0*/
	/*   store i8* %d, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__0_1)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_1: %6*/
	/*   %10 = load i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_8)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_1: %6*/
	/*   %9 = load i8* %7, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_10)) begin
		memory_controller_size_b = 2'd0;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8* %11, i8** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_11)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_1: %6*/
	/*   store i8 %9, i8* %10, align 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_1_BB__6_12)) begin
		memory_controller_size_b = 2'd0;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_main_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_main_BB__0_3 = 3'd3;
parameter [2:0] LEGUP_F_main_BB__0_5 = 3'd5;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [2:0] LEGUP_function_call_2 = 3'd2;
parameter [2:0] LEGUP_function_call_4 = 3'd4;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
reg [2:0] cur_state;
reg [2:0] next_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_0_2_reg;
reg  legup_memcpy_1_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_arg_d;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_arg_s;
reg [31:0] legup_memcpy_1_arg_n;
wire  legup_memcpy_1_memory_controller_enable_a;
wire  legup_memcpy_1_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memcpy_1_memory_controller_in_a;
wire [1:0] legup_memcpy_1_memory_controller_size_a;
wire  legup_memcpy_1_memory_controller_enable_b;
wire  legup_memcpy_1_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_1_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memcpy_1_memory_controller_in_b;
wire [1:0] legup_memcpy_1_memory_controller_size_b;
reg  legup_memcpy_1_finish_final;
reg  legup_memcpy_1_finish_reg;
wire  legup_memcpy_1_finish;
reg  SHA256_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] SHA256_arg_msg;
reg [63:0] SHA256_arg_msgLen;
wire  SHA256_memory_controller_enable_a;
wire  SHA256_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] SHA256_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] SHA256_memory_controller_in_a;
wire [1:0] SHA256_memory_controller_size_a;
wire  SHA256_memory_controller_enable_b;
wire  SHA256_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] SHA256_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] SHA256_memory_controller_in_b;
wire [1:0] SHA256_memory_controller_size_b;
reg  SHA256_finish_final;
reg  SHA256_finish_reg;
wire  SHA256_finish;


legup_memcpy_1 legup_memcpy_1 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (legup_memcpy_1_memory_controller_enable_a),
	.memory_controller_address_a (legup_memcpy_1_memory_controller_address_a),
	.memory_controller_write_enable_a (legup_memcpy_1_memory_controller_write_enable_a),
	.memory_controller_in_a (legup_memcpy_1_memory_controller_in_a),
	.memory_controller_size_a (legup_memcpy_1_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (legup_memcpy_1_memory_controller_enable_b),
	.memory_controller_address_b (legup_memcpy_1_memory_controller_address_b),
	.memory_controller_write_enable_b (legup_memcpy_1_memory_controller_write_enable_b),
	.memory_controller_in_b (legup_memcpy_1_memory_controller_in_b),
	.memory_controller_size_b (legup_memcpy_1_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (legup_memcpy_1_start),
	.finish (legup_memcpy_1_finish),
	.arg_d (legup_memcpy_1_arg_d),
	.arg_s (legup_memcpy_1_arg_s),
	.arg_n (legup_memcpy_1_arg_n)
);

defparam
	legup_memcpy_1.tag_offset = tag_offset;


SHA256 SHA256 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (SHA256_memory_controller_enable_a),
	.memory_controller_address_a (SHA256_memory_controller_address_a),
	.memory_controller_write_enable_a (SHA256_memory_controller_write_enable_a),
	.memory_controller_in_a (SHA256_memory_controller_in_a),
	.memory_controller_size_a (SHA256_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (SHA256_memory_controller_enable_b),
	.memory_controller_address_b (SHA256_memory_controller_address_b),
	.memory_controller_write_enable_b (SHA256_memory_controller_write_enable_b),
	.memory_controller_in_b (SHA256_memory_controller_in_b),
	.memory_controller_size_b (SHA256_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (SHA256_start),
	.finish (SHA256_finish),
	.arg_msg (SHA256_arg_msg),
	.arg_msgLen (SHA256_arg_msgLen)
);

defparam
	SHA256.tag_offset = tag_offset;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_main_BB__0_1;
LEGUP_F_main_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_main_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_main_BB__0_5:
		next_state = LEGUP_0;
LEGUP_function_call_2:
	if ((legup_memcpy_1_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__0_3;
LEGUP_function_call_4:
	if ((SHA256_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__0_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* main: %0*/
	/*   %1 = getelementptr inbounds [64 x i8]* %msg, i32 0, i32 0*/
if (reset) begin main_0_1 = 0; end
		main_0_1 = `TAG_main_0_msg_a;
end
always @(*) begin
	/* main: %0*/
	/*   %2 = getelementptr inbounds [64 x i8]* %msg, i32 0, i32 0*/
if (reset) begin main_0_2 = 0; end
		main_0_2 = `TAG_main_0_msg_a;
end
always @(posedge clk) begin
	/* main: %0*/
	/*   %2 = getelementptr inbounds [64 x i8]* %msg, i32 0, i32 0*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		main_0_2_reg <= main_0_2;
		if (start == 1'b0 && ^(main_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_0_2_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		legup_memcpy_1_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_memcpy_1_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		legup_memcpy_1_arg_d <= main_0_1;
		if (start == 1'b0 && ^(main_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_arg_d"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		legup_memcpy_1_arg_s <= `TAG_g_mainmsg_a;
		if (start == 1'b0 && ^(`TAG_g_mainmsg_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_arg_s"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		legup_memcpy_1_arg_n <= 32'd64;
		if (start == 1'b0 && ^(32'd64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_arg_n"); $finish; end
	end
end
always @(*) begin
	legup_memcpy_1_finish_final = legup_memcpy_1_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__0_1))) begin
		legup_memcpy_1_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_finish_reg"); $finish; end
	end
	if (legup_memcpy_1_finish) begin
		legup_memcpy_1_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_1_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		SHA256_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		SHA256_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		SHA256_arg_msg <= main_0_2_reg;
		if (start == 1'b0 && ^(main_0_2_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_arg_msg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		SHA256_arg_msgLen <= 64'd64;
		if (start == 1'b0 && ^(64'd64) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_arg_msgLen"); $finish; end
	end
end
always @(*) begin
	SHA256_finish_final = SHA256_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__0_3))) begin
		SHA256_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_finish_reg"); $finish; end
	end
	if (SHA256_finish) begin
		SHA256_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to SHA256_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* main: %0*/
	/*   ret i32 0*/
	if ((cur_state == LEGUP_F_main_BB__0_5)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = legup_memcpy_1_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = legup_memcpy_1_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = SHA256_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = SHA256_memory_controller_enable_a;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_1_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_1_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = SHA256_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = SHA256_memory_controller_address_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = legup_memcpy_1_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = legup_memcpy_1_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = SHA256_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = SHA256_memory_controller_write_enable_a;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_1_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_1_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = SHA256_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = SHA256_memory_controller_in_a;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = legup_memcpy_1_memory_controller_size_a;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = legup_memcpy_1_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = SHA256_memory_controller_size_a;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = SHA256_memory_controller_size_a;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = legup_memcpy_1_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = legup_memcpy_1_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = SHA256_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = SHA256_memory_controller_enable_b;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_1_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_1_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = SHA256_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = SHA256_memory_controller_address_b;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = legup_memcpy_1_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = legup_memcpy_1_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = SHA256_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = SHA256_memory_controller_write_enable_b;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_1_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_1_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = SHA256_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = SHA256_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = legup_memcpy_1_memory_controller_size_b;
	end
	/* main: %0*/
	/*   call void @legup_memcpy_1(i8* %1, i8* getelementptr inbounds ([64 x i8]* @main.msg, i32 0, i32 0), i32 64)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = legup_memcpy_1_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = SHA256_memory_controller_size_b;
	end
	/* main: %0*/
	/*   call void @SHA256(i8* %2, i64 64) #2*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = SHA256_memory_controller_size_b;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* main: %0*/
	/*   ret i32 0*/
	if ((cur_state == LEGUP_F_main_BB__0_5)) begin
		return_val <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
if (clken)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
// Adding code from verilog file: /opt/legup/legup-4.0/examples/../boards/Virtex6/ML605/top.v


module ML605 (
       USER_CLOCK,
	    KEY,
	    SW,	    
       LED,
       LEDG,
		UART_RXD,
		UART_TXD

	    );

   input USER_CLOCK;
   input [4:0] KEY;
   input [7:0] SW;
   output [7:0] LED;
   output [7:0] LEDG;
   wire CLOCK_50;

    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;
   
   reg [6:0]   hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;

   assign CLOCK_50 = USER_CLOCK;
   assign LED = 0;
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

   

endmodule

// Adding code from verilog file: /opt/legup/legup-4.0/examples/../boards/StratixIV/DE4/top.v


module de4 ( 
    	     OSC_50_BANK2, 
             BUTTON, 
             LED, 
    	     SEG0_D, 
    	     SEG1_D 
	     ); 
   input OSC_50_BANK2; 
   input [1:0] BUTTON; 
   output [6:0] SEG0_D; 
   output [6:0] SEG1_D; 
   output [7:0] LED; 
   
   de2 de2_inst ( 
		  .CLOCK_50 (OSC_50_BANK2), 
		  .LEDG (LED), 
		  .KEY (BUTTON), 
		  .SW (), 
		  .HEX0 (SEG0_D), 
		  .HEX1 (SEG1_D), 
		  .HEX2 (), 
		  .HEX3 (), 
		  .HEX4 (), 
		  .HEX5 (), 
		  .HEX6 (), 
		  .HEX7 () 
		  ); 
   
endmodule
// Adding code from verilog file: /opt/legup/legup-4.0/examples/../boards/CycloneII/DE2/top.v


module de2 (
	    CLOCK_50,
	    KEY,
	    SW,
	    HEX0,
	    HEX1,
	    HEX2,
	    HEX3,
	    HEX4,
	    HEX5,
	    HEX6,
	    HEX7,
	    LEDG,
		UART_RXD,
		UART_TXD

	    );

   input CLOCK_50;
   input [3:0] KEY;
   input [17:0] SW;
   output [6:0] HEX0, HEX1,  HEX2,  HEX3,  HEX4,  HEX5,  HEX6,  HEX7;
   reg [6:0] 	hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
   

   output [7:0] LEDG;
    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;

   hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
   hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
   hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
   hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
   hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
   hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
   hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
   hex_digits h0( .x(hex0), .hex_LEDs(HEX0));
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

endmodule

module circuit_start_control (
    go,
    control_key
);
    input control_key;
    output go;
    assign go = control_key;
endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
reg  waitrequest;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.waitrequest (waitrequest),
	.finish (finish),
	.return_val (return_val)
);




initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

initial begin
waitrequest <= 1;
@(negedge clk);
@(negedge clk);
waitrequest <= 0;
end


endmodule 
