$date
	Wed Aug 16 10:54:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module gate $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
1!
0#
b1 %
b1 '
#20
1"
0!
b0 %
b0 '
b1 $
b1 &
#30
0"
1#
b1 %
b1 '
#40
