{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 21:20:30 2017 " "Info: Processing started: Sat Dec 16 21:20:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_WS2812B_2 -c CH3_WS2812B_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_WS2812B_2 -c CH3_WS2812B_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch3_ws2812b_2.vhd 2 1 " "Warning: Using design file ch3_ws2812b_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH3_WS2812B_2-Jack " "Info: Found design unit 1: CH3_WS2812B_2-Jack" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH3_WS2812B_2 " "Info: Found entity 1: CH3_WS2812B_2" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_WS2812B_2 " "Info: Elaborating entity \"CH3_WS2812B_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch3_ws2812b_2.vhd(60) " "Warning (10492): VHDL Process Statement warning at ch3_ws2812b_2.vhd(60): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch3_ws2812b_2.vhd(97) " "Warning (10492): VHDL Process Statement warning at ch3_ws2812b_2.vhd(97): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ws2812b_driver.vhd 2 1 " "Warning: Using design file ws2812b_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812B_Driver-Jack " "Info: Found design unit 1: WS2812B_Driver-Jack" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ws2812b_driver.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WS2812B_Driver " "Info: Found entity 1: WS2812B_Driver" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ws2812b_driver.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812B_Driver WS2812B_Driver:WS2812BN " "Info: Elaborating entity \"WS2812B_Driver\" for hierarchy \"WS2812B_Driver:WS2812BN\"" {  } { { "ch3_ws2812b_2.vhd" "WS2812BN" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_clr ws2812b_driver.vhd(31) " "Warning (10492): VHDL Process Statement warning at ws2812b_driver.vhd(31): signal \"load_clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ws2812b_driver.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reload1 ws2812b_driver.vhd(31) " "Warning (10492): VHDL Process Statement warning at ws2812b_driver.vhd(31): signal \"reload1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ws2812b_driver.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "WS2812BPCK " "Warning: Found clock multiplexer WS2812BPCK" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "WS2812BPCK~synth " "Warning: Found clock multiplexer WS2812BPCK~synth" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 27 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "LED_WS2812B_T8 " "Info: RAM logic \"LED_WS2812B_T8\" is uninferred due to inappropriate RAM size" {  } { { "ch3_ws2812b_2.vhd" "LED_WS2812B_T8" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 35 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 14 " "Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[8\] " "Info: Register \"dir_LR\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[9\] " "Info: Register \"dir_LR\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[10\] " "Info: Register \"dir_LR\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[11\] " "Info: Register \"dir_LR\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[12\] " "Info: Register \"dir_LR\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[13\] " "Info: Register \"dir_LR\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[14\] " "Info: Register \"dir_LR\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dir_LR\[15\] " "Info: Register \"dir_LR\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[19\] " "Info: Register \"FD\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[20\] " "Info: Register \"FD\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[21\] " "Info: Register \"FD\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[22\] " "Info: Register \"FD\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[23\] " "Info: Register \"FD\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[24\] " "Info: Register \"FD\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Info: Implemented 106 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 21:20:31 2017 " "Info: Processing ended: Sat Dec 16 21:20:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 21:20:32 2017 " "Info: Processing started: Sat Dec 16 21:20:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CH3_WS2812B_2 -c CH3_WS2812B_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CH3_WS2812B_2 -c CH3_WS2812B_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CH3_WS2812B_2 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"CH3_WS2812B_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WS2812Bout " "Info: Pin WS2812Bout not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WS2812Bout } } } { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812Bout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rstP99 " "Info: Pin rstP99 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rstP99 } } } { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstP99 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gckP31 " "Info: Pin gckP31 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { gckP31 } } } { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH3_WS2812B_2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH3_WS2812B_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[18\] " "Info: Destination node FD\[18\]" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[8\] " "Info: Destination node FD\[8\]" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WS2812BPCK  " "Info: Automatically promoted node WS2812BPCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812BPCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WS2812BCLK  " "Info: Automatically promoted node WS2812BCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812BCLK~0 " "Info: Destination node WS2812BCLK~0" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812BCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "loadck  " "Info: Automatically promoted node loadck " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadck~0 " "Info: Destination node loadck~0" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "loadck~1 " "Info: Destination node loadck~1" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadck~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_WS2812B_N\[2\]~2 " "Info: Destination node LED_WS2812B_N\[2\]~2" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_WS2812B_N[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_WS2812B_N\[0\]~3 " "Info: Destination node LED_WS2812B_N\[0\]~3" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_WS2812B_N[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_WS2812B_shiftN\[0\]~0 " "Info: Destination node LED_WS2812B_shiftN\[0\]~0" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_WS2812B_shiftN[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[6\]~9 " "Info: Destination node delay\[6\]~9" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay[6]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpeedS~0 " "Info: Destination node SpeedS~0" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SpeedS~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_WS2812B_N\[1\]~7 " "Info: Destination node LED_WS2812B_N\[1\]~7" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_WS2812B_N[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstP99~input (placed in PIN 32 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node rstP99~input (placed in PIN 32 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812B_Driver:WS2812BN\|LEDdata_load~0 " "Info: Destination node WS2812B_Driver:WS2812BN\|LEDdata_load~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812B_Driver:WS2812BN|LEDdata_load~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WS2812B_Driver:WS2812BN\|LEDGRBdata0\[23\]~0 " "Info: Destination node WS2812B_Driver:WS2812BN\|LEDGRBdata0\[23\]~0" {  } { { "ws2812b_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ws2812b_driver.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WS2812B_Driver:WS2812BN|LEDGRBdata0[23]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay\[6\]~9 " "Info: Destination node delay\[6\]~9" {  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay[6]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch3_ws2812b_2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/ch3_ws2812b_2.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstP99~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH3/CH3_WS2812B_2/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 10 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y20 X41_Y29 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Info: Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 21:20:36 2017 " "Info: Processing ended: Sat Dec 16 21:20:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 21:20:36 2017 " "Info: Processing started: Sat Dec 16 21:20:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CH3_WS2812B_2 -c CH3_WS2812B_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CH3_WS2812B_2 -c CH3_WS2812B_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 21:20:36 2017 " "Info: Processing started: Sat Dec 16 21:20:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CH3_WS2812B_2 -c CH3_WS2812B_2 " "Info: Command: quartus_sta CH3_WS2812B_2 -c CH3_WS2812B_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH3_WS2812B_2.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH3_WS2812B_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name WS2812BCLK WS2812BCLK " "Info: create_clock -period 1.000 -name WS2812BCLK WS2812BCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gckP31 gckP31 " "Info: create_clock -period 1.000 -name gckP31 gckP31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name loadck loadck " "Info: create_clock -period 1.000 -name loadck loadck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[16\] FD\[16\] " "Info: create_clock -period 1.000 -name FD\[16\] FD\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.982 " "Info: Worst-case setup slack is -3.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.982       -45.292 WS2812BCLK  " "Info:    -3.982       -45.292 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663       -87.028 FD\[16\]  " "Info:    -3.663       -87.028 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794       -31.770 gckP31  " "Info:    -2.794       -31.770 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371        -7.111 loadck  " "Info:    -2.371        -7.111 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.192 " "Info: Worst-case hold slack is -1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192        -2.105 gckP31  " "Info:    -1.192        -2.105 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947       -16.590 FD\[16\]  " "Info:    -0.947       -16.590 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 loadck  " "Info:     0.302         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 WS2812BCLK  " "Info:     0.437         0.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.189 " "Info: Worst-case recovery slack is -1.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189        -1.189 loadck  " "Info:    -1.189        -1.189 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.258 " "Info: Worst-case removal slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 loadck  " "Info:     0.258         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 gckP31  " "Info:    -3.000       -37.201 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 FD\[16\]  " "Info:    -1.487       -38.662 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 WS2812BCLK  " "Info:    -1.487       -20.818 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 loadck  " "Info:    -1.487        -5.948 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 21:20:37 2017 " "Info: Processing ended: Sat Dec 16 21:20:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.712 " "Info: Worst-case setup slack is -3.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.712       -42.313 WS2812BCLK  " "Info:    -3.712       -42.313 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.431       -79.279 FD\[16\]  " "Info:    -3.431       -79.279 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.379       -26.475 gckP31  " "Info:    -2.379       -26.475 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159        -6.474 loadck  " "Info:    -2.159        -6.474 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.050 " "Info: Worst-case hold slack is -1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050        -1.842 gckP31  " "Info:    -1.050        -1.842 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765       -12.912 FD\[16\]  " "Info:    -0.765       -12.912 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 loadck  " "Info:     0.190         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 WS2812BCLK  " "Info:     0.384         0.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.003 " "Info: Worst-case recovery slack is -1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003        -1.003 loadck  " "Info:    -1.003        -1.003 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.137 " "Info: Worst-case removal slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137         0.000 loadck  " "Info:     0.137         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 gckP31  " "Info:    -3.000       -37.201 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 FD\[16\]  " "Info:    -1.487       -38.662 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 WS2812BCLK  " "Info:    -1.487       -20.818 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 loadck  " "Info:    -1.487        -5.948 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{WS2812BCLK\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{loadck\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{WS2812BCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{loadck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -rise_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[16\]\}\] -fall_to \[get_clocks \{FD\[16\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.118 " "Info: Worst-case setup slack is -1.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.118       -11.956 WS2812BCLK  " "Info:    -1.118       -11.956 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035       -22.015 FD\[16\]  " "Info:    -1.035       -22.015 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695        -3.490 gckP31  " "Info:    -0.695        -3.490 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462        -1.382 loadck  " "Info:    -0.462        -1.382 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.686 " "Info: Worst-case hold slack is -0.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686        -1.577 gckP31  " "Info:    -0.686        -1.577 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -12.433 FD\[16\]  " "Info:    -0.611       -12.433 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 loadck  " "Info:     0.085         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 WS2812BCLK  " "Info:     0.168         0.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.050 " "Info: Worst-case recovery slack is 0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050         0.000 loadck  " "Info:     0.050         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.102 " "Info: Worst-case removal slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 loadck  " "Info:     0.102         0.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -27.262 gckP31  " "Info:    -3.000       -27.262 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 FD\[16\]  " "Info:    -1.000       -26.000 FD\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 WS2812BCLK  " "Info:    -1.000       -14.000 WS2812BCLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 loadck  " "Info:    -1.000        -4.000 loadck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 21:20:38 2017 " "Info: Processing ended: Sat Dec 16 21:20:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info: Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
