================================================================================ 
Commit: 8ff69591a456d372a5fb8d5ef7be823dfe69e542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:21:15 2023 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License. 
Code clean up.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 599d1abc6897834569605e52b1ec678d1047d871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:58 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_86

Hsd-es-id: N/A"
Original commit date: Fri Aug 25 01:58:23 2023 -0700
Original commit hash: 00ae79a54ff22c3baf8fda5e734c4b7e42dc80aa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1bf5570b83cf05979453001d4b95be9ed60f24ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.36.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 25 01:19:30 2023 -0700
Original commit hash: fe2311a94c27287744cf5f61f4063f68fc506f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60e764f89297bd1ee8ec873f2c8a98bb96c75c67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:56 2023 +0530 
-------------------------------------------------------------------------------- 
Revert ""[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_86"

Fri Aug 25 14:10:32 2023 +0530
Original commit date: Fri Aug 25 14:10:32 2023 +0530
Original commit hash: 66e901f46a0ab28227e2f893aa28f12015d63787

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dce13c61bb857cfe32c98e60da419c4bda38d004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:55 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_86

Hsd-es-id: N/A"
Original commit date: Fri Aug 25 01:23:21 2023 -0700
Original commit hash: 5b780ded8c766b0242fe3ab87361fd2b16eec8b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bf55bb58d9a6077d9c01a3ab3deedfe500f0aac2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 Change SAGV Point 0 from 3200 G4 to 2133 G4

[Feature Description]
MRC must set LPDDR5 SAGV WP0 to 2133 G4 as POR value.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018761904
Original commit date: Wed Aug 23 21:47:55 2023 -0700
Change-Id: Ia94eb77d222810936b89b3c04f2d0d7648ab3180
Original commit hash: d7e518f89f3793a8c1d8b6f67c3af2c6686e1fd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e3ff0112caf4dd565c82c9390a6ec79860f9028f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:52 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.36.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 22 14:38:40 2023 -0700
Original commit hash: 680a6036ebf999794e03adb762eed19360983c4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 970ab5f6102dabc299fcc0fee5cc65c03a7bc9ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 22 14:36:55 2023 -0700
Original commit hash: 92507ce9ce086bfe1be0dea7dfed057b60d22f82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 767e13fb3274d7ba9ce7770e94f845d008e90da6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable SAGV and POR Max Freq for DDR5 2R...

[Feature Description]
Remove SAGV Disabled by default and the limit of Max Freq = 3200
for DDR5 2R configurations.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018744000
Original commit date: Sat Aug 19 00:32:51 2023 -0700
Change-Id: I9cd5ac1e8f0eb2b92c5c31cccf3b10fbd9997ad7
Original commit hash: 97a7ce57f2094a9d6bd685ad468cda501ddbd249

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 69522cf3b4ad26c9fbdc3ab7483926186682a3ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 22 14:34:51 2023 -0700
Original commit hash: 3130c13b8b7cfc0b75486f90e8039041098e4f11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: abd241ebb5bf9a34ae7f6d5dd206f7f9d2039a15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Remove Gear 2 from SAGV table for DDR5 2R

[Feature Description]
Remove gear 2 from the MTL-P C-units DDR5 2R SAGV table

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018736698
Original commit date: Fri Aug 18 19:13:55 2023 -0700
Change-Id: I3efaff67daf0e9c3ee15e27f28c387b601647911
Original commit hash: 37430afd0664ec1dbabac3ad07fa484539d1cd57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: af10b7337424ebd67e9a94095900951a09f88f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 22 14:33:54 2023 -0700
Original commit hash: 0ed3548e9912df39de0f59c6d9b668d98f733202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ce9995f4ab9318f7b1ada023514e01541f5ec17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:45 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P | DDR5] Set disrxsaloffwhendrvenhi = 1 to resolve RxVref...

[Feature Description]
Set all instances of disrxsaloffwhendrvenhi DDR PHY CRs on DDR5 2R
configurations to resolve RxVref issue at POR tWRRD TAT.
This CR is used during Sense Amp training, so this CR must get set
during DDR INIT and the same value restored after Sense Amp training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P, S

Hsd-es-id: 22018736724
Original commit date: Fri Aug 18 23:22:54 2023 -0700
Change-Id: I602fb4182b5eecc899b915594ccd1d0a52e16950
Original commit hash: 4c64a534d2e2468cebafaa5d4432e6dd7ada56f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e7360de89cb4ce386204ffad7be7a347915286d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 23 20:33:19 2023 -0700
Original commit hash: 281b6106957957c11a83a2e32ab900376591a4d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a87f735a8fb36fe9183f733b5f09c8b218f9e765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disable RTT_NOM_WR as WA to enable DDR5 2R DIMM...

[Feature Description]
1) Clear ODT matrix to '0's
2) Adjust target ODT values to match ADL
3) Update power training to train DRAM RTT_PARK and then
RTT_WR without RTT_NOM_WR

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018711529
Original commit date: Wed Aug 2 20:14:15 2023 -0700
Change-Id: Ie422cf218622150662cdc7ea850b1d388a20a216
Original commit hash: 5122dcbfaf684fdb8378c338da617e040e32bf48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 4a94207736e88056bf1859b7dde4bc5da31dcd60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:28:27 2023 -0700
Change-Id: I77f0d69837b85dcb0a94d27711a9b67f511067e4
Original commit hash: dee5f3633866b2ab4f4bf1aad8cf96444dc97497

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73b935dbe9036e826e211ae6a742a1179b718b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P|DDR5 LP5] Reduce BasicaMemoryTests size to speed up boot

[Feature Description]
This is porting from RPL to add a UPD to reduce the size of
BasicMemoryTests to speed up the boot. The upd name is
LowerBasicMemTestSize. By default, its value is 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P,M

Hsd-es-id: 22018700892
Original commit date: Tue Aug 15 11:36:00 2023 -0700
Change-Id: I65f827901608efcf18972360c7e28b9837ab7f08
Original commit hash: c70fed85835c41f9fc270e13e391e5b4424552db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 18b4d9258786cf3d6a389a2f36cf5b72bfe54194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:21:16 2023 -0700
Change-Id: I7f1713a5617846d6a73dd8e27e5ebb0e46de5526
Original commit hash: b5931ea4eb01852c56028dcc9364b0819330d237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cda5171020998a1da9e48073d07ab91727d6c4bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CPGC setup fix in SetupIOTest

[Resolution]
Cpgc2AddrSize.Bits.Block_Size_Max_Rank set to 0 by calling
Cpgc20SetAddrMaxRank in SetupIOTest.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018682116
Original commit date: Wed Aug 9 09:13:48 2023 -0700
Change-Id: I0cfd58de168c791f1954aa436707517f06d3671a
Original commit hash: b009bfa954a72e63a04cb4ace23174cbdff01c9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: cda0d6fdd6bcf8698a3e1b93162a52cc546fc771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:20:22 2023 -0700
Change-Id: I75256f7808e245742f8b4d7586a78136c705429d
Original commit hash: c779f74596d34b3b95e9080df686668e99b6792c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cd2f02d76737875be9137b51305b2dc262b0ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] MRC training hung when xtalk Enabling

[Issue Description]
On ECC platform, Ddr5 Rx Cross-Talk Cancellation hung due to
unable to get out of MrcGetBERTestingDoneCheck.
This is because the DoneMask is 0xFF (8 bits) while ECC byte only
has 4 bits.

[Resolution]
Initialize TwoPass and TwoFail of ECC byte to 0xF0 to ignore
upper nibble of ECC byte

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014062530
Original commit date: Thu Aug 17 13:57:28 2023 +0800
Change-Id: I84c103a8a9bfe2596e4e288ea830dc9781b267ab
Original commit hash: 06df5b96a87d229612b3c0163781f9b6b965f8b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5ba7c01bcd1befb6a360a46db26ede0d78ebc44a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:19:23 2023 -0700
Change-Id: I0507d733113d23c83f4394a6dd1372790e4f6dec
Original commit hash: 0c4dfe0a93276068969be71a7f5c2e9206d47917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7f6ac3f716047e110e68c946496f364c7b6412f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:33 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Use First Pop Rank for DataPiLinerity

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013998699
Original commit date: Fri Aug 11 09:58:01 2023 +0800
Change-Id: I06a9281ba4f103a500d497427dcafc65a4aafedc
Original commit hash: e963334946a6aa9e8ef3faff1be086723fd0f572

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 65297e4af68c63e002fb645aaca31bac083b65bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:32 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:18:29 2023 -0700
Change-Id: Ia606e6e81c4609ab6d23d8b3e1cdd9523b569f15
Original commit hash: 0186b1796fe38d84ef7594b69abe380dc09d92ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af5c28c87c93a7c29e86cb88ec39939dcee34cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:31 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] Additional PPR Test Algorithms

[Feature Description]
Add new X March and Y March test algorithms.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14017469213
Original commit date: Thu Mar 2 14:36:19 2023 -0800
Change-Id: I452633216d77326bb0c09de7664cf2ec1ca7adce
Original commit hash: ad94b631c634a34b53ae1ba155875a5a8369224d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9928cabf9506cf5f9688c5229cea250fba429d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:17:34 2023 -0700
Change-Id: I6368e65bc5227504adab52923b11e741d37823a3
Original commit hash: 12e913e5d884754e1ff648bda8016caca9b0b614

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e843f8f366485a3337a26d9912eeaff522b02b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:15:51 2023 -0700
Change-Id: I8523b5c79934793c01b17c660d7b08c7818bbff1
Original commit hash: d07c5fcef03a87e8b122bcc70b197e82f60bd39c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a1a44662e4e8d17737073b4c9c20041ac728f79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 0.7.35.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Sat Aug 19 02:14:58 2023 -0700
Change-Id: Ie11f475bdafb075423a1e0e0f79fdde745db6d4f
Original commit hash: ed5a35faf128398fd1cca2e9b8f877596646d17e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78dfb3b94fc125dc6645a4be8e118557b651112e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Disable OdtMatrix and Odt change for 2R

[Feature Description]
1. McSafeMode = 0x20 (Remove MC_SAFE_CKE_PDWN safemode)
2. Create output knob to detect 2R A-Die DIMM
3. Create Odt table for 1DPC A-Die to support RttWr and RttParkDqs
change for 2R config
4. Force Disable OdtMatrix for 1DPC 2R A-Die

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014023518
Original commit date: Mon Aug 14 21:56:25 2023 +0800
Change-Id: I9b4e4e86c565dc3e0724e478fd4e8ad7d274e537
Original commit hash: 33981ef3023aca4da27d6df1cbf0e7ddd236b5dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a16f1e103f89e555a593da96187014cf0138ce10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.35.1

Fri Aug 18 17:59:13 2023 -0700
Original commit date: Fri Aug 18 17:59:13 2023 -0700
Original commit hash: 1b6363995c514315693000e4dde26ef1993bc2e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c9f75b5f830afc4104121bdf13da670afd77fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:24 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LP5 DDR5] fix string overflow

[Issue Description]
Mrc hang at Ddr5 Xtalk training on MTL-S B0.

string overflow in MrcPrintHeaderTestScope.
Max 1032 char per line printed when scope is BitScope,
which far more than PrintStr size.

[Resolution]
directly print log out instead of assemble then print.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15014006806
Original commit date: Fri Aug 11 23:31:32 2023 +0800
Change-Id: I3806a0a812cf5d541d023d5feedbbd03957bb89c
Original commit hash: 6f777276f579656576facb513bf4810c9d327bd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f22514ababae4cbb331afa37d5d3733e351dc4fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.35.0

Fri Aug 18 17:57:49 2023 -0700
Original commit date: Fri Aug 18 17:57:49 2023 -0700
Original commit hash: 5baa12b8901443eac1e0edffac41cbc9cacf955f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06932910b2feafe20637f3407820a894f2f08370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:21 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_85

Hsd-es-id: N/A"
Original commit date: Wed Aug 23 06:24:08 2023 -0700
Original commit hash: a617857bbecf88001944db8071931660870664af

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7cd63a32d0027cbd39aa6f0cedd80984ec719da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:20 2023 +0530 
-------------------------------------------------------------------------------- 
Update the CPU secure test about PRMRR configuration

[Resolution]
Update the CPU secure test about PRMRR configuration

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014102892
Original commit date: Tue Aug 22 21:11:10 2023 +0800
Change-Id: If9ef747edae6103348fc4a763da59649a094f716
Original commit hash: 11aad90c56004c542ab38c3bf2ef440b4eaca897

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 9b97e02da2fb7bbe3c9f7c26f5f20439f5205132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:19 2023 +0530 
-------------------------------------------------------------------------------- 
Fix Unexpected Status 0x0006000E:PRMRR is Supported but Disabled in HSTI

[Resolution]
Skip programming PRMRR on KeyLocker disabled SKUs of CPU.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014102892
Original commit date: Tue Aug 22 17:22:40 2023 +0800
Change-Id: I8a67be9ce5be7b6c2c03f794a4208a4e37caa241
Original commit hash: f6aac9bead9bb7268493ad77971bbf93f0a49d69

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a0b794e5ce5040f02783312f50821422c50d3523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Sep 1 15:00:15 2023 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3323_84

Hsd-es-id: N/A"
Original commit date: Tue Aug 22 01:36:48 2023 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
