# ----------------------------------------------------------------------------
#          ATMEL Microcontroller Software Support  -  ROUSSET  -
# ----------------------------------------------------------------------------
#  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
#  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
#  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
#  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
#  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
#  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
#  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
#  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
#  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
#  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
# ----------------------------------------------------------------------------
# File Name           : AT91SAM7S64.h
# Object              : AT91SAM7S64 definitions
# Generated           : AT91 SW Application Group  08/30/2005 (15:53:00)
# 
# CVS Reference       : /AT91SAM7S64.pl/1.21/Tue Aug 30 11:55:03 2005//
# CVS Reference       : /SYS_SAM7S.pl/1.2/Tue Feb  1 17:01:52 2005//
# CVS Reference       : /MC_SAM7S.pl/1.3/Fri May 20 14:12:30 2005//
# CVS Reference       : /PMC_SAM7S_USB.pl/1.4/Tue Feb  8 13:58:22 2005//
# CVS Reference       : /RSTC_SAM7S.pl/1.2/Wed Jul 13 14:57:40 2005//
# CVS Reference       : /UDP_SAM7S.pl/1.1/Tue May 10 11:34:52 2005//
# CVS Reference       : /PWM_SAM7S.pl/1.1/Tue May 10 11:53:07 2005//
# CVS Reference       : /RTTC_6081A.pl/1.2/Tue Nov  9 14:43:58 2004//
# CVS Reference       : /PITC_6079A.pl/1.2/Tue Nov  9 14:43:56 2004//
# CVS Reference       : /WDTC_6080A.pl/1.3/Tue Nov  9 14:44:00 2004//
# CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:05:48 2005//
# CVS Reference       : /AIC_6075B.pl/1.3/Fri May 20 14:01:30 2005//
# CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:18:28 2005//
# CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:15:32 2005//
# CVS Reference       : /US_6089C.pl/1.1/Mon Jul 12 18:23:26 2004//
# CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:08:59 2005//
# CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:45:40 2004//
# CVS Reference       : /TC_6082A.pl/1.7/Fri Mar 11 12:52:17 2005//
# CVS Reference       : /TWI_6061A.pl/1.1/Tue Jul 13 07:38:06 2004//
# CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 08:48:54 2005//
# CVS Reference       : /ADC_6051C.pl/1.1/Fri Oct 17 09:12:38 2003//
# ----------------------------------------------------------------------------

rdf.version=1

~sysinclude=arm_default.rdf
~sysinclude=arm_status.rdf
# ========== Register definition for SYS peripheral ========== 
# ========== Register definition for AIC peripheral ========== 
AT91C_AIC_IVR.name="AT91C_AIC_IVR"
AT91C_AIC_IVR.description="IRQ Vector Register"
AT91C_AIC_IVR.helpkey="IRQ Vector Register"
AT91C_AIC_IVR.access=memorymapped
AT91C_AIC_IVR.address=0xFFFFF100
AT91C_AIC_IVR.width=32
AT91C_AIC_IVR.byteEndian=little
AT91C_AIC_IVR.permission.write=none
AT91C_AIC_SMR.name="AT91C_AIC_SMR"
AT91C_AIC_SMR.description="Source Mode Register"
AT91C_AIC_SMR.helpkey="Source Mode Register"
AT91C_AIC_SMR.access=memorymapped
AT91C_AIC_SMR.address=0xFFFFF000
AT91C_AIC_SMR.width=32
AT91C_AIC_SMR.byteEndian=little
AT91C_AIC_FVR.name="AT91C_AIC_FVR"
AT91C_AIC_FVR.description="FIQ Vector Register"
AT91C_AIC_FVR.helpkey="FIQ Vector Register"
AT91C_AIC_FVR.access=memorymapped
AT91C_AIC_FVR.address=0xFFFFF104
AT91C_AIC_FVR.width=32
AT91C_AIC_FVR.byteEndian=little
AT91C_AIC_FVR.permission.write=none
AT91C_AIC_DCR.name="AT91C_AIC_DCR"
AT91C_AIC_DCR.description="Debug Control Register (Protect)"
AT91C_AIC_DCR.helpkey="Debug Control Register (Protect)"
AT91C_AIC_DCR.access=memorymapped
AT91C_AIC_DCR.address=0xFFFFF138
AT91C_AIC_DCR.width=32
AT91C_AIC_DCR.byteEndian=little
AT91C_AIC_EOICR.name="AT91C_AIC_EOICR"
AT91C_AIC_EOICR.description="End of Interrupt Command Register"
AT91C_AIC_EOICR.helpkey="End of Interrupt Command Register"
AT91C_AIC_EOICR.access=memorymapped
AT91C_AIC_EOICR.address=0xFFFFF130
AT91C_AIC_EOICR.width=32
AT91C_AIC_EOICR.byteEndian=little
AT91C_AIC_EOICR.type=enum
AT91C_AIC_EOICR.enum.0.name=*** Write only ***
AT91C_AIC_EOICR.enum.1.name=Error
AT91C_AIC_SVR.name="AT91C_AIC_SVR"
AT91C_AIC_SVR.description="Source Vector Register"
AT91C_AIC_SVR.helpkey="Source Vector Register"
AT91C_AIC_SVR.access=memorymapped
AT91C_AIC_SVR.address=0xFFFFF080
AT91C_AIC_SVR.width=32
AT91C_AIC_SVR.byteEndian=little
AT91C_AIC_FFSR.name="AT91C_AIC_FFSR"
AT91C_AIC_FFSR.description="Fast Forcing Status Register"
AT91C_AIC_FFSR.helpkey="Fast Forcing Status Register"
AT91C_AIC_FFSR.access=memorymapped
AT91C_AIC_FFSR.address=0xFFFFF148
AT91C_AIC_FFSR.width=32
AT91C_AIC_FFSR.byteEndian=little
AT91C_AIC_FFSR.permission.write=none
AT91C_AIC_ICCR.name="AT91C_AIC_ICCR"
AT91C_AIC_ICCR.description="Interrupt Clear Command Register"
AT91C_AIC_ICCR.helpkey="Interrupt Clear Command Register"
AT91C_AIC_ICCR.access=memorymapped
AT91C_AIC_ICCR.address=0xFFFFF128
AT91C_AIC_ICCR.width=32
AT91C_AIC_ICCR.byteEndian=little
AT91C_AIC_ICCR.type=enum
AT91C_AIC_ICCR.enum.0.name=*** Write only ***
AT91C_AIC_ICCR.enum.1.name=Error
AT91C_AIC_ISR.name="AT91C_AIC_ISR"
AT91C_AIC_ISR.description="Interrupt Status Register"
AT91C_AIC_ISR.helpkey="Interrupt Status Register"
AT91C_AIC_ISR.access=memorymapped
AT91C_AIC_ISR.address=0xFFFFF108
AT91C_AIC_ISR.width=32
AT91C_AIC_ISR.byteEndian=little
AT91C_AIC_ISR.permission.write=none
AT91C_AIC_IMR.name="AT91C_AIC_IMR"
AT91C_AIC_IMR.description="Interrupt Mask Register"
AT91C_AIC_IMR.helpkey="Interrupt Mask Register"
AT91C_AIC_IMR.access=memorymapped
AT91C_AIC_IMR.address=0xFFFFF110
AT91C_AIC_IMR.width=32
AT91C_AIC_IMR.byteEndian=little
AT91C_AIC_IMR.permission.write=none
AT91C_AIC_IPR.name="AT91C_AIC_IPR"
AT91C_AIC_IPR.description="Interrupt Pending Register"
AT91C_AIC_IPR.helpkey="Interrupt Pending Register"
AT91C_AIC_IPR.access=memorymapped
AT91C_AIC_IPR.address=0xFFFFF10C
AT91C_AIC_IPR.width=32
AT91C_AIC_IPR.byteEndian=little
AT91C_AIC_IPR.permission.write=none
AT91C_AIC_FFER.name="AT91C_AIC_FFER"
AT91C_AIC_FFER.description="Fast Forcing Enable Register"
AT91C_AIC_FFER.helpkey="Fast Forcing Enable Register"
AT91C_AIC_FFER.access=memorymapped
AT91C_AIC_FFER.address=0xFFFFF140
AT91C_AIC_FFER.width=32
AT91C_AIC_FFER.byteEndian=little
AT91C_AIC_FFER.type=enum
AT91C_AIC_FFER.enum.0.name=*** Write only ***
AT91C_AIC_FFER.enum.1.name=Error
AT91C_AIC_IECR.name="AT91C_AIC_IECR"
AT91C_AIC_IECR.description="Interrupt Enable Command Register"
AT91C_AIC_IECR.helpkey="Interrupt Enable Command Register"
AT91C_AIC_IECR.access=memorymapped
AT91C_AIC_IECR.address=0xFFFFF120
AT91C_AIC_IECR.width=32
AT91C_AIC_IECR.byteEndian=little
AT91C_AIC_IECR.type=enum
AT91C_AIC_IECR.enum.0.name=*** Write only ***
AT91C_AIC_IECR.enum.1.name=Error
AT91C_AIC_ISCR.name="AT91C_AIC_ISCR"
AT91C_AIC_ISCR.description="Interrupt Set Command Register"
AT91C_AIC_ISCR.helpkey="Interrupt Set Command Register"
AT91C_AIC_ISCR.access=memorymapped
AT91C_AIC_ISCR.address=0xFFFFF12C
AT91C_AIC_ISCR.width=32
AT91C_AIC_ISCR.byteEndian=little
AT91C_AIC_ISCR.type=enum
AT91C_AIC_ISCR.enum.0.name=*** Write only ***
AT91C_AIC_ISCR.enum.1.name=Error
AT91C_AIC_FFDR.name="AT91C_AIC_FFDR"
AT91C_AIC_FFDR.description="Fast Forcing Disable Register"
AT91C_AIC_FFDR.helpkey="Fast Forcing Disable Register"
AT91C_AIC_FFDR.access=memorymapped
AT91C_AIC_FFDR.address=0xFFFFF144
AT91C_AIC_FFDR.width=32
AT91C_AIC_FFDR.byteEndian=little
AT91C_AIC_FFDR.type=enum
AT91C_AIC_FFDR.enum.0.name=*** Write only ***
AT91C_AIC_FFDR.enum.1.name=Error
AT91C_AIC_CISR.name="AT91C_AIC_CISR"
AT91C_AIC_CISR.description="Core Interrupt Status Register"
AT91C_AIC_CISR.helpkey="Core Interrupt Status Register"
AT91C_AIC_CISR.access=memorymapped
AT91C_AIC_CISR.address=0xFFFFF114
AT91C_AIC_CISR.width=32
AT91C_AIC_CISR.byteEndian=little
AT91C_AIC_CISR.permission.write=none
AT91C_AIC_IDCR.name="AT91C_AIC_IDCR"
AT91C_AIC_IDCR.description="Interrupt Disable Command Register"
AT91C_AIC_IDCR.helpkey="Interrupt Disable Command Register"
AT91C_AIC_IDCR.access=memorymapped
AT91C_AIC_IDCR.address=0xFFFFF124
AT91C_AIC_IDCR.width=32
AT91C_AIC_IDCR.byteEndian=little
AT91C_AIC_IDCR.type=enum
AT91C_AIC_IDCR.enum.0.name=*** Write only ***
AT91C_AIC_IDCR.enum.1.name=Error
AT91C_AIC_SPU.name="AT91C_AIC_SPU"
AT91C_AIC_SPU.description="Spurious Vector Register"
AT91C_AIC_SPU.helpkey="Spurious Vector Register"
AT91C_AIC_SPU.access=memorymapped
AT91C_AIC_SPU.address=0xFFFFF134
AT91C_AIC_SPU.width=32
AT91C_AIC_SPU.byteEndian=little
# ========== Register definition for PDC_DBGU peripheral ========== 
AT91C_DBGU_TCR.name="AT91C_DBGU_TCR"
AT91C_DBGU_TCR.description="Transmit Counter Register"
AT91C_DBGU_TCR.helpkey="Transmit Counter Register"
AT91C_DBGU_TCR.access=memorymapped
AT91C_DBGU_TCR.address=0xFFFFF30C
AT91C_DBGU_TCR.width=32
AT91C_DBGU_TCR.byteEndian=little
AT91C_DBGU_RNPR.name="AT91C_DBGU_RNPR"
AT91C_DBGU_RNPR.description="Receive Next Pointer Register"
AT91C_DBGU_RNPR.helpkey="Receive Next Pointer Register"
AT91C_DBGU_RNPR.access=memorymapped
AT91C_DBGU_RNPR.address=0xFFFFF310
AT91C_DBGU_RNPR.width=32
AT91C_DBGU_RNPR.byteEndian=little
AT91C_DBGU_TNPR.name="AT91C_DBGU_TNPR"
AT91C_DBGU_TNPR.description="Transmit Next Pointer Register"
AT91C_DBGU_TNPR.helpkey="Transmit Next Pointer Register"
AT91C_DBGU_TNPR.access=memorymapped
AT91C_DBGU_TNPR.address=0xFFFFF318
AT91C_DBGU_TNPR.width=32
AT91C_DBGU_TNPR.byteEndian=little
AT91C_DBGU_TPR.name="AT91C_DBGU_TPR"
AT91C_DBGU_TPR.description="Transmit Pointer Register"
AT91C_DBGU_TPR.helpkey="Transmit Pointer Register"
AT91C_DBGU_TPR.access=memorymapped
AT91C_DBGU_TPR.address=0xFFFFF308
AT91C_DBGU_TPR.width=32
AT91C_DBGU_TPR.byteEndian=little
AT91C_DBGU_RPR.name="AT91C_DBGU_RPR"
AT91C_DBGU_RPR.description="Receive Pointer Register"
AT91C_DBGU_RPR.helpkey="Receive Pointer Register"
AT91C_DBGU_RPR.access=memorymapped
AT91C_DBGU_RPR.address=0xFFFFF300
AT91C_DBGU_RPR.width=32
AT91C_DBGU_RPR.byteEndian=little
AT91C_DBGU_RCR.name="AT91C_DBGU_RCR"
AT91C_DBGU_RCR.description="Receive Counter Register"
AT91C_DBGU_RCR.helpkey="Receive Counter Register"
AT91C_DBGU_RCR.access=memorymapped
AT91C_DBGU_RCR.address=0xFFFFF304
AT91C_DBGU_RCR.width=32
AT91C_DBGU_RCR.byteEndian=little
AT91C_DBGU_RNCR.name="AT91C_DBGU_RNCR"
AT91C_DBGU_RNCR.description="Receive Next Counter Register"
AT91C_DBGU_RNCR.helpkey="Receive Next Counter Register"
AT91C_DBGU_RNCR.access=memorymapped
AT91C_DBGU_RNCR.address=0xFFFFF314
AT91C_DBGU_RNCR.width=32
AT91C_DBGU_RNCR.byteEndian=little
AT91C_DBGU_PTCR.name="AT91C_DBGU_PTCR"
AT91C_DBGU_PTCR.description="PDC Transfer Control Register"
AT91C_DBGU_PTCR.helpkey="PDC Transfer Control Register"
AT91C_DBGU_PTCR.access=memorymapped
AT91C_DBGU_PTCR.address=0xFFFFF320
AT91C_DBGU_PTCR.width=32
AT91C_DBGU_PTCR.byteEndian=little
AT91C_DBGU_PTCR.type=enum
AT91C_DBGU_PTCR.enum.0.name=*** Write only ***
AT91C_DBGU_PTCR.enum.1.name=Error
AT91C_DBGU_PTSR.name="AT91C_DBGU_PTSR"
AT91C_DBGU_PTSR.description="PDC Transfer Status Register"
AT91C_DBGU_PTSR.helpkey="PDC Transfer Status Register"
AT91C_DBGU_PTSR.access=memorymapped
AT91C_DBGU_PTSR.address=0xFFFFF324
AT91C_DBGU_PTSR.width=32
AT91C_DBGU_PTSR.byteEndian=little
AT91C_DBGU_PTSR.permission.write=none
AT91C_DBGU_TNCR.name="AT91C_DBGU_TNCR"
AT91C_DBGU_TNCR.description="Transmit Next Counter Register"
AT91C_DBGU_TNCR.helpkey="Transmit Next Counter Register"
AT91C_DBGU_TNCR.access=memorymapped
AT91C_DBGU_TNCR.address=0xFFFFF31C
AT91C_DBGU_TNCR.width=32
AT91C_DBGU_TNCR.byteEndian=little
# ========== Register definition for DBGU peripheral ========== 
AT91C_DBGU_EXID.name="AT91C_DBGU_EXID"
AT91C_DBGU_EXID.description="Chip ID Extension Register"
AT91C_DBGU_EXID.helpkey="Chip ID Extension Register"
AT91C_DBGU_EXID.access=memorymapped
AT91C_DBGU_EXID.address=0xFFFFF244
AT91C_DBGU_EXID.width=32
AT91C_DBGU_EXID.byteEndian=little
AT91C_DBGU_EXID.permission.write=none
AT91C_DBGU_BRGR.name="AT91C_DBGU_BRGR"
AT91C_DBGU_BRGR.description="Baud Rate Generator Register"
AT91C_DBGU_BRGR.helpkey="Baud Rate Generator Register"
AT91C_DBGU_BRGR.access=memorymapped
AT91C_DBGU_BRGR.address=0xFFFFF220
AT91C_DBGU_BRGR.width=32
AT91C_DBGU_BRGR.byteEndian=little
AT91C_DBGU_IDR.name="AT91C_DBGU_IDR"
AT91C_DBGU_IDR.description="Interrupt Disable Register"
AT91C_DBGU_IDR.helpkey="Interrupt Disable Register"
AT91C_DBGU_IDR.access=memorymapped
AT91C_DBGU_IDR.address=0xFFFFF20C
AT91C_DBGU_IDR.width=32
AT91C_DBGU_IDR.byteEndian=little
AT91C_DBGU_IDR.type=enum
AT91C_DBGU_IDR.enum.0.name=*** Write only ***
AT91C_DBGU_IDR.enum.1.name=Error
AT91C_DBGU_CSR.name="AT91C_DBGU_CSR"
AT91C_DBGU_CSR.description="Channel Status Register"
AT91C_DBGU_CSR.helpkey="Channel Status Register"
AT91C_DBGU_CSR.access=memorymapped
AT91C_DBGU_CSR.address=0xFFFFF214
AT91C_DBGU_CSR.width=32
AT91C_DBGU_CSR.byteEndian=little
AT91C_DBGU_CSR.permission.write=none
AT91C_DBGU_CIDR.name="AT91C_DBGU_CIDR"
AT91C_DBGU_CIDR.description="Chip ID Register"
AT91C_DBGU_CIDR.helpkey="Chip ID Register"
AT91C_DBGU_CIDR.access=memorymapped
AT91C_DBGU_CIDR.address=0xFFFFF240
AT91C_DBGU_CIDR.width=32
AT91C_DBGU_CIDR.byteEndian=little
AT91C_DBGU_CIDR.permission.write=none
AT91C_DBGU_MR.name="AT91C_DBGU_MR"
AT91C_DBGU_MR.description="Mode Register"
AT91C_DBGU_MR.helpkey="Mode Register"
AT91C_DBGU_MR.access=memorymapped
AT91C_DBGU_MR.address=0xFFFFF204
AT91C_DBGU_MR.width=32
AT91C_DBGU_MR.byteEndian=little
AT91C_DBGU_IMR.name="AT91C_DBGU_IMR"
AT91C_DBGU_IMR.description="Interrupt Mask Register"
AT91C_DBGU_IMR.helpkey="Interrupt Mask Register"
AT91C_DBGU_IMR.access=memorymapped
AT91C_DBGU_IMR.address=0xFFFFF210
AT91C_DBGU_IMR.width=32
AT91C_DBGU_IMR.byteEndian=little
AT91C_DBGU_IMR.permission.write=none
AT91C_DBGU_CR.name="AT91C_DBGU_CR"
AT91C_DBGU_CR.description="Control Register"
AT91C_DBGU_CR.helpkey="Control Register"
AT91C_DBGU_CR.access=memorymapped
AT91C_DBGU_CR.address=0xFFFFF200
AT91C_DBGU_CR.width=32
AT91C_DBGU_CR.byteEndian=little
AT91C_DBGU_CR.type=enum
AT91C_DBGU_CR.enum.0.name=*** Write only ***
AT91C_DBGU_CR.enum.1.name=Error
AT91C_DBGU_FNTR.name="AT91C_DBGU_FNTR"
AT91C_DBGU_FNTR.description="Force NTRST Register"
AT91C_DBGU_FNTR.helpkey="Force NTRST Register"
AT91C_DBGU_FNTR.access=memorymapped
AT91C_DBGU_FNTR.address=0xFFFFF248
AT91C_DBGU_FNTR.width=32
AT91C_DBGU_FNTR.byteEndian=little
AT91C_DBGU_THR.name="AT91C_DBGU_THR"
AT91C_DBGU_THR.description="Transmitter Holding Register"
AT91C_DBGU_THR.helpkey="Transmitter Holding Register"
AT91C_DBGU_THR.access=memorymapped
AT91C_DBGU_THR.address=0xFFFFF21C
AT91C_DBGU_THR.width=32
AT91C_DBGU_THR.byteEndian=little
AT91C_DBGU_THR.type=enum
AT91C_DBGU_THR.enum.0.name=*** Write only ***
AT91C_DBGU_THR.enum.1.name=Error
AT91C_DBGU_RHR.name="AT91C_DBGU_RHR"
AT91C_DBGU_RHR.description="Receiver Holding Register"
AT91C_DBGU_RHR.helpkey="Receiver Holding Register"
AT91C_DBGU_RHR.access=memorymapped
AT91C_DBGU_RHR.address=0xFFFFF218
AT91C_DBGU_RHR.width=32
AT91C_DBGU_RHR.byteEndian=little
AT91C_DBGU_RHR.permission.write=none
AT91C_DBGU_IER.name="AT91C_DBGU_IER"
AT91C_DBGU_IER.description="Interrupt Enable Register"
AT91C_DBGU_IER.helpkey="Interrupt Enable Register"
AT91C_DBGU_IER.access=memorymapped
AT91C_DBGU_IER.address=0xFFFFF208
AT91C_DBGU_IER.width=32
AT91C_DBGU_IER.byteEndian=little
AT91C_DBGU_IER.type=enum
AT91C_DBGU_IER.enum.0.name=*** Write only ***
AT91C_DBGU_IER.enum.1.name=Error
# ========== Register definition for PIOA peripheral ========== 
AT91C_PIOA_ODR.name="AT91C_PIOA_ODR"
AT91C_PIOA_ODR.description="Output Disable Registerr"
AT91C_PIOA_ODR.helpkey="Output Disable Registerr"
AT91C_PIOA_ODR.access=memorymapped
AT91C_PIOA_ODR.address=0xFFFFF414
AT91C_PIOA_ODR.width=32
AT91C_PIOA_ODR.byteEndian=little
AT91C_PIOA_ODR.type=enum
AT91C_PIOA_ODR.enum.0.name=*** Write only ***
AT91C_PIOA_ODR.enum.1.name=Error
AT91C_PIOA_SODR.name="AT91C_PIOA_SODR"
AT91C_PIOA_SODR.description="Set Output Data Register"
AT91C_PIOA_SODR.helpkey="Set Output Data Register"
AT91C_PIOA_SODR.access=memorymapped
AT91C_PIOA_SODR.address=0xFFFFF430
AT91C_PIOA_SODR.width=32
AT91C_PIOA_SODR.byteEndian=little
AT91C_PIOA_SODR.type=enum
AT91C_PIOA_SODR.enum.0.name=*** Write only ***
AT91C_PIOA_SODR.enum.1.name=Error
AT91C_PIOA_ISR.name="AT91C_PIOA_ISR"
AT91C_PIOA_ISR.description="Interrupt Status Register"
AT91C_PIOA_ISR.helpkey="Interrupt Status Register"
AT91C_PIOA_ISR.access=memorymapped
AT91C_PIOA_ISR.address=0xFFFFF44C
AT91C_PIOA_ISR.width=32
AT91C_PIOA_ISR.byteEndian=little
AT91C_PIOA_ISR.permission.write=none
AT91C_PIOA_ABSR.name="AT91C_PIOA_ABSR"
AT91C_PIOA_ABSR.description="AB Select Status Register"
AT91C_PIOA_ABSR.helpkey="AB Select Status Register"
AT91C_PIOA_ABSR.access=memorymapped
AT91C_PIOA_ABSR.address=0xFFFFF478
AT91C_PIOA_ABSR.width=32
AT91C_PIOA_ABSR.byteEndian=little
AT91C_PIOA_ABSR.permission.write=none
AT91C_PIOA_IER.name="AT91C_PIOA_IER"
AT91C_PIOA_IER.description="Interrupt Enable Register"
AT91C_PIOA_IER.helpkey="Interrupt Enable Register"
AT91C_PIOA_IER.access=memorymapped
AT91C_PIOA_IER.address=0xFFFFF440
AT91C_PIOA_IER.width=32
AT91C_PIOA_IER.byteEndian=little
AT91C_PIOA_IER.type=enum
AT91C_PIOA_IER.enum.0.name=*** Write only ***
AT91C_PIOA_IER.enum.1.name=Error
AT91C_PIOA_PPUDR.name="AT91C_PIOA_PPUDR"
AT91C_PIOA_PPUDR.description="Pull-up Disable Register"
AT91C_PIOA_PPUDR.helpkey="Pull-up Disable Register"
AT91C_PIOA_PPUDR.access=memorymapped
AT91C_PIOA_PPUDR.address=0xFFFFF460
AT91C_PIOA_PPUDR.width=32
AT91C_PIOA_PPUDR.byteEndian=little
AT91C_PIOA_PPUDR.type=enum
AT91C_PIOA_PPUDR.enum.0.name=*** Write only ***
AT91C_PIOA_PPUDR.enum.1.name=Error
AT91C_PIOA_IMR.name="AT91C_PIOA_IMR"
AT91C_PIOA_IMR.description="Interrupt Mask Register"
AT91C_PIOA_IMR.helpkey="Interrupt Mask Register"
AT91C_PIOA_IMR.access=memorymapped
AT91C_PIOA_IMR.address=0xFFFFF448
AT91C_PIOA_IMR.width=32
AT91C_PIOA_IMR.byteEndian=little
AT91C_PIOA_IMR.permission.write=none
AT91C_PIOA_PER.name="AT91C_PIOA_PER"
AT91C_PIOA_PER.description="PIO Enable Register"
AT91C_PIOA_PER.helpkey="PIO Enable Register"
AT91C_PIOA_PER.access=memorymapped
AT91C_PIOA_PER.address=0xFFFFF400
AT91C_PIOA_PER.width=32
AT91C_PIOA_PER.byteEndian=little
AT91C_PIOA_PER.type=enum
AT91C_PIOA_PER.enum.0.name=*** Write only ***
AT91C_PIOA_PER.enum.1.name=Error
AT91C_PIOA_IFDR.name="AT91C_PIOA_IFDR"
AT91C_PIOA_IFDR.description="Input Filter Disable Register"
AT91C_PIOA_IFDR.helpkey="Input Filter Disable Register"
AT91C_PIOA_IFDR.access=memorymapped
AT91C_PIOA_IFDR.address=0xFFFFF424
AT91C_PIOA_IFDR.width=32
AT91C_PIOA_IFDR.byteEndian=little
AT91C_PIOA_IFDR.type=enum
AT91C_PIOA_IFDR.enum.0.name=*** Write only ***
AT91C_PIOA_IFDR.enum.1.name=Error
AT91C_PIOA_OWDR.name="AT91C_PIOA_OWDR"
AT91C_PIOA_OWDR.description="Output Write Disable Register"
AT91C_PIOA_OWDR.helpkey="Output Write Disable Register"
AT91C_PIOA_OWDR.access=memorymapped
AT91C_PIOA_OWDR.address=0xFFFFF4A4
AT91C_PIOA_OWDR.width=32
AT91C_PIOA_OWDR.byteEndian=little
AT91C_PIOA_OWDR.type=enum
AT91C_PIOA_OWDR.enum.0.name=*** Write only ***
AT91C_PIOA_OWDR.enum.1.name=Error
AT91C_PIOA_MDSR.name="AT91C_PIOA_MDSR"
AT91C_PIOA_MDSR.description="Multi-driver Status Register"
AT91C_PIOA_MDSR.helpkey="Multi-driver Status Register"
AT91C_PIOA_MDSR.access=memorymapped
AT91C_PIOA_MDSR.address=0xFFFFF458
AT91C_PIOA_MDSR.width=32
AT91C_PIOA_MDSR.byteEndian=little
AT91C_PIOA_MDSR.permission.write=none
AT91C_PIOA_IDR.name="AT91C_PIOA_IDR"
AT91C_PIOA_IDR.description="Interrupt Disable Register"
AT91C_PIOA_IDR.helpkey="Interrupt Disable Register"
AT91C_PIOA_IDR.access=memorymapped
AT91C_PIOA_IDR.address=0xFFFFF444
AT91C_PIOA_IDR.width=32
AT91C_PIOA_IDR.byteEndian=little
AT91C_PIOA_IDR.type=enum
AT91C_PIOA_IDR.enum.0.name=*** Write only ***
AT91C_PIOA_IDR.enum.1.name=Error
AT91C_PIOA_ODSR.name="AT91C_PIOA_ODSR"
AT91C_PIOA_ODSR.description="Output Data Status Register"
AT91C_PIOA_ODSR.helpkey="Output Data Status Register"
AT91C_PIOA_ODSR.access=memorymapped
AT91C_PIOA_ODSR.address=0xFFFFF438
AT91C_PIOA_ODSR.width=32
AT91C_PIOA_ODSR.byteEndian=little
AT91C_PIOA_ODSR.permission.write=none
AT91C_PIOA_PPUSR.name="AT91C_PIOA_PPUSR"
AT91C_PIOA_PPUSR.description="Pull-up Status Register"
AT91C_PIOA_PPUSR.helpkey="Pull-up Status Register"
AT91C_PIOA_PPUSR.access=memorymapped
AT91C_PIOA_PPUSR.address=0xFFFFF468
AT91C_PIOA_PPUSR.width=32
AT91C_PIOA_PPUSR.byteEndian=little
AT91C_PIOA_PPUSR.permission.write=none
AT91C_PIOA_OWSR.name="AT91C_PIOA_OWSR"
AT91C_PIOA_OWSR.description="Output Write Status Register"
AT91C_PIOA_OWSR.helpkey="Output Write Status Register"
AT91C_PIOA_OWSR.access=memorymapped
AT91C_PIOA_OWSR.address=0xFFFFF4A8
AT91C_PIOA_OWSR.width=32
AT91C_PIOA_OWSR.byteEndian=little
AT91C_PIOA_OWSR.permission.write=none
AT91C_PIOA_BSR.name="AT91C_PIOA_BSR"
AT91C_PIOA_BSR.description="Select B Register"
AT91C_PIOA_BSR.helpkey="Select B Register"
AT91C_PIOA_BSR.access=memorymapped
AT91C_PIOA_BSR.address=0xFFFFF474
AT91C_PIOA_BSR.width=32
AT91C_PIOA_BSR.byteEndian=little
AT91C_PIOA_BSR.type=enum
AT91C_PIOA_BSR.enum.0.name=*** Write only ***
AT91C_PIOA_BSR.enum.1.name=Error
AT91C_PIOA_OWER.name="AT91C_PIOA_OWER"
AT91C_PIOA_OWER.description="Output Write Enable Register"
AT91C_PIOA_OWER.helpkey="Output Write Enable Register"
AT91C_PIOA_OWER.access=memorymapped
AT91C_PIOA_OWER.address=0xFFFFF4A0
AT91C_PIOA_OWER.width=32
AT91C_PIOA_OWER.byteEndian=little
AT91C_PIOA_OWER.type=enum
AT91C_PIOA_OWER.enum.0.name=*** Write only ***
AT91C_PIOA_OWER.enum.1.name=Error
AT91C_PIOA_IFER.name="AT91C_PIOA_IFER"
AT91C_PIOA_IFER.description="Input Filter Enable Register"
AT91C_PIOA_IFER.helpkey="Input Filter Enable Register"
AT91C_PIOA_IFER.access=memorymapped
AT91C_PIOA_IFER.address=0xFFFFF420
AT91C_PIOA_IFER.width=32
AT91C_PIOA_IFER.byteEndian=little
AT91C_PIOA_IFER.type=enum
AT91C_PIOA_IFER.enum.0.name=*** Write only ***
AT91C_PIOA_IFER.enum.1.name=Error
AT91C_PIOA_PDSR.name="AT91C_PIOA_PDSR"
AT91C_PIOA_PDSR.description="Pin Data Status Register"
AT91C_PIOA_PDSR.helpkey="Pin Data Status Register"
AT91C_PIOA_PDSR.access=memorymapped
AT91C_PIOA_PDSR.address=0xFFFFF43C
AT91C_PIOA_PDSR.width=32
AT91C_PIOA_PDSR.byteEndian=little
AT91C_PIOA_PDSR.permission.write=none
AT91C_PIOA_PPUER.name="AT91C_PIOA_PPUER"
AT91C_PIOA_PPUER.description="Pull-up Enable Register"
AT91C_PIOA_PPUER.helpkey="Pull-up Enable Register"
AT91C_PIOA_PPUER.access=memorymapped
AT91C_PIOA_PPUER.address=0xFFFFF464
AT91C_PIOA_PPUER.width=32
AT91C_PIOA_PPUER.byteEndian=little
AT91C_PIOA_PPUER.type=enum
AT91C_PIOA_PPUER.enum.0.name=*** Write only ***
AT91C_PIOA_PPUER.enum.1.name=Error
AT91C_PIOA_OSR.name="AT91C_PIOA_OSR"
AT91C_PIOA_OSR.description="Output Status Register"
AT91C_PIOA_OSR.helpkey="Output Status Register"
AT91C_PIOA_OSR.access=memorymapped
AT91C_PIOA_OSR.address=0xFFFFF418
AT91C_PIOA_OSR.width=32
AT91C_PIOA_OSR.byteEndian=little
AT91C_PIOA_OSR.permission.write=none
AT91C_PIOA_ASR.name="AT91C_PIOA_ASR"
AT91C_PIOA_ASR.description="Select A Register"
AT91C_PIOA_ASR.helpkey="Select A Register"
AT91C_PIOA_ASR.access=memorymapped
AT91C_PIOA_ASR.address=0xFFFFF470
AT91C_PIOA_ASR.width=32
AT91C_PIOA_ASR.byteEndian=little
AT91C_PIOA_ASR.type=enum
AT91C_PIOA_ASR.enum.0.name=*** Write only ***
AT91C_PIOA_ASR.enum.1.name=Error
AT91C_PIOA_MDDR.name="AT91C_PIOA_MDDR"
AT91C_PIOA_MDDR.description="Multi-driver Disable Register"
AT91C_PIOA_MDDR.helpkey="Multi-driver Disable Register"
AT91C_PIOA_MDDR.access=memorymapped
AT91C_PIOA_MDDR.address=0xFFFFF454
AT91C_PIOA_MDDR.width=32
AT91C_PIOA_MDDR.byteEndian=little
AT91C_PIOA_MDDR.type=enum
AT91C_PIOA_MDDR.enum.0.name=*** Write only ***
AT91C_PIOA_MDDR.enum.1.name=Error
AT91C_PIOA_CODR.name="AT91C_PIOA_CODR"
AT91C_PIOA_CODR.description="Clear Output Data Register"
AT91C_PIOA_CODR.helpkey="Clear Output Data Register"
AT91C_PIOA_CODR.access=memorymapped
AT91C_PIOA_CODR.address=0xFFFFF434
AT91C_PIOA_CODR.width=32
AT91C_PIOA_CODR.byteEndian=little
AT91C_PIOA_CODR.type=enum
AT91C_PIOA_CODR.enum.0.name=*** Write only ***
AT91C_PIOA_CODR.enum.1.name=Error
AT91C_PIOA_MDER.name="AT91C_PIOA_MDER"
AT91C_PIOA_MDER.description="Multi-driver Enable Register"
AT91C_PIOA_MDER.helpkey="Multi-driver Enable Register"
AT91C_PIOA_MDER.access=memorymapped
AT91C_PIOA_MDER.address=0xFFFFF450
AT91C_PIOA_MDER.width=32
AT91C_PIOA_MDER.byteEndian=little
AT91C_PIOA_MDER.type=enum
AT91C_PIOA_MDER.enum.0.name=*** Write only ***
AT91C_PIOA_MDER.enum.1.name=Error
AT91C_PIOA_PDR.name="AT91C_PIOA_PDR"
AT91C_PIOA_PDR.description="PIO Disable Register"
AT91C_PIOA_PDR.helpkey="PIO Disable Register"
AT91C_PIOA_PDR.access=memorymapped
AT91C_PIOA_PDR.address=0xFFFFF404
AT91C_PIOA_PDR.width=32
AT91C_PIOA_PDR.byteEndian=little
AT91C_PIOA_PDR.type=enum
AT91C_PIOA_PDR.enum.0.name=*** Write only ***
AT91C_PIOA_PDR.enum.1.name=Error
AT91C_PIOA_IFSR.name="AT91C_PIOA_IFSR"
AT91C_PIOA_IFSR.description="Input Filter Status Register"
AT91C_PIOA_IFSR.helpkey="Input Filter Status Register"
AT91C_PIOA_IFSR.access=memorymapped
AT91C_PIOA_IFSR.address=0xFFFFF428
AT91C_PIOA_IFSR.width=32
AT91C_PIOA_IFSR.byteEndian=little
AT91C_PIOA_IFSR.permission.write=none
AT91C_PIOA_OER.name="AT91C_PIOA_OER"
AT91C_PIOA_OER.description="Output Enable Register"
AT91C_PIOA_OER.helpkey="Output Enable Register"
AT91C_PIOA_OER.access=memorymapped
AT91C_PIOA_OER.address=0xFFFFF410
AT91C_PIOA_OER.width=32
AT91C_PIOA_OER.byteEndian=little
AT91C_PIOA_OER.type=enum
AT91C_PIOA_OER.enum.0.name=*** Write only ***
AT91C_PIOA_OER.enum.1.name=Error
AT91C_PIOA_PSR.name="AT91C_PIOA_PSR"
AT91C_PIOA_PSR.description="PIO Status Register"
AT91C_PIOA_PSR.helpkey="PIO Status Register"
AT91C_PIOA_PSR.access=memorymapped
AT91C_PIOA_PSR.address=0xFFFFF408
AT91C_PIOA_PSR.width=32
AT91C_PIOA_PSR.byteEndian=little
AT91C_PIOA_PSR.permission.write=none
# ========== Register definition for CKGR peripheral ========== 
AT91C_CKGR_MOR.name="AT91C_CKGR_MOR"
AT91C_CKGR_MOR.description="Main Oscillator Register"
AT91C_CKGR_MOR.helpkey="Main Oscillator Register"
AT91C_CKGR_MOR.access=memorymapped
AT91C_CKGR_MOR.address=0xFFFFFC20
AT91C_CKGR_MOR.width=32
AT91C_CKGR_MOR.byteEndian=little
AT91C_CKGR_PLLR.name="AT91C_CKGR_PLLR"
AT91C_CKGR_PLLR.description="PLL Register"
AT91C_CKGR_PLLR.helpkey="PLL Register"
AT91C_CKGR_PLLR.access=memorymapped
AT91C_CKGR_PLLR.address=0xFFFFFC2C
AT91C_CKGR_PLLR.width=32
AT91C_CKGR_PLLR.byteEndian=little
AT91C_CKGR_MCFR.name="AT91C_CKGR_MCFR"
AT91C_CKGR_MCFR.description="Main Clock  Frequency Register"
AT91C_CKGR_MCFR.helpkey="Main Clock  Frequency Register"
AT91C_CKGR_MCFR.access=memorymapped
AT91C_CKGR_MCFR.address=0xFFFFFC24
AT91C_CKGR_MCFR.width=32
AT91C_CKGR_MCFR.byteEndian=little
AT91C_CKGR_MCFR.permission.write=none
# ========== Register definition for PMC peripheral ========== 
AT91C_PMC_IDR.name="AT91C_PMC_IDR"
AT91C_PMC_IDR.description="Interrupt Disable Register"
AT91C_PMC_IDR.helpkey="Interrupt Disable Register"
AT91C_PMC_IDR.access=memorymapped
AT91C_PMC_IDR.address=0xFFFFFC64
AT91C_PMC_IDR.width=32
AT91C_PMC_IDR.byteEndian=little
AT91C_PMC_IDR.type=enum
AT91C_PMC_IDR.enum.0.name=*** Write only ***
AT91C_PMC_IDR.enum.1.name=Error
AT91C_PMC_MOR.name="AT91C_PMC_MOR"
AT91C_PMC_MOR.description="Main Oscillator Register"
AT91C_PMC_MOR.helpkey="Main Oscillator Register"
AT91C_PMC_MOR.access=memorymapped
AT91C_PMC_MOR.address=0xFFFFFC20
AT91C_PMC_MOR.width=32
AT91C_PMC_MOR.byteEndian=little
AT91C_PMC_PLLR.name="AT91C_PMC_PLLR"
AT91C_PMC_PLLR.description="PLL Register"
AT91C_PMC_PLLR.helpkey="PLL Register"
AT91C_PMC_PLLR.access=memorymapped
AT91C_PMC_PLLR.address=0xFFFFFC2C
AT91C_PMC_PLLR.width=32
AT91C_PMC_PLLR.byteEndian=little
AT91C_PMC_PCER.name="AT91C_PMC_PCER"
AT91C_PMC_PCER.description="Peripheral Clock Enable Register"
AT91C_PMC_PCER.helpkey="Peripheral Clock Enable Register"
AT91C_PMC_PCER.access=memorymapped
AT91C_PMC_PCER.address=0xFFFFFC10
AT91C_PMC_PCER.width=32
AT91C_PMC_PCER.byteEndian=little
AT91C_PMC_PCER.type=enum
AT91C_PMC_PCER.enum.0.name=*** Write only ***
AT91C_PMC_PCER.enum.1.name=Error
AT91C_PMC_PCKR.name="AT91C_PMC_PCKR"
AT91C_PMC_PCKR.description="Programmable Clock Register"
AT91C_PMC_PCKR.helpkey="Programmable Clock Register"
AT91C_PMC_PCKR.access=memorymapped
AT91C_PMC_PCKR.address=0xFFFFFC40
AT91C_PMC_PCKR.width=32
AT91C_PMC_PCKR.byteEndian=little
AT91C_PMC_MCKR.name="AT91C_PMC_MCKR"
AT91C_PMC_MCKR.description="Master Clock Register"
AT91C_PMC_MCKR.helpkey="Master Clock Register"
AT91C_PMC_MCKR.access=memorymapped
AT91C_PMC_MCKR.address=0xFFFFFC30
AT91C_PMC_MCKR.width=32
AT91C_PMC_MCKR.byteEndian=little
AT91C_PMC_SCDR.name="AT91C_PMC_SCDR"
AT91C_PMC_SCDR.description="System Clock Disable Register"
AT91C_PMC_SCDR.helpkey="System Clock Disable Register"
AT91C_PMC_SCDR.access=memorymapped
AT91C_PMC_SCDR.address=0xFFFFFC04
AT91C_PMC_SCDR.width=32
AT91C_PMC_SCDR.byteEndian=little
AT91C_PMC_SCDR.type=enum
AT91C_PMC_SCDR.enum.0.name=*** Write only ***
AT91C_PMC_SCDR.enum.1.name=Error
AT91C_PMC_PCDR.name="AT91C_PMC_PCDR"
AT91C_PMC_PCDR.description="Peripheral Clock Disable Register"
AT91C_PMC_PCDR.helpkey="Peripheral Clock Disable Register"
AT91C_PMC_PCDR.access=memorymapped
AT91C_PMC_PCDR.address=0xFFFFFC14
AT91C_PMC_PCDR.width=32
AT91C_PMC_PCDR.byteEndian=little
AT91C_PMC_PCDR.type=enum
AT91C_PMC_PCDR.enum.0.name=*** Write only ***
AT91C_PMC_PCDR.enum.1.name=Error
AT91C_PMC_SCSR.name="AT91C_PMC_SCSR"
AT91C_PMC_SCSR.description="System Clock Status Register"
AT91C_PMC_SCSR.helpkey="System Clock Status Register"
AT91C_PMC_SCSR.access=memorymapped
AT91C_PMC_SCSR.address=0xFFFFFC08
AT91C_PMC_SCSR.width=32
AT91C_PMC_SCSR.byteEndian=little
AT91C_PMC_SCSR.permission.write=none
AT91C_PMC_PCSR.name="AT91C_PMC_PCSR"
AT91C_PMC_PCSR.description="Peripheral Clock Status Register"
AT91C_PMC_PCSR.helpkey="Peripheral Clock Status Register"
AT91C_PMC_PCSR.access=memorymapped
AT91C_PMC_PCSR.address=0xFFFFFC18
AT91C_PMC_PCSR.width=32
AT91C_PMC_PCSR.byteEndian=little
AT91C_PMC_PCSR.permission.write=none
AT91C_PMC_MCFR.name="AT91C_PMC_MCFR"
AT91C_PMC_MCFR.description="Main Clock  Frequency Register"
AT91C_PMC_MCFR.helpkey="Main Clock  Frequency Register"
AT91C_PMC_MCFR.access=memorymapped
AT91C_PMC_MCFR.address=0xFFFFFC24
AT91C_PMC_MCFR.width=32
AT91C_PMC_MCFR.byteEndian=little
AT91C_PMC_MCFR.permission.write=none
AT91C_PMC_SCER.name="AT91C_PMC_SCER"
AT91C_PMC_SCER.description="System Clock Enable Register"
AT91C_PMC_SCER.helpkey="System Clock Enable Register"
AT91C_PMC_SCER.access=memorymapped
AT91C_PMC_SCER.address=0xFFFFFC00
AT91C_PMC_SCER.width=32
AT91C_PMC_SCER.byteEndian=little
AT91C_PMC_SCER.type=enum
AT91C_PMC_SCER.enum.0.name=*** Write only ***
AT91C_PMC_SCER.enum.1.name=Error
AT91C_PMC_IMR.name="AT91C_PMC_IMR"
AT91C_PMC_IMR.description="Interrupt Mask Register"
AT91C_PMC_IMR.helpkey="Interrupt Mask Register"
AT91C_PMC_IMR.access=memorymapped
AT91C_PMC_IMR.address=0xFFFFFC6C
AT91C_PMC_IMR.width=32
AT91C_PMC_IMR.byteEndian=little
AT91C_PMC_IMR.permission.write=none
AT91C_PMC_IER.name="AT91C_PMC_IER"
AT91C_PMC_IER.description="Interrupt Enable Register"
AT91C_PMC_IER.helpkey="Interrupt Enable Register"
AT91C_PMC_IER.access=memorymapped
AT91C_PMC_IER.address=0xFFFFFC60
AT91C_PMC_IER.width=32
AT91C_PMC_IER.byteEndian=little
AT91C_PMC_IER.type=enum
AT91C_PMC_IER.enum.0.name=*** Write only ***
AT91C_PMC_IER.enum.1.name=Error
AT91C_PMC_SR.name="AT91C_PMC_SR"
AT91C_PMC_SR.description="Status Register"
AT91C_PMC_SR.helpkey="Status Register"
AT91C_PMC_SR.access=memorymapped
AT91C_PMC_SR.address=0xFFFFFC68
AT91C_PMC_SR.width=32
AT91C_PMC_SR.byteEndian=little
AT91C_PMC_SR.permission.write=none
# ========== Register definition for RSTC peripheral ========== 
AT91C_RSTC_RCR.name="AT91C_RSTC_RCR"
AT91C_RSTC_RCR.description="Reset Control Register"
AT91C_RSTC_RCR.helpkey="Reset Control Register"
AT91C_RSTC_RCR.access=memorymapped
AT91C_RSTC_RCR.address=0xFFFFFD00
AT91C_RSTC_RCR.width=32
AT91C_RSTC_RCR.byteEndian=little
AT91C_RSTC_RCR.type=enum
AT91C_RSTC_RCR.enum.0.name=*** Write only ***
AT91C_RSTC_RCR.enum.1.name=Error
AT91C_RSTC_RMR.name="AT91C_RSTC_RMR"
AT91C_RSTC_RMR.description="Reset Mode Register"
AT91C_RSTC_RMR.helpkey="Reset Mode Register"
AT91C_RSTC_RMR.access=memorymapped
AT91C_RSTC_RMR.address=0xFFFFFD08
AT91C_RSTC_RMR.width=32
AT91C_RSTC_RMR.byteEndian=little
AT91C_RSTC_RSR.name="AT91C_RSTC_RSR"
AT91C_RSTC_RSR.description="Reset Status Register"
AT91C_RSTC_RSR.helpkey="Reset Status Register"
AT91C_RSTC_RSR.access=memorymapped
AT91C_RSTC_RSR.address=0xFFFFFD04
AT91C_RSTC_RSR.width=32
AT91C_RSTC_RSR.byteEndian=little
AT91C_RSTC_RSR.permission.write=none
# ========== Register definition for RTTC peripheral ========== 
AT91C_RTTC_RTSR.name="AT91C_RTTC_RTSR"
AT91C_RTTC_RTSR.description="Real-time Status Register"
AT91C_RTTC_RTSR.helpkey="Real-time Status Register"
AT91C_RTTC_RTSR.access=memorymapped
AT91C_RTTC_RTSR.address=0xFFFFFD2C
AT91C_RTTC_RTSR.width=32
AT91C_RTTC_RTSR.byteEndian=little
AT91C_RTTC_RTSR.permission.write=none
AT91C_RTTC_RTMR.name="AT91C_RTTC_RTMR"
AT91C_RTTC_RTMR.description="Real-time Mode Register"
AT91C_RTTC_RTMR.helpkey="Real-time Mode Register"
AT91C_RTTC_RTMR.access=memorymapped
AT91C_RTTC_RTMR.address=0xFFFFFD20
AT91C_RTTC_RTMR.width=32
AT91C_RTTC_RTMR.byteEndian=little
AT91C_RTTC_RTVR.name="AT91C_RTTC_RTVR"
AT91C_RTTC_RTVR.description="Real-time Value Register"
AT91C_RTTC_RTVR.helpkey="Real-time Value Register"
AT91C_RTTC_RTVR.access=memorymapped
AT91C_RTTC_RTVR.address=0xFFFFFD28
AT91C_RTTC_RTVR.width=32
AT91C_RTTC_RTVR.byteEndian=little
AT91C_RTTC_RTVR.permission.write=none
AT91C_RTTC_RTAR.name="AT91C_RTTC_RTAR"
AT91C_RTTC_RTAR.description="Real-time Alarm Register"
AT91C_RTTC_RTAR.helpkey="Real-time Alarm Register"
AT91C_RTTC_RTAR.access=memorymapped
AT91C_RTTC_RTAR.address=0xFFFFFD24
AT91C_RTTC_RTAR.width=32
AT91C_RTTC_RTAR.byteEndian=little
# ========== Register definition for PITC peripheral ========== 
AT91C_PITC_PIVR.name="AT91C_PITC_PIVR"
AT91C_PITC_PIVR.description="Period Interval Value Register"
AT91C_PITC_PIVR.helpkey="Period Interval Value Register"
AT91C_PITC_PIVR.access=memorymapped
AT91C_PITC_PIVR.address=0xFFFFFD38
AT91C_PITC_PIVR.width=32
AT91C_PITC_PIVR.byteEndian=little
AT91C_PITC_PIVR.permission.write=none
AT91C_PITC_PISR.name="AT91C_PITC_PISR"
AT91C_PITC_PISR.description="Period Interval Status Register"
AT91C_PITC_PISR.helpkey="Period Interval Status Register"
AT91C_PITC_PISR.access=memorymapped
AT91C_PITC_PISR.address=0xFFFFFD34
AT91C_PITC_PISR.width=32
AT91C_PITC_PISR.byteEndian=little
AT91C_PITC_PISR.permission.write=none
AT91C_PITC_PIIR.name="AT91C_PITC_PIIR"
AT91C_PITC_PIIR.description="Period Interval Image Register"
AT91C_PITC_PIIR.helpkey="Period Interval Image Register"
AT91C_PITC_PIIR.access=memorymapped
AT91C_PITC_PIIR.address=0xFFFFFD3C
AT91C_PITC_PIIR.width=32
AT91C_PITC_PIIR.byteEndian=little
AT91C_PITC_PIIR.permission.write=none
AT91C_PITC_PIMR.name="AT91C_PITC_PIMR"
AT91C_PITC_PIMR.description="Period Interval Mode Register"
AT91C_PITC_PIMR.helpkey="Period Interval Mode Register"
AT91C_PITC_PIMR.access=memorymapped
AT91C_PITC_PIMR.address=0xFFFFFD30
AT91C_PITC_PIMR.width=32
AT91C_PITC_PIMR.byteEndian=little
# ========== Register definition for WDTC peripheral ========== 
AT91C_WDTC_WDCR.name="AT91C_WDTC_WDCR"
AT91C_WDTC_WDCR.description="Watchdog Control Register"
AT91C_WDTC_WDCR.helpkey="Watchdog Control Register"
AT91C_WDTC_WDCR.access=memorymapped
AT91C_WDTC_WDCR.address=0xFFFFFD40
AT91C_WDTC_WDCR.width=32
AT91C_WDTC_WDCR.byteEndian=little
AT91C_WDTC_WDCR.type=enum
AT91C_WDTC_WDCR.enum.0.name=*** Write only ***
AT91C_WDTC_WDCR.enum.1.name=Error
AT91C_WDTC_WDSR.name="AT91C_WDTC_WDSR"
AT91C_WDTC_WDSR.description="Watchdog Status Register"
AT91C_WDTC_WDSR.helpkey="Watchdog Status Register"
AT91C_WDTC_WDSR.access=memorymapped
AT91C_WDTC_WDSR.address=0xFFFFFD48
AT91C_WDTC_WDSR.width=32
AT91C_WDTC_WDSR.byteEndian=little
AT91C_WDTC_WDSR.permission.write=none
AT91C_WDTC_WDMR.name="AT91C_WDTC_WDMR"
AT91C_WDTC_WDMR.description="Watchdog Mode Register"
AT91C_WDTC_WDMR.helpkey="Watchdog Mode Register"
AT91C_WDTC_WDMR.access=memorymapped
AT91C_WDTC_WDMR.address=0xFFFFFD44
AT91C_WDTC_WDMR.width=32
AT91C_WDTC_WDMR.byteEndian=little
# ========== Register definition for VREG peripheral ========== 
AT91C_VREG_MR.name="AT91C_VREG_MR"
AT91C_VREG_MR.description="Voltage Regulator Mode Register"
AT91C_VREG_MR.helpkey="Voltage Regulator Mode Register"
AT91C_VREG_MR.access=memorymapped
AT91C_VREG_MR.address=0xFFFFFD60
AT91C_VREG_MR.width=32
AT91C_VREG_MR.byteEndian=little
# ========== Register definition for MC peripheral ========== 
AT91C_MC_ASR.name="AT91C_MC_ASR"
AT91C_MC_ASR.description="MC Abort Status Register"
AT91C_MC_ASR.helpkey="MC Abort Status Register"
AT91C_MC_ASR.access=memorymapped
AT91C_MC_ASR.address=0xFFFFFF04
AT91C_MC_ASR.width=32
AT91C_MC_ASR.byteEndian=little
AT91C_MC_ASR.permission.write=none
AT91C_MC_RCR.name="AT91C_MC_RCR"
AT91C_MC_RCR.description="MC Remap Control Register"
AT91C_MC_RCR.helpkey="MC Remap Control Register"
AT91C_MC_RCR.access=memorymapped
AT91C_MC_RCR.address=0xFFFFFF00
AT91C_MC_RCR.width=32
AT91C_MC_RCR.byteEndian=little
AT91C_MC_RCR.type=enum
AT91C_MC_RCR.enum.0.name=*** Write only ***
AT91C_MC_RCR.enum.1.name=Error
AT91C_MC_FCR.name="AT91C_MC_FCR"
AT91C_MC_FCR.description="MC Flash Command Register"
AT91C_MC_FCR.helpkey="MC Flash Command Register"
AT91C_MC_FCR.access=memorymapped
AT91C_MC_FCR.address=0xFFFFFF64
AT91C_MC_FCR.width=32
AT91C_MC_FCR.byteEndian=little
AT91C_MC_FCR.type=enum
AT91C_MC_FCR.enum.0.name=*** Write only ***
AT91C_MC_FCR.enum.1.name=Error
AT91C_MC_AASR.name="AT91C_MC_AASR"
AT91C_MC_AASR.description="MC Abort Address Status Register"
AT91C_MC_AASR.helpkey="MC Abort Address Status Register"
AT91C_MC_AASR.access=memorymapped
AT91C_MC_AASR.address=0xFFFFFF08
AT91C_MC_AASR.width=32
AT91C_MC_AASR.byteEndian=little
AT91C_MC_AASR.permission.write=none
AT91C_MC_FSR.name="AT91C_MC_FSR"
AT91C_MC_FSR.description="MC Flash Status Register"
AT91C_MC_FSR.helpkey="MC Flash Status Register"
AT91C_MC_FSR.access=memorymapped
AT91C_MC_FSR.address=0xFFFFFF68
AT91C_MC_FSR.width=32
AT91C_MC_FSR.byteEndian=little
AT91C_MC_FSR.permission.write=none
AT91C_MC_FMR.name="AT91C_MC_FMR"
AT91C_MC_FMR.description="MC Flash Mode Register"
AT91C_MC_FMR.helpkey="MC Flash Mode Register"
AT91C_MC_FMR.access=memorymapped
AT91C_MC_FMR.address=0xFFFFFF60
AT91C_MC_FMR.width=32
AT91C_MC_FMR.byteEndian=little
# ========== Register definition for PDC_SPI peripheral ========== 
AT91C_SPI_PTCR.name="AT91C_SPI_PTCR"
AT91C_SPI_PTCR.description="PDC Transfer Control Register"
AT91C_SPI_PTCR.helpkey="PDC Transfer Control Register"
AT91C_SPI_PTCR.access=memorymapped
AT91C_SPI_PTCR.address=0xFFFE0120
AT91C_SPI_PTCR.width=32
AT91C_SPI_PTCR.byteEndian=little
AT91C_SPI_PTCR.type=enum
AT91C_SPI_PTCR.enum.0.name=*** Write only ***
AT91C_SPI_PTCR.enum.1.name=Error
AT91C_SPI_TPR.name="AT91C_SPI_TPR"
AT91C_SPI_TPR.description="Transmit Pointer Register"
AT91C_SPI_TPR.helpkey="Transmit Pointer Register"
AT91C_SPI_TPR.access=memorymapped
AT91C_SPI_TPR.address=0xFFFE0108
AT91C_SPI_TPR.width=32
AT91C_SPI_TPR.byteEndian=little
AT91C_SPI_TCR.name="AT91C_SPI_TCR"
AT91C_SPI_TCR.description="Transmit Counter Register"
AT91C_SPI_TCR.helpkey="Transmit Counter Register"
AT91C_SPI_TCR.access=memorymapped
AT91C_SPI_TCR.address=0xFFFE010C
AT91C_SPI_TCR.width=32
AT91C_SPI_TCR.byteEndian=little
AT91C_SPI_RCR.name="AT91C_SPI_RCR"
AT91C_SPI_RCR.description="Receive Counter Register"
AT91C_SPI_RCR.helpkey="Receive Counter Register"
AT91C_SPI_RCR.access=memorymapped
AT91C_SPI_RCR.address=0xFFFE0104
AT91C_SPI_RCR.width=32
AT91C_SPI_RCR.byteEndian=little
AT91C_SPI_PTSR.name="AT91C_SPI_PTSR"
AT91C_SPI_PTSR.description="PDC Transfer Status Register"
AT91C_SPI_PTSR.helpkey="PDC Transfer Status Register"
AT91C_SPI_PTSR.access=memorymapped
AT91C_SPI_PTSR.address=0xFFFE0124
AT91C_SPI_PTSR.width=32
AT91C_SPI_PTSR.byteEndian=little
AT91C_SPI_PTSR.permission.write=none
AT91C_SPI_RNPR.name="AT91C_SPI_RNPR"
AT91C_SPI_RNPR.description="Receive Next Pointer Register"
AT91C_SPI_RNPR.helpkey="Receive Next Pointer Register"
AT91C_SPI_RNPR.access=memorymapped
AT91C_SPI_RNPR.address=0xFFFE0110
AT91C_SPI_RNPR.width=32
AT91C_SPI_RNPR.byteEndian=little
AT91C_SPI_RPR.name="AT91C_SPI_RPR"
AT91C_SPI_RPR.description="Receive Pointer Register"
AT91C_SPI_RPR.helpkey="Receive Pointer Register"
AT91C_SPI_RPR.access=memorymapped
AT91C_SPI_RPR.address=0xFFFE0100
AT91C_SPI_RPR.width=32
AT91C_SPI_RPR.byteEndian=little
AT91C_SPI_TNCR.name="AT91C_SPI_TNCR"
AT91C_SPI_TNCR.description="Transmit Next Counter Register"
AT91C_SPI_TNCR.helpkey="Transmit Next Counter Register"
AT91C_SPI_TNCR.access=memorymapped
AT91C_SPI_TNCR.address=0xFFFE011C
AT91C_SPI_TNCR.width=32
AT91C_SPI_TNCR.byteEndian=little
AT91C_SPI_RNCR.name="AT91C_SPI_RNCR"
AT91C_SPI_RNCR.description="Receive Next Counter Register"
AT91C_SPI_RNCR.helpkey="Receive Next Counter Register"
AT91C_SPI_RNCR.access=memorymapped
AT91C_SPI_RNCR.address=0xFFFE0114
AT91C_SPI_RNCR.width=32
AT91C_SPI_RNCR.byteEndian=little
AT91C_SPI_TNPR.name="AT91C_SPI_TNPR"
AT91C_SPI_TNPR.description="Transmit Next Pointer Register"
AT91C_SPI_TNPR.helpkey="Transmit Next Pointer Register"
AT91C_SPI_TNPR.access=memorymapped
AT91C_SPI_TNPR.address=0xFFFE0118
AT91C_SPI_TNPR.width=32
AT91C_SPI_TNPR.byteEndian=little
# ========== Register definition for SPI peripheral ========== 
AT91C_SPI_IER.name="AT91C_SPI_IER"
AT91C_SPI_IER.description="Interrupt Enable Register"
AT91C_SPI_IER.helpkey="Interrupt Enable Register"
AT91C_SPI_IER.access=memorymapped
AT91C_SPI_IER.address=0xFFFE0014
AT91C_SPI_IER.width=32
AT91C_SPI_IER.byteEndian=little
AT91C_SPI_IER.type=enum
AT91C_SPI_IER.enum.0.name=*** Write only ***
AT91C_SPI_IER.enum.1.name=Error
AT91C_SPI_SR.name="AT91C_SPI_SR"
AT91C_SPI_SR.description="Status Register"
AT91C_SPI_SR.helpkey="Status Register"
AT91C_SPI_SR.access=memorymapped
AT91C_SPI_SR.address=0xFFFE0010
AT91C_SPI_SR.width=32
AT91C_SPI_SR.byteEndian=little
AT91C_SPI_SR.permission.write=none
AT91C_SPI_IDR.name="AT91C_SPI_IDR"
AT91C_SPI_IDR.description="Interrupt Disable Register"
AT91C_SPI_IDR.helpkey="Interrupt Disable Register"
AT91C_SPI_IDR.access=memorymapped
AT91C_SPI_IDR.address=0xFFFE0018
AT91C_SPI_IDR.width=32
AT91C_SPI_IDR.byteEndian=little
AT91C_SPI_IDR.type=enum
AT91C_SPI_IDR.enum.0.name=*** Write only ***
AT91C_SPI_IDR.enum.1.name=Error
AT91C_SPI_CR.name="AT91C_SPI_CR"
AT91C_SPI_CR.description="Control Register"
AT91C_SPI_CR.helpkey="Control Register"
AT91C_SPI_CR.access=memorymapped
AT91C_SPI_CR.address=0xFFFE0000
AT91C_SPI_CR.width=32
AT91C_SPI_CR.byteEndian=little
AT91C_SPI_CR.permission.write=none
AT91C_SPI_MR.name="AT91C_SPI_MR"
AT91C_SPI_MR.description="Mode Register"
AT91C_SPI_MR.helpkey="Mode Register"
AT91C_SPI_MR.access=memorymapped
AT91C_SPI_MR.address=0xFFFE0004
AT91C_SPI_MR.width=32
AT91C_SPI_MR.byteEndian=little
AT91C_SPI_IMR.name="AT91C_SPI_IMR"
AT91C_SPI_IMR.description="Interrupt Mask Register"
AT91C_SPI_IMR.helpkey="Interrupt Mask Register"
AT91C_SPI_IMR.access=memorymapped
AT91C_SPI_IMR.address=0xFFFE001C
AT91C_SPI_IMR.width=32
AT91C_SPI_IMR.byteEndian=little
AT91C_SPI_IMR.permission.write=none
AT91C_SPI_TDR.name="AT91C_SPI_TDR"
AT91C_SPI_TDR.description="Transmit Data Register"
AT91C_SPI_TDR.helpkey="Transmit Data Register"
AT91C_SPI_TDR.access=memorymapped
AT91C_SPI_TDR.address=0xFFFE000C
AT91C_SPI_TDR.width=32
AT91C_SPI_TDR.byteEndian=little
AT91C_SPI_TDR.type=enum
AT91C_SPI_TDR.enum.0.name=*** Write only ***
AT91C_SPI_TDR.enum.1.name=Error
AT91C_SPI_RDR.name="AT91C_SPI_RDR"
AT91C_SPI_RDR.description="Receive Data Register"
AT91C_SPI_RDR.helpkey="Receive Data Register"
AT91C_SPI_RDR.access=memorymapped
AT91C_SPI_RDR.address=0xFFFE0008
AT91C_SPI_RDR.width=32
AT91C_SPI_RDR.byteEndian=little
AT91C_SPI_RDR.permission.write=none
AT91C_SPI_CSR.name="AT91C_SPI_CSR"
AT91C_SPI_CSR.description="Chip Select Register"
AT91C_SPI_CSR.helpkey="Chip Select Register"
AT91C_SPI_CSR.access=memorymapped
AT91C_SPI_CSR.address=0xFFFE0030
AT91C_SPI_CSR.width=32
AT91C_SPI_CSR.byteEndian=little
# ========== Register definition for PDC_ADC peripheral ========== 
AT91C_ADC_PTSR.name="AT91C_ADC_PTSR"
AT91C_ADC_PTSR.description="PDC Transfer Status Register"
AT91C_ADC_PTSR.helpkey="PDC Transfer Status Register"
AT91C_ADC_PTSR.access=memorymapped
AT91C_ADC_PTSR.address=0xFFFD8124
AT91C_ADC_PTSR.width=32
AT91C_ADC_PTSR.byteEndian=little
AT91C_ADC_PTSR.permission.write=none
AT91C_ADC_PTCR.name="AT91C_ADC_PTCR"
AT91C_ADC_PTCR.description="PDC Transfer Control Register"
AT91C_ADC_PTCR.helpkey="PDC Transfer Control Register"
AT91C_ADC_PTCR.access=memorymapped
AT91C_ADC_PTCR.address=0xFFFD8120
AT91C_ADC_PTCR.width=32
AT91C_ADC_PTCR.byteEndian=little
AT91C_ADC_PTCR.type=enum
AT91C_ADC_PTCR.enum.0.name=*** Write only ***
AT91C_ADC_PTCR.enum.1.name=Error
AT91C_ADC_TNPR.name="AT91C_ADC_TNPR"
AT91C_ADC_TNPR.description="Transmit Next Pointer Register"
AT91C_ADC_TNPR.helpkey="Transmit Next Pointer Register"
AT91C_ADC_TNPR.access=memorymapped
AT91C_ADC_TNPR.address=0xFFFD8118
AT91C_ADC_TNPR.width=32
AT91C_ADC_TNPR.byteEndian=little
AT91C_ADC_TNCR.name="AT91C_ADC_TNCR"
AT91C_ADC_TNCR.description="Transmit Next Counter Register"
AT91C_ADC_TNCR.helpkey="Transmit Next Counter Register"
AT91C_ADC_TNCR.access=memorymapped
AT91C_ADC_TNCR.address=0xFFFD811C
AT91C_ADC_TNCR.width=32
AT91C_ADC_TNCR.byteEndian=little
AT91C_ADC_RNPR.name="AT91C_ADC_RNPR"
AT91C_ADC_RNPR.description="Receive Next Pointer Register"
AT91C_ADC_RNPR.helpkey="Receive Next Pointer Register"
AT91C_ADC_RNPR.access=memorymapped
AT91C_ADC_RNPR.address=0xFFFD8110
AT91C_ADC_RNPR.width=32
AT91C_ADC_RNPR.byteEndian=little
AT91C_ADC_RNCR.name="AT91C_ADC_RNCR"
AT91C_ADC_RNCR.description="Receive Next Counter Register"
AT91C_ADC_RNCR.helpkey="Receive Next Counter Register"
AT91C_ADC_RNCR.access=memorymapped
AT91C_ADC_RNCR.address=0xFFFD8114
AT91C_ADC_RNCR.width=32
AT91C_ADC_RNCR.byteEndian=little
AT91C_ADC_RPR.name="AT91C_ADC_RPR"
AT91C_ADC_RPR.description="Receive Pointer Register"
AT91C_ADC_RPR.helpkey="Receive Pointer Register"
AT91C_ADC_RPR.access=memorymapped
AT91C_ADC_RPR.address=0xFFFD8100
AT91C_ADC_RPR.width=32
AT91C_ADC_RPR.byteEndian=little
AT91C_ADC_TCR.name="AT91C_ADC_TCR"
AT91C_ADC_TCR.description="Transmit Counter Register"
AT91C_ADC_TCR.helpkey="Transmit Counter Register"
AT91C_ADC_TCR.access=memorymapped
AT91C_ADC_TCR.address=0xFFFD810C
AT91C_ADC_TCR.width=32
AT91C_ADC_TCR.byteEndian=little
AT91C_ADC_TPR.name="AT91C_ADC_TPR"
AT91C_ADC_TPR.description="Transmit Pointer Register"
AT91C_ADC_TPR.helpkey="Transmit Pointer Register"
AT91C_ADC_TPR.access=memorymapped
AT91C_ADC_TPR.address=0xFFFD8108
AT91C_ADC_TPR.width=32
AT91C_ADC_TPR.byteEndian=little
AT91C_ADC_RCR.name="AT91C_ADC_RCR"
AT91C_ADC_RCR.description="Receive Counter Register"
AT91C_ADC_RCR.helpkey="Receive Counter Register"
AT91C_ADC_RCR.access=memorymapped
AT91C_ADC_RCR.address=0xFFFD8104
AT91C_ADC_RCR.width=32
AT91C_ADC_RCR.byteEndian=little
# ========== Register definition for ADC peripheral ========== 
AT91C_ADC_CDR2.name="AT91C_ADC_CDR2"
AT91C_ADC_CDR2.description="ADC Channel Data Register 2"
AT91C_ADC_CDR2.helpkey="ADC Channel Data Register 2"
AT91C_ADC_CDR2.access=memorymapped
AT91C_ADC_CDR2.address=0xFFFD8038
AT91C_ADC_CDR2.width=32
AT91C_ADC_CDR2.byteEndian=little
AT91C_ADC_CDR2.permission.write=none
AT91C_ADC_CDR3.name="AT91C_ADC_CDR3"
AT91C_ADC_CDR3.description="ADC Channel Data Register 3"
AT91C_ADC_CDR3.helpkey="ADC Channel Data Register 3"
AT91C_ADC_CDR3.access=memorymapped
AT91C_ADC_CDR3.address=0xFFFD803C
AT91C_ADC_CDR3.width=32
AT91C_ADC_CDR3.byteEndian=little
AT91C_ADC_CDR3.permission.write=none
AT91C_ADC_CDR0.name="AT91C_ADC_CDR0"
AT91C_ADC_CDR0.description="ADC Channel Data Register 0"
AT91C_ADC_CDR0.helpkey="ADC Channel Data Register 0"
AT91C_ADC_CDR0.access=memorymapped
AT91C_ADC_CDR0.address=0xFFFD8030
AT91C_ADC_CDR0.width=32
AT91C_ADC_CDR0.byteEndian=little
AT91C_ADC_CDR0.permission.write=none
AT91C_ADC_CDR5.name="AT91C_ADC_CDR5"
AT91C_ADC_CDR5.description="ADC Channel Data Register 5"
AT91C_ADC_CDR5.helpkey="ADC Channel Data Register 5"
AT91C_ADC_CDR5.access=memorymapped
AT91C_ADC_CDR5.address=0xFFFD8044
AT91C_ADC_CDR5.width=32
AT91C_ADC_CDR5.byteEndian=little
AT91C_ADC_CDR5.permission.write=none
AT91C_ADC_CHDR.name="AT91C_ADC_CHDR"
AT91C_ADC_CHDR.description="ADC Channel Disable Register"
AT91C_ADC_CHDR.helpkey="ADC Channel Disable Register"
AT91C_ADC_CHDR.access=memorymapped
AT91C_ADC_CHDR.address=0xFFFD8014
AT91C_ADC_CHDR.width=32
AT91C_ADC_CHDR.byteEndian=little
AT91C_ADC_CHDR.type=enum
AT91C_ADC_CHDR.enum.0.name=*** Write only ***
AT91C_ADC_CHDR.enum.1.name=Error
AT91C_ADC_SR.name="AT91C_ADC_SR"
AT91C_ADC_SR.description="ADC Status Register"
AT91C_ADC_SR.helpkey="ADC Status Register"
AT91C_ADC_SR.access=memorymapped
AT91C_ADC_SR.address=0xFFFD801C
AT91C_ADC_SR.width=32
AT91C_ADC_SR.byteEndian=little
AT91C_ADC_SR.permission.write=none
AT91C_ADC_CDR4.name="AT91C_ADC_CDR4"
AT91C_ADC_CDR4.description="ADC Channel Data Register 4"
AT91C_ADC_CDR4.helpkey="ADC Channel Data Register 4"
AT91C_ADC_CDR4.access=memorymapped
AT91C_ADC_CDR4.address=0xFFFD8040
AT91C_ADC_CDR4.width=32
AT91C_ADC_CDR4.byteEndian=little
AT91C_ADC_CDR4.permission.write=none
AT91C_ADC_CDR1.name="AT91C_ADC_CDR1"
AT91C_ADC_CDR1.description="ADC Channel Data Register 1"
AT91C_ADC_CDR1.helpkey="ADC Channel Data Register 1"
AT91C_ADC_CDR1.access=memorymapped
AT91C_ADC_CDR1.address=0xFFFD8034
AT91C_ADC_CDR1.width=32
AT91C_ADC_CDR1.byteEndian=little
AT91C_ADC_CDR1.permission.write=none
AT91C_ADC_LCDR.name="AT91C_ADC_LCDR"
AT91C_ADC_LCDR.description="ADC Last Converted Data Register"
AT91C_ADC_LCDR.helpkey="ADC Last Converted Data Register"
AT91C_ADC_LCDR.access=memorymapped
AT91C_ADC_LCDR.address=0xFFFD8020
AT91C_ADC_LCDR.width=32
AT91C_ADC_LCDR.byteEndian=little
AT91C_ADC_LCDR.permission.write=none
AT91C_ADC_IDR.name="AT91C_ADC_IDR"
AT91C_ADC_IDR.description="ADC Interrupt Disable Register"
AT91C_ADC_IDR.helpkey="ADC Interrupt Disable Register"
AT91C_ADC_IDR.access=memorymapped
AT91C_ADC_IDR.address=0xFFFD8028
AT91C_ADC_IDR.width=32
AT91C_ADC_IDR.byteEndian=little
AT91C_ADC_IDR.type=enum
AT91C_ADC_IDR.enum.0.name=*** Write only ***
AT91C_ADC_IDR.enum.1.name=Error
AT91C_ADC_CR.name="AT91C_ADC_CR"
AT91C_ADC_CR.description="ADC Control Register"
AT91C_ADC_CR.helpkey="ADC Control Register"
AT91C_ADC_CR.access=memorymapped
AT91C_ADC_CR.address=0xFFFD8000
AT91C_ADC_CR.width=32
AT91C_ADC_CR.byteEndian=little
AT91C_ADC_CR.type=enum
AT91C_ADC_CR.enum.0.name=*** Write only ***
AT91C_ADC_CR.enum.1.name=Error
AT91C_ADC_CDR7.name="AT91C_ADC_CDR7"
AT91C_ADC_CDR7.description="ADC Channel Data Register 7"
AT91C_ADC_CDR7.helpkey="ADC Channel Data Register 7"
AT91C_ADC_CDR7.access=memorymapped
AT91C_ADC_CDR7.address=0xFFFD804C
AT91C_ADC_CDR7.width=32
AT91C_ADC_CDR7.byteEndian=little
AT91C_ADC_CDR7.permission.write=none
AT91C_ADC_CDR6.name="AT91C_ADC_CDR6"
AT91C_ADC_CDR6.description="ADC Channel Data Register 6"
AT91C_ADC_CDR6.helpkey="ADC Channel Data Register 6"
AT91C_ADC_CDR6.access=memorymapped
AT91C_ADC_CDR6.address=0xFFFD8048
AT91C_ADC_CDR6.width=32
AT91C_ADC_CDR6.byteEndian=little
AT91C_ADC_CDR6.permission.write=none
AT91C_ADC_IER.name="AT91C_ADC_IER"
AT91C_ADC_IER.description="ADC Interrupt Enable Register"
AT91C_ADC_IER.helpkey="ADC Interrupt Enable Register"
AT91C_ADC_IER.access=memorymapped
AT91C_ADC_IER.address=0xFFFD8024
AT91C_ADC_IER.width=32
AT91C_ADC_IER.byteEndian=little
AT91C_ADC_IER.type=enum
AT91C_ADC_IER.enum.0.name=*** Write only ***
AT91C_ADC_IER.enum.1.name=Error
AT91C_ADC_CHER.name="AT91C_ADC_CHER"
AT91C_ADC_CHER.description="ADC Channel Enable Register"
AT91C_ADC_CHER.helpkey="ADC Channel Enable Register"
AT91C_ADC_CHER.access=memorymapped
AT91C_ADC_CHER.address=0xFFFD8010
AT91C_ADC_CHER.width=32
AT91C_ADC_CHER.byteEndian=little
AT91C_ADC_CHER.type=enum
AT91C_ADC_CHER.enum.0.name=*** Write only ***
AT91C_ADC_CHER.enum.1.name=Error
AT91C_ADC_CHSR.name="AT91C_ADC_CHSR"
AT91C_ADC_CHSR.description="ADC Channel Status Register"
AT91C_ADC_CHSR.helpkey="ADC Channel Status Register"
AT91C_ADC_CHSR.access=memorymapped
AT91C_ADC_CHSR.address=0xFFFD8018
AT91C_ADC_CHSR.width=32
AT91C_ADC_CHSR.byteEndian=little
AT91C_ADC_CHSR.permission.write=none
AT91C_ADC_MR.name="AT91C_ADC_MR"
AT91C_ADC_MR.description="ADC Mode Register"
AT91C_ADC_MR.helpkey="ADC Mode Register"
AT91C_ADC_MR.access=memorymapped
AT91C_ADC_MR.address=0xFFFD8004
AT91C_ADC_MR.width=32
AT91C_ADC_MR.byteEndian=little
AT91C_ADC_IMR.name="AT91C_ADC_IMR"
AT91C_ADC_IMR.description="ADC Interrupt Mask Register"
AT91C_ADC_IMR.helpkey="ADC Interrupt Mask Register"
AT91C_ADC_IMR.access=memorymapped
AT91C_ADC_IMR.address=0xFFFD802C
AT91C_ADC_IMR.width=32
AT91C_ADC_IMR.byteEndian=little
AT91C_ADC_IMR.permission.write=none
# ========== Register definition for PDC_SSC peripheral ========== 
AT91C_SSC_TNCR.name="AT91C_SSC_TNCR"
AT91C_SSC_TNCR.description="Transmit Next Counter Register"
AT91C_SSC_TNCR.helpkey="Transmit Next Counter Register"
AT91C_SSC_TNCR.access=memorymapped
AT91C_SSC_TNCR.address=0xFFFD411C
AT91C_SSC_TNCR.width=32
AT91C_SSC_TNCR.byteEndian=little
AT91C_SSC_RPR.name="AT91C_SSC_RPR"
AT91C_SSC_RPR.description="Receive Pointer Register"
AT91C_SSC_RPR.helpkey="Receive Pointer Register"
AT91C_SSC_RPR.access=memorymapped
AT91C_SSC_RPR.address=0xFFFD4100
AT91C_SSC_RPR.width=32
AT91C_SSC_RPR.byteEndian=little
AT91C_SSC_RNCR.name="AT91C_SSC_RNCR"
AT91C_SSC_RNCR.description="Receive Next Counter Register"
AT91C_SSC_RNCR.helpkey="Receive Next Counter Register"
AT91C_SSC_RNCR.access=memorymapped
AT91C_SSC_RNCR.address=0xFFFD4114
AT91C_SSC_RNCR.width=32
AT91C_SSC_RNCR.byteEndian=little
AT91C_SSC_TPR.name="AT91C_SSC_TPR"
AT91C_SSC_TPR.description="Transmit Pointer Register"
AT91C_SSC_TPR.helpkey="Transmit Pointer Register"
AT91C_SSC_TPR.access=memorymapped
AT91C_SSC_TPR.address=0xFFFD4108
AT91C_SSC_TPR.width=32
AT91C_SSC_TPR.byteEndian=little
AT91C_SSC_PTCR.name="AT91C_SSC_PTCR"
AT91C_SSC_PTCR.description="PDC Transfer Control Register"
AT91C_SSC_PTCR.helpkey="PDC Transfer Control Register"
AT91C_SSC_PTCR.access=memorymapped
AT91C_SSC_PTCR.address=0xFFFD4120
AT91C_SSC_PTCR.width=32
AT91C_SSC_PTCR.byteEndian=little
AT91C_SSC_PTCR.type=enum
AT91C_SSC_PTCR.enum.0.name=*** Write only ***
AT91C_SSC_PTCR.enum.1.name=Error
AT91C_SSC_TCR.name="AT91C_SSC_TCR"
AT91C_SSC_TCR.description="Transmit Counter Register"
AT91C_SSC_TCR.helpkey="Transmit Counter Register"
AT91C_SSC_TCR.access=memorymapped
AT91C_SSC_TCR.address=0xFFFD410C
AT91C_SSC_TCR.width=32
AT91C_SSC_TCR.byteEndian=little
AT91C_SSC_RCR.name="AT91C_SSC_RCR"
AT91C_SSC_RCR.description="Receive Counter Register"
AT91C_SSC_RCR.helpkey="Receive Counter Register"
AT91C_SSC_RCR.access=memorymapped
AT91C_SSC_RCR.address=0xFFFD4104
AT91C_SSC_RCR.width=32
AT91C_SSC_RCR.byteEndian=little
AT91C_SSC_RNPR.name="AT91C_SSC_RNPR"
AT91C_SSC_RNPR.description="Receive Next Pointer Register"
AT91C_SSC_RNPR.helpkey="Receive Next Pointer Register"
AT91C_SSC_RNPR.access=memorymapped
AT91C_SSC_RNPR.address=0xFFFD4110
AT91C_SSC_RNPR.width=32
AT91C_SSC_RNPR.byteEndian=little
AT91C_SSC_TNPR.name="AT91C_SSC_TNPR"
AT91C_SSC_TNPR.description="Transmit Next Pointer Register"
AT91C_SSC_TNPR.helpkey="Transmit Next Pointer Register"
AT91C_SSC_TNPR.access=memorymapped
AT91C_SSC_TNPR.address=0xFFFD4118
AT91C_SSC_TNPR.width=32
AT91C_SSC_TNPR.byteEndian=little
AT91C_SSC_PTSR.name="AT91C_SSC_PTSR"
AT91C_SSC_PTSR.description="PDC Transfer Status Register"
AT91C_SSC_PTSR.helpkey="PDC Transfer Status Register"
AT91C_SSC_PTSR.access=memorymapped
AT91C_SSC_PTSR.address=0xFFFD4124
AT91C_SSC_PTSR.width=32
AT91C_SSC_PTSR.byteEndian=little
AT91C_SSC_PTSR.permission.write=none
# ========== Register definition for SSC peripheral ========== 
AT91C_SSC_RHR.name="AT91C_SSC_RHR"
AT91C_SSC_RHR.description="Receive Holding Register"
AT91C_SSC_RHR.helpkey="Receive Holding Register"
AT91C_SSC_RHR.access=memorymapped
AT91C_SSC_RHR.address=0xFFFD4020
AT91C_SSC_RHR.width=32
AT91C_SSC_RHR.byteEndian=little
AT91C_SSC_RHR.permission.write=none
AT91C_SSC_RSHR.name="AT91C_SSC_RSHR"
AT91C_SSC_RSHR.description="Receive Sync Holding Register"
AT91C_SSC_RSHR.helpkey="Receive Sync Holding Register"
AT91C_SSC_RSHR.access=memorymapped
AT91C_SSC_RSHR.address=0xFFFD4030
AT91C_SSC_RSHR.width=32
AT91C_SSC_RSHR.byteEndian=little
AT91C_SSC_RSHR.permission.write=none
AT91C_SSC_TFMR.name="AT91C_SSC_TFMR"
AT91C_SSC_TFMR.description="Transmit Frame Mode Register"
AT91C_SSC_TFMR.helpkey="Transmit Frame Mode Register"
AT91C_SSC_TFMR.access=memorymapped
AT91C_SSC_TFMR.address=0xFFFD401C
AT91C_SSC_TFMR.width=32
AT91C_SSC_TFMR.byteEndian=little
AT91C_SSC_IDR.name="AT91C_SSC_IDR"
AT91C_SSC_IDR.description="Interrupt Disable Register"
AT91C_SSC_IDR.helpkey="Interrupt Disable Register"
AT91C_SSC_IDR.access=memorymapped
AT91C_SSC_IDR.address=0xFFFD4048
AT91C_SSC_IDR.width=32
AT91C_SSC_IDR.byteEndian=little
AT91C_SSC_IDR.type=enum
AT91C_SSC_IDR.enum.0.name=*** Write only ***
AT91C_SSC_IDR.enum.1.name=Error
AT91C_SSC_THR.name="AT91C_SSC_THR"
AT91C_SSC_THR.description="Transmit Holding Register"
AT91C_SSC_THR.helpkey="Transmit Holding Register"
AT91C_SSC_THR.access=memorymapped
AT91C_SSC_THR.address=0xFFFD4024
AT91C_SSC_THR.width=32
AT91C_SSC_THR.byteEndian=little
AT91C_SSC_THR.type=enum
AT91C_SSC_THR.enum.0.name=*** Write only ***
AT91C_SSC_THR.enum.1.name=Error
AT91C_SSC_RCMR.name="AT91C_SSC_RCMR"
AT91C_SSC_RCMR.description="Receive Clock ModeRegister"
AT91C_SSC_RCMR.helpkey="Receive Clock ModeRegister"
AT91C_SSC_RCMR.access=memorymapped
AT91C_SSC_RCMR.address=0xFFFD4010
AT91C_SSC_RCMR.width=32
AT91C_SSC_RCMR.byteEndian=little
AT91C_SSC_IER.name="AT91C_SSC_IER"
AT91C_SSC_IER.description="Interrupt Enable Register"
AT91C_SSC_IER.helpkey="Interrupt Enable Register"
AT91C_SSC_IER.access=memorymapped
AT91C_SSC_IER.address=0xFFFD4044
AT91C_SSC_IER.width=32
AT91C_SSC_IER.byteEndian=little
AT91C_SSC_IER.type=enum
AT91C_SSC_IER.enum.0.name=*** Write only ***
AT91C_SSC_IER.enum.1.name=Error
AT91C_SSC_TSHR.name="AT91C_SSC_TSHR"
AT91C_SSC_TSHR.description="Transmit Sync Holding Register"
AT91C_SSC_TSHR.helpkey="Transmit Sync Holding Register"
AT91C_SSC_TSHR.access=memorymapped
AT91C_SSC_TSHR.address=0xFFFD4034
AT91C_SSC_TSHR.width=32
AT91C_SSC_TSHR.byteEndian=little
AT91C_SSC_SR.name="AT91C_SSC_SR"
AT91C_SSC_SR.description="Status Register"
AT91C_SSC_SR.helpkey="Status Register"
AT91C_SSC_SR.access=memorymapped
AT91C_SSC_SR.address=0xFFFD4040
AT91C_SSC_SR.width=32
AT91C_SSC_SR.byteEndian=little
AT91C_SSC_SR.permission.write=none
AT91C_SSC_CMR.name="AT91C_SSC_CMR"
AT91C_SSC_CMR.description="Clock Mode Register"
AT91C_SSC_CMR.helpkey="Clock Mode Register"
AT91C_SSC_CMR.access=memorymapped
AT91C_SSC_CMR.address=0xFFFD4004
AT91C_SSC_CMR.width=32
AT91C_SSC_CMR.byteEndian=little
AT91C_SSC_TCMR.name="AT91C_SSC_TCMR"
AT91C_SSC_TCMR.description="Transmit Clock Mode Register"
AT91C_SSC_TCMR.helpkey="Transmit Clock Mode Register"
AT91C_SSC_TCMR.access=memorymapped
AT91C_SSC_TCMR.address=0xFFFD4018
AT91C_SSC_TCMR.width=32
AT91C_SSC_TCMR.byteEndian=little
AT91C_SSC_CR.name="AT91C_SSC_CR"
AT91C_SSC_CR.description="Control Register"
AT91C_SSC_CR.helpkey="Control Register"
AT91C_SSC_CR.access=memorymapped
AT91C_SSC_CR.address=0xFFFD4000
AT91C_SSC_CR.width=32
AT91C_SSC_CR.byteEndian=little
AT91C_SSC_CR.type=enum
AT91C_SSC_CR.enum.0.name=*** Write only ***
AT91C_SSC_CR.enum.1.name=Error
AT91C_SSC_IMR.name="AT91C_SSC_IMR"
AT91C_SSC_IMR.description="Interrupt Mask Register"
AT91C_SSC_IMR.helpkey="Interrupt Mask Register"
AT91C_SSC_IMR.access=memorymapped
AT91C_SSC_IMR.address=0xFFFD404C
AT91C_SSC_IMR.width=32
AT91C_SSC_IMR.byteEndian=little
AT91C_SSC_IMR.permission.write=none
AT91C_SSC_RFMR.name="AT91C_SSC_RFMR"
AT91C_SSC_RFMR.description="Receive Frame Mode Register"
AT91C_SSC_RFMR.helpkey="Receive Frame Mode Register"
AT91C_SSC_RFMR.access=memorymapped
AT91C_SSC_RFMR.address=0xFFFD4014
AT91C_SSC_RFMR.width=32
AT91C_SSC_RFMR.byteEndian=little
# ========== Register definition for PDC_US1 peripheral ========== 
AT91C_US1_RNCR.name="AT91C_US1_RNCR"
AT91C_US1_RNCR.description="Receive Next Counter Register"
AT91C_US1_RNCR.helpkey="Receive Next Counter Register"
AT91C_US1_RNCR.access=memorymapped
AT91C_US1_RNCR.address=0xFFFC4114
AT91C_US1_RNCR.width=32
AT91C_US1_RNCR.byteEndian=little
AT91C_US1_PTCR.name="AT91C_US1_PTCR"
AT91C_US1_PTCR.description="PDC Transfer Control Register"
AT91C_US1_PTCR.helpkey="PDC Transfer Control Register"
AT91C_US1_PTCR.access=memorymapped
AT91C_US1_PTCR.address=0xFFFC4120
AT91C_US1_PTCR.width=32
AT91C_US1_PTCR.byteEndian=little
AT91C_US1_PTCR.type=enum
AT91C_US1_PTCR.enum.0.name=*** Write only ***
AT91C_US1_PTCR.enum.1.name=Error
AT91C_US1_TCR.name="AT91C_US1_TCR"
AT91C_US1_TCR.description="Transmit Counter Register"
AT91C_US1_TCR.helpkey="Transmit Counter Register"
AT91C_US1_TCR.access=memorymapped
AT91C_US1_TCR.address=0xFFFC410C
AT91C_US1_TCR.width=32
AT91C_US1_TCR.byteEndian=little
AT91C_US1_PTSR.name="AT91C_US1_PTSR"
AT91C_US1_PTSR.description="PDC Transfer Status Register"
AT91C_US1_PTSR.helpkey="PDC Transfer Status Register"
AT91C_US1_PTSR.access=memorymapped
AT91C_US1_PTSR.address=0xFFFC4124
AT91C_US1_PTSR.width=32
AT91C_US1_PTSR.byteEndian=little
AT91C_US1_PTSR.permission.write=none
AT91C_US1_TNPR.name="AT91C_US1_TNPR"
AT91C_US1_TNPR.description="Transmit Next Pointer Register"
AT91C_US1_TNPR.helpkey="Transmit Next Pointer Register"
AT91C_US1_TNPR.access=memorymapped
AT91C_US1_TNPR.address=0xFFFC4118
AT91C_US1_TNPR.width=32
AT91C_US1_TNPR.byteEndian=little
AT91C_US1_RCR.name="AT91C_US1_RCR"
AT91C_US1_RCR.description="Receive Counter Register"
AT91C_US1_RCR.helpkey="Receive Counter Register"
AT91C_US1_RCR.access=memorymapped
AT91C_US1_RCR.address=0xFFFC4104
AT91C_US1_RCR.width=32
AT91C_US1_RCR.byteEndian=little
AT91C_US1_RNPR.name="AT91C_US1_RNPR"
AT91C_US1_RNPR.description="Receive Next Pointer Register"
AT91C_US1_RNPR.helpkey="Receive Next Pointer Register"
AT91C_US1_RNPR.access=memorymapped
AT91C_US1_RNPR.address=0xFFFC4110
AT91C_US1_RNPR.width=32
AT91C_US1_RNPR.byteEndian=little
AT91C_US1_RPR.name="AT91C_US1_RPR"
AT91C_US1_RPR.description="Receive Pointer Register"
AT91C_US1_RPR.helpkey="Receive Pointer Register"
AT91C_US1_RPR.access=memorymapped
AT91C_US1_RPR.address=0xFFFC4100
AT91C_US1_RPR.width=32
AT91C_US1_RPR.byteEndian=little
AT91C_US1_TNCR.name="AT91C_US1_TNCR"
AT91C_US1_TNCR.description="Transmit Next Counter Register"
AT91C_US1_TNCR.helpkey="Transmit Next Counter Register"
AT91C_US1_TNCR.access=memorymapped
AT91C_US1_TNCR.address=0xFFFC411C
AT91C_US1_TNCR.width=32
AT91C_US1_TNCR.byteEndian=little
AT91C_US1_TPR.name="AT91C_US1_TPR"
AT91C_US1_TPR.description="Transmit Pointer Register"
AT91C_US1_TPR.helpkey="Transmit Pointer Register"
AT91C_US1_TPR.access=memorymapped
AT91C_US1_TPR.address=0xFFFC4108
AT91C_US1_TPR.width=32
AT91C_US1_TPR.byteEndian=little
# ========== Register definition for US1 peripheral ========== 
AT91C_US1_IF.name="AT91C_US1_IF"
AT91C_US1_IF.description="IRDA_FILTER Register"
AT91C_US1_IF.helpkey="IRDA_FILTER Register"
AT91C_US1_IF.access=memorymapped
AT91C_US1_IF.address=0xFFFC404C
AT91C_US1_IF.width=32
AT91C_US1_IF.byteEndian=little
AT91C_US1_NER.name="AT91C_US1_NER"
AT91C_US1_NER.description="Nb Errors Register"
AT91C_US1_NER.helpkey="Nb Errors Register"
AT91C_US1_NER.access=memorymapped
AT91C_US1_NER.address=0xFFFC4044
AT91C_US1_NER.width=32
AT91C_US1_NER.byteEndian=little
AT91C_US1_NER.permission.write=none
AT91C_US1_RTOR.name="AT91C_US1_RTOR"
AT91C_US1_RTOR.description="Receiver Time-out Register"
AT91C_US1_RTOR.helpkey="Receiver Time-out Register"
AT91C_US1_RTOR.access=memorymapped
AT91C_US1_RTOR.address=0xFFFC4024
AT91C_US1_RTOR.width=32
AT91C_US1_RTOR.byteEndian=little
AT91C_US1_CSR.name="AT91C_US1_CSR"
AT91C_US1_CSR.description="Channel Status Register"
AT91C_US1_CSR.helpkey="Channel Status Register"
AT91C_US1_CSR.access=memorymapped
AT91C_US1_CSR.address=0xFFFC4014
AT91C_US1_CSR.width=32
AT91C_US1_CSR.byteEndian=little
AT91C_US1_CSR.permission.write=none
AT91C_US1_IDR.name="AT91C_US1_IDR"
AT91C_US1_IDR.description="Interrupt Disable Register"
AT91C_US1_IDR.helpkey="Interrupt Disable Register"
AT91C_US1_IDR.access=memorymapped
AT91C_US1_IDR.address=0xFFFC400C
AT91C_US1_IDR.width=32
AT91C_US1_IDR.byteEndian=little
AT91C_US1_IDR.type=enum
AT91C_US1_IDR.enum.0.name=*** Write only ***
AT91C_US1_IDR.enum.1.name=Error
AT91C_US1_IER.name="AT91C_US1_IER"
AT91C_US1_IER.description="Interrupt Enable Register"
AT91C_US1_IER.helpkey="Interrupt Enable Register"
AT91C_US1_IER.access=memorymapped
AT91C_US1_IER.address=0xFFFC4008
AT91C_US1_IER.width=32
AT91C_US1_IER.byteEndian=little
AT91C_US1_IER.type=enum
AT91C_US1_IER.enum.0.name=*** Write only ***
AT91C_US1_IER.enum.1.name=Error
AT91C_US1_THR.name="AT91C_US1_THR"
AT91C_US1_THR.description="Transmitter Holding Register"
AT91C_US1_THR.helpkey="Transmitter Holding Register"
AT91C_US1_THR.access=memorymapped
AT91C_US1_THR.address=0xFFFC401C
AT91C_US1_THR.width=32
AT91C_US1_THR.byteEndian=little
AT91C_US1_THR.type=enum
AT91C_US1_THR.enum.0.name=*** Write only ***
AT91C_US1_THR.enum.1.name=Error
AT91C_US1_TTGR.name="AT91C_US1_TTGR"
AT91C_US1_TTGR.description="Transmitter Time-guard Register"
AT91C_US1_TTGR.helpkey="Transmitter Time-guard Register"
AT91C_US1_TTGR.access=memorymapped
AT91C_US1_TTGR.address=0xFFFC4028
AT91C_US1_TTGR.width=32
AT91C_US1_TTGR.byteEndian=little
AT91C_US1_RHR.name="AT91C_US1_RHR"
AT91C_US1_RHR.description="Receiver Holding Register"
AT91C_US1_RHR.helpkey="Receiver Holding Register"
AT91C_US1_RHR.access=memorymapped
AT91C_US1_RHR.address=0xFFFC4018
AT91C_US1_RHR.width=32
AT91C_US1_RHR.byteEndian=little
AT91C_US1_RHR.permission.write=none
AT91C_US1_BRGR.name="AT91C_US1_BRGR"
AT91C_US1_BRGR.description="Baud Rate Generator Register"
AT91C_US1_BRGR.helpkey="Baud Rate Generator Register"
AT91C_US1_BRGR.access=memorymapped
AT91C_US1_BRGR.address=0xFFFC4020
AT91C_US1_BRGR.width=32
AT91C_US1_BRGR.byteEndian=little
AT91C_US1_IMR.name="AT91C_US1_IMR"
AT91C_US1_IMR.description="Interrupt Mask Register"
AT91C_US1_IMR.helpkey="Interrupt Mask Register"
AT91C_US1_IMR.access=memorymapped
AT91C_US1_IMR.address=0xFFFC4010
AT91C_US1_IMR.width=32
AT91C_US1_IMR.byteEndian=little
AT91C_US1_IMR.permission.write=none
AT91C_US1_FIDI.name="AT91C_US1_FIDI"
AT91C_US1_FIDI.description="FI_DI_Ratio Register"
AT91C_US1_FIDI.helpkey="FI_DI_Ratio Register"
AT91C_US1_FIDI.access=memorymapped
AT91C_US1_FIDI.address=0xFFFC4040
AT91C_US1_FIDI.width=32
AT91C_US1_FIDI.byteEndian=little
AT91C_US1_CR.name="AT91C_US1_CR"
AT91C_US1_CR.description="Control Register"
AT91C_US1_CR.helpkey="Control Register"
AT91C_US1_CR.access=memorymapped
AT91C_US1_CR.address=0xFFFC4000
AT91C_US1_CR.width=32
AT91C_US1_CR.byteEndian=little
AT91C_US1_CR.type=enum
AT91C_US1_CR.enum.0.name=*** Write only ***
AT91C_US1_CR.enum.1.name=Error
AT91C_US1_MR.name="AT91C_US1_MR"
AT91C_US1_MR.description="Mode Register"
AT91C_US1_MR.helpkey="Mode Register"
AT91C_US1_MR.access=memorymapped
AT91C_US1_MR.address=0xFFFC4004
AT91C_US1_MR.width=32
AT91C_US1_MR.byteEndian=little
# ========== Register definition for PDC_US0 peripheral ========== 
AT91C_US0_TNPR.name="AT91C_US0_TNPR"
AT91C_US0_TNPR.description="Transmit Next Pointer Register"
AT91C_US0_TNPR.helpkey="Transmit Next Pointer Register"
AT91C_US0_TNPR.access=memorymapped
AT91C_US0_TNPR.address=0xFFFC0118
AT91C_US0_TNPR.width=32
AT91C_US0_TNPR.byteEndian=little
AT91C_US0_RNPR.name="AT91C_US0_RNPR"
AT91C_US0_RNPR.description="Receive Next Pointer Register"
AT91C_US0_RNPR.helpkey="Receive Next Pointer Register"
AT91C_US0_RNPR.access=memorymapped
AT91C_US0_RNPR.address=0xFFFC0110
AT91C_US0_RNPR.width=32
AT91C_US0_RNPR.byteEndian=little
AT91C_US0_TCR.name="AT91C_US0_TCR"
AT91C_US0_TCR.description="Transmit Counter Register"
AT91C_US0_TCR.helpkey="Transmit Counter Register"
AT91C_US0_TCR.access=memorymapped
AT91C_US0_TCR.address=0xFFFC010C
AT91C_US0_TCR.width=32
AT91C_US0_TCR.byteEndian=little
AT91C_US0_PTCR.name="AT91C_US0_PTCR"
AT91C_US0_PTCR.description="PDC Transfer Control Register"
AT91C_US0_PTCR.helpkey="PDC Transfer Control Register"
AT91C_US0_PTCR.access=memorymapped
AT91C_US0_PTCR.address=0xFFFC0120
AT91C_US0_PTCR.width=32
AT91C_US0_PTCR.byteEndian=little
AT91C_US0_PTCR.type=enum
AT91C_US0_PTCR.enum.0.name=*** Write only ***
AT91C_US0_PTCR.enum.1.name=Error
AT91C_US0_PTSR.name="AT91C_US0_PTSR"
AT91C_US0_PTSR.description="PDC Transfer Status Register"
AT91C_US0_PTSR.helpkey="PDC Transfer Status Register"
AT91C_US0_PTSR.access=memorymapped
AT91C_US0_PTSR.address=0xFFFC0124
AT91C_US0_PTSR.width=32
AT91C_US0_PTSR.byteEndian=little
AT91C_US0_PTSR.permission.write=none
AT91C_US0_TNCR.name="AT91C_US0_TNCR"
AT91C_US0_TNCR.description="Transmit Next Counter Register"
AT91C_US0_TNCR.helpkey="Transmit Next Counter Register"
AT91C_US0_TNCR.access=memorymapped
AT91C_US0_TNCR.address=0xFFFC011C
AT91C_US0_TNCR.width=32
AT91C_US0_TNCR.byteEndian=little
AT91C_US0_TPR.name="AT91C_US0_TPR"
AT91C_US0_TPR.description="Transmit Pointer Register"
AT91C_US0_TPR.helpkey="Transmit Pointer Register"
AT91C_US0_TPR.access=memorymapped
AT91C_US0_TPR.address=0xFFFC0108
AT91C_US0_TPR.width=32
AT91C_US0_TPR.byteEndian=little
AT91C_US0_RCR.name="AT91C_US0_RCR"
AT91C_US0_RCR.description="Receive Counter Register"
AT91C_US0_RCR.helpkey="Receive Counter Register"
AT91C_US0_RCR.access=memorymapped
AT91C_US0_RCR.address=0xFFFC0104
AT91C_US0_RCR.width=32
AT91C_US0_RCR.byteEndian=little
AT91C_US0_RPR.name="AT91C_US0_RPR"
AT91C_US0_RPR.description="Receive Pointer Register"
AT91C_US0_RPR.helpkey="Receive Pointer Register"
AT91C_US0_RPR.access=memorymapped
AT91C_US0_RPR.address=0xFFFC0100
AT91C_US0_RPR.width=32
AT91C_US0_RPR.byteEndian=little
AT91C_US0_RNCR.name="AT91C_US0_RNCR"
AT91C_US0_RNCR.description="Receive Next Counter Register"
AT91C_US0_RNCR.helpkey="Receive Next Counter Register"
AT91C_US0_RNCR.access=memorymapped
AT91C_US0_RNCR.address=0xFFFC0114
AT91C_US0_RNCR.width=32
AT91C_US0_RNCR.byteEndian=little
# ========== Register definition for US0 peripheral ========== 
AT91C_US0_BRGR.name="AT91C_US0_BRGR"
AT91C_US0_BRGR.description="Baud Rate Generator Register"
AT91C_US0_BRGR.helpkey="Baud Rate Generator Register"
AT91C_US0_BRGR.access=memorymapped
AT91C_US0_BRGR.address=0xFFFC0020
AT91C_US0_BRGR.width=32
AT91C_US0_BRGR.byteEndian=little
AT91C_US0_NER.name="AT91C_US0_NER"
AT91C_US0_NER.description="Nb Errors Register"
AT91C_US0_NER.helpkey="Nb Errors Register"
AT91C_US0_NER.access=memorymapped
AT91C_US0_NER.address=0xFFFC0044
AT91C_US0_NER.width=32
AT91C_US0_NER.byteEndian=little
AT91C_US0_NER.permission.write=none
AT91C_US0_CR.name="AT91C_US0_CR"
AT91C_US0_CR.description="Control Register"
AT91C_US0_CR.helpkey="Control Register"
AT91C_US0_CR.access=memorymapped
AT91C_US0_CR.address=0xFFFC0000
AT91C_US0_CR.width=32
AT91C_US0_CR.byteEndian=little
AT91C_US0_CR.type=enum
AT91C_US0_CR.enum.0.name=*** Write only ***
AT91C_US0_CR.enum.1.name=Error
AT91C_US0_IMR.name="AT91C_US0_IMR"
AT91C_US0_IMR.description="Interrupt Mask Register"
AT91C_US0_IMR.helpkey="Interrupt Mask Register"
AT91C_US0_IMR.access=memorymapped
AT91C_US0_IMR.address=0xFFFC0010
AT91C_US0_IMR.width=32
AT91C_US0_IMR.byteEndian=little
AT91C_US0_IMR.permission.write=none
AT91C_US0_FIDI.name="AT91C_US0_FIDI"
AT91C_US0_FIDI.description="FI_DI_Ratio Register"
AT91C_US0_FIDI.helpkey="FI_DI_Ratio Register"
AT91C_US0_FIDI.access=memorymapped
AT91C_US0_FIDI.address=0xFFFC0040
AT91C_US0_FIDI.width=32
AT91C_US0_FIDI.byteEndian=little
AT91C_US0_TTGR.name="AT91C_US0_TTGR"
AT91C_US0_TTGR.description="Transmitter Time-guard Register"
AT91C_US0_TTGR.helpkey="Transmitter Time-guard Register"
AT91C_US0_TTGR.access=memorymapped
AT91C_US0_TTGR.address=0xFFFC0028
AT91C_US0_TTGR.width=32
AT91C_US0_TTGR.byteEndian=little
AT91C_US0_MR.name="AT91C_US0_MR"
AT91C_US0_MR.description="Mode Register"
AT91C_US0_MR.helpkey="Mode Register"
AT91C_US0_MR.access=memorymapped
AT91C_US0_MR.address=0xFFFC0004
AT91C_US0_MR.width=32
AT91C_US0_MR.byteEndian=little
AT91C_US0_RTOR.name="AT91C_US0_RTOR"
AT91C_US0_RTOR.description="Receiver Time-out Register"
AT91C_US0_RTOR.helpkey="Receiver Time-out Register"
AT91C_US0_RTOR.access=memorymapped
AT91C_US0_RTOR.address=0xFFFC0024
AT91C_US0_RTOR.width=32
AT91C_US0_RTOR.byteEndian=little
AT91C_US0_CSR.name="AT91C_US0_CSR"
AT91C_US0_CSR.description="Channel Status Register"
AT91C_US0_CSR.helpkey="Channel Status Register"
AT91C_US0_CSR.access=memorymapped
AT91C_US0_CSR.address=0xFFFC0014
AT91C_US0_CSR.width=32
AT91C_US0_CSR.byteEndian=little
AT91C_US0_CSR.permission.write=none
AT91C_US0_RHR.name="AT91C_US0_RHR"
AT91C_US0_RHR.description="Receiver Holding Register"
AT91C_US0_RHR.helpkey="Receiver Holding Register"
AT91C_US0_RHR.access=memorymapped
AT91C_US0_RHR.address=0xFFFC0018
AT91C_US0_RHR.width=32
AT91C_US0_RHR.byteEndian=little
AT91C_US0_RHR.permission.write=none
AT91C_US0_IDR.name="AT91C_US0_IDR"
AT91C_US0_IDR.description="Interrupt Disable Register"
AT91C_US0_IDR.helpkey="Interrupt Disable Register"
AT91C_US0_IDR.access=memorymapped
AT91C_US0_IDR.address=0xFFFC000C
AT91C_US0_IDR.width=32
AT91C_US0_IDR.byteEndian=little
AT91C_US0_IDR.type=enum
AT91C_US0_IDR.enum.0.name=*** Write only ***
AT91C_US0_IDR.enum.1.name=Error
AT91C_US0_THR.name="AT91C_US0_THR"
AT91C_US0_THR.description="Transmitter Holding Register"
AT91C_US0_THR.helpkey="Transmitter Holding Register"
AT91C_US0_THR.access=memorymapped
AT91C_US0_THR.address=0xFFFC001C
AT91C_US0_THR.width=32
AT91C_US0_THR.byteEndian=little
AT91C_US0_THR.type=enum
AT91C_US0_THR.enum.0.name=*** Write only ***
AT91C_US0_THR.enum.1.name=Error
AT91C_US0_IF.name="AT91C_US0_IF"
AT91C_US0_IF.description="IRDA_FILTER Register"
AT91C_US0_IF.helpkey="IRDA_FILTER Register"
AT91C_US0_IF.access=memorymapped
AT91C_US0_IF.address=0xFFFC004C
AT91C_US0_IF.width=32
AT91C_US0_IF.byteEndian=little
AT91C_US0_IER.name="AT91C_US0_IER"
AT91C_US0_IER.description="Interrupt Enable Register"
AT91C_US0_IER.helpkey="Interrupt Enable Register"
AT91C_US0_IER.access=memorymapped
AT91C_US0_IER.address=0xFFFC0008
AT91C_US0_IER.width=32
AT91C_US0_IER.byteEndian=little
AT91C_US0_IER.type=enum
AT91C_US0_IER.enum.0.name=*** Write only ***
AT91C_US0_IER.enum.1.name=Error
# ========== Register definition for TWI peripheral ========== 
AT91C_TWI_IER.name="AT91C_TWI_IER"
AT91C_TWI_IER.description="Interrupt Enable Register"
AT91C_TWI_IER.helpkey="Interrupt Enable Register"
AT91C_TWI_IER.access=memorymapped
AT91C_TWI_IER.address=0xFFFB8024
AT91C_TWI_IER.width=32
AT91C_TWI_IER.byteEndian=little
AT91C_TWI_IER.type=enum
AT91C_TWI_IER.enum.0.name=*** Write only ***
AT91C_TWI_IER.enum.1.name=Error
AT91C_TWI_CR.name="AT91C_TWI_CR"
AT91C_TWI_CR.description="Control Register"
AT91C_TWI_CR.helpkey="Control Register"
AT91C_TWI_CR.access=memorymapped
AT91C_TWI_CR.address=0xFFFB8000
AT91C_TWI_CR.width=32
AT91C_TWI_CR.byteEndian=little
AT91C_TWI_CR.type=enum
AT91C_TWI_CR.enum.0.name=*** Write only ***
AT91C_TWI_CR.enum.1.name=Error
AT91C_TWI_SR.name="AT91C_TWI_SR"
AT91C_TWI_SR.description="Status Register"
AT91C_TWI_SR.helpkey="Status Register"
AT91C_TWI_SR.access=memorymapped
AT91C_TWI_SR.address=0xFFFB8020
AT91C_TWI_SR.width=32
AT91C_TWI_SR.byteEndian=little
AT91C_TWI_SR.permission.write=none
AT91C_TWI_IMR.name="AT91C_TWI_IMR"
AT91C_TWI_IMR.description="Interrupt Mask Register"
AT91C_TWI_IMR.helpkey="Interrupt Mask Register"
AT91C_TWI_IMR.access=memorymapped
AT91C_TWI_IMR.address=0xFFFB802C
AT91C_TWI_IMR.width=32
AT91C_TWI_IMR.byteEndian=little
AT91C_TWI_IMR.permission.write=none
AT91C_TWI_THR.name="AT91C_TWI_THR"
AT91C_TWI_THR.description="Transmit Holding Register"
AT91C_TWI_THR.helpkey="Transmit Holding Register"
AT91C_TWI_THR.access=memorymapped
AT91C_TWI_THR.address=0xFFFB8034
AT91C_TWI_THR.width=32
AT91C_TWI_THR.byteEndian=little
AT91C_TWI_THR.type=enum
AT91C_TWI_THR.enum.0.name=*** Write only ***
AT91C_TWI_THR.enum.1.name=Error
AT91C_TWI_IDR.name="AT91C_TWI_IDR"
AT91C_TWI_IDR.description="Interrupt Disable Register"
AT91C_TWI_IDR.helpkey="Interrupt Disable Register"
AT91C_TWI_IDR.access=memorymapped
AT91C_TWI_IDR.address=0xFFFB8028
AT91C_TWI_IDR.width=32
AT91C_TWI_IDR.byteEndian=little
AT91C_TWI_IDR.type=enum
AT91C_TWI_IDR.enum.0.name=*** Write only ***
AT91C_TWI_IDR.enum.1.name=Error
AT91C_TWI_IADR.name="AT91C_TWI_IADR"
AT91C_TWI_IADR.description="Internal Address Register"
AT91C_TWI_IADR.helpkey="Internal Address Register"
AT91C_TWI_IADR.access=memorymapped
AT91C_TWI_IADR.address=0xFFFB800C
AT91C_TWI_IADR.width=32
AT91C_TWI_IADR.byteEndian=little
AT91C_TWI_MMR.name="AT91C_TWI_MMR"
AT91C_TWI_MMR.description="Master Mode Register"
AT91C_TWI_MMR.helpkey="Master Mode Register"
AT91C_TWI_MMR.access=memorymapped
AT91C_TWI_MMR.address=0xFFFB8004
AT91C_TWI_MMR.width=32
AT91C_TWI_MMR.byteEndian=little
AT91C_TWI_CWGR.name="AT91C_TWI_CWGR"
AT91C_TWI_CWGR.description="Clock Waveform Generator Register"
AT91C_TWI_CWGR.helpkey="Clock Waveform Generator Register"
AT91C_TWI_CWGR.access=memorymapped
AT91C_TWI_CWGR.address=0xFFFB8010
AT91C_TWI_CWGR.width=32
AT91C_TWI_CWGR.byteEndian=little
AT91C_TWI_RHR.name="AT91C_TWI_RHR"
AT91C_TWI_RHR.description="Receive Holding Register"
AT91C_TWI_RHR.helpkey="Receive Holding Register"
AT91C_TWI_RHR.access=memorymapped
AT91C_TWI_RHR.address=0xFFFB8030
AT91C_TWI_RHR.width=32
AT91C_TWI_RHR.byteEndian=little
AT91C_TWI_RHR.permission.write=none
# ========== Register definition for TC0 peripheral ========== 
AT91C_TC0_SR.name="AT91C_TC0_SR"
AT91C_TC0_SR.description="Status Register"
AT91C_TC0_SR.helpkey="Status Register"
AT91C_TC0_SR.access=memorymapped
AT91C_TC0_SR.address=0xFFFA0020
AT91C_TC0_SR.width=32
AT91C_TC0_SR.byteEndian=little
AT91C_TC0_SR.permission.write=none
AT91C_TC0_RC.name="AT91C_TC0_RC"
AT91C_TC0_RC.description="Register C"
AT91C_TC0_RC.helpkey="Register C"
AT91C_TC0_RC.access=memorymapped
AT91C_TC0_RC.address=0xFFFA001C
AT91C_TC0_RC.width=32
AT91C_TC0_RC.byteEndian=little
AT91C_TC0_RB.name="AT91C_TC0_RB"
AT91C_TC0_RB.description="Register B"
AT91C_TC0_RB.helpkey="Register B"
AT91C_TC0_RB.access=memorymapped
AT91C_TC0_RB.address=0xFFFA0018
AT91C_TC0_RB.width=32
AT91C_TC0_RB.byteEndian=little
AT91C_TC0_CCR.name="AT91C_TC0_CCR"
AT91C_TC0_CCR.description="Channel Control Register"
AT91C_TC0_CCR.helpkey="Channel Control Register"
AT91C_TC0_CCR.access=memorymapped
AT91C_TC0_CCR.address=0xFFFA0000
AT91C_TC0_CCR.width=32
AT91C_TC0_CCR.byteEndian=little
AT91C_TC0_CCR.type=enum
AT91C_TC0_CCR.enum.0.name=*** Write only ***
AT91C_TC0_CCR.enum.1.name=Error
AT91C_TC0_CMR.name="AT91C_TC0_CMR"
AT91C_TC0_CMR.description="Channel Mode Register (Capture Mode / Waveform Mode)"
AT91C_TC0_CMR.helpkey="Channel Mode Register (Capture Mode / Waveform Mode)"
AT91C_TC0_CMR.access=memorymapped
AT91C_TC0_CMR.address=0xFFFA0004
AT91C_TC0_CMR.width=32
AT91C_TC0_CMR.byteEndian=little
AT91C_TC0_IER.name="AT91C_TC0_IER"
AT91C_TC0_IER.description="Interrupt Enable Register"
AT91C_TC0_IER.helpkey="Interrupt Enable Register"
AT91C_TC0_IER.access=memorymapped
AT91C_TC0_IER.address=0xFFFA0024
AT91C_TC0_IER.width=32
AT91C_TC0_IER.byteEndian=little
AT91C_TC0_IER.type=enum
AT91C_TC0_IER.enum.0.name=*** Write only ***
AT91C_TC0_IER.enum.1.name=Error
AT91C_TC0_RA.name="AT91C_TC0_RA"
AT91C_TC0_RA.description="Register A"
AT91C_TC0_RA.helpkey="Register A"
AT91C_TC0_RA.access=memorymapped
AT91C_TC0_RA.address=0xFFFA0014
AT91C_TC0_RA.width=32
AT91C_TC0_RA.byteEndian=little
AT91C_TC0_IDR.name="AT91C_TC0_IDR"
AT91C_TC0_IDR.description="Interrupt Disable Register"
AT91C_TC0_IDR.helpkey="Interrupt Disable Register"
AT91C_TC0_IDR.access=memorymapped
AT91C_TC0_IDR.address=0xFFFA0028
AT91C_TC0_IDR.width=32
AT91C_TC0_IDR.byteEndian=little
AT91C_TC0_IDR.type=enum
AT91C_TC0_IDR.enum.0.name=*** Write only ***
AT91C_TC0_IDR.enum.1.name=Error
AT91C_TC0_CV.name="AT91C_TC0_CV"
AT91C_TC0_CV.description="Counter Value"
AT91C_TC0_CV.helpkey="Counter Value"
AT91C_TC0_CV.access=memorymapped
AT91C_TC0_CV.address=0xFFFA0010
AT91C_TC0_CV.width=32
AT91C_TC0_CV.byteEndian=little
AT91C_TC0_IMR.name="AT91C_TC0_IMR"
AT91C_TC0_IMR.description="Interrupt Mask Register"
AT91C_TC0_IMR.helpkey="Interrupt Mask Register"
AT91C_TC0_IMR.access=memorymapped
AT91C_TC0_IMR.address=0xFFFA002C
AT91C_TC0_IMR.width=32
AT91C_TC0_IMR.byteEndian=little
AT91C_TC0_IMR.permission.write=none
# ========== Register definition for TC1 peripheral ========== 
AT91C_TC1_RB.name="AT91C_TC1_RB"
AT91C_TC1_RB.description="Register B"
AT91C_TC1_RB.helpkey="Register B"
AT91C_TC1_RB.access=memorymapped
AT91C_TC1_RB.address=0xFFFA0058
AT91C_TC1_RB.width=32
AT91C_TC1_RB.byteEndian=little
AT91C_TC1_CCR.name="AT91C_TC1_CCR"
AT91C_TC1_CCR.description="Channel Control Register"
AT91C_TC1_CCR.helpkey="Channel Control Register"
AT91C_TC1_CCR.access=memorymapped
AT91C_TC1_CCR.address=0xFFFA0040
AT91C_TC1_CCR.width=32
AT91C_TC1_CCR.byteEndian=little
AT91C_TC1_CCR.type=enum
AT91C_TC1_CCR.enum.0.name=*** Write only ***
AT91C_TC1_CCR.enum.1.name=Error
AT91C_TC1_IER.name="AT91C_TC1_IER"
AT91C_TC1_IER.description="Interrupt Enable Register"
AT91C_TC1_IER.helpkey="Interrupt Enable Register"
AT91C_TC1_IER.access=memorymapped
AT91C_TC1_IER.address=0xFFFA0064
AT91C_TC1_IER.width=32
AT91C_TC1_IER.byteEndian=little
AT91C_TC1_IER.type=enum
AT91C_TC1_IER.enum.0.name=*** Write only ***
AT91C_TC1_IER.enum.1.name=Error
AT91C_TC1_IDR.name="AT91C_TC1_IDR"
AT91C_TC1_IDR.description="Interrupt Disable Register"
AT91C_TC1_IDR.helpkey="Interrupt Disable Register"
AT91C_TC1_IDR.access=memorymapped
AT91C_TC1_IDR.address=0xFFFA0068
AT91C_TC1_IDR.width=32
AT91C_TC1_IDR.byteEndian=little
AT91C_TC1_IDR.type=enum
AT91C_TC1_IDR.enum.0.name=*** Write only ***
AT91C_TC1_IDR.enum.1.name=Error
AT91C_TC1_SR.name="AT91C_TC1_SR"
AT91C_TC1_SR.description="Status Register"
AT91C_TC1_SR.helpkey="Status Register"
AT91C_TC1_SR.access=memorymapped
AT91C_TC1_SR.address=0xFFFA0060
AT91C_TC1_SR.width=32
AT91C_TC1_SR.byteEndian=little
AT91C_TC1_SR.permission.write=none
AT91C_TC1_CMR.name="AT91C_TC1_CMR"
AT91C_TC1_CMR.description="Channel Mode Register (Capture Mode / Waveform Mode)"
AT91C_TC1_CMR.helpkey="Channel Mode Register (Capture Mode / Waveform Mode)"
AT91C_TC1_CMR.access=memorymapped
AT91C_TC1_CMR.address=0xFFFA0044
AT91C_TC1_CMR.width=32
AT91C_TC1_CMR.byteEndian=little
AT91C_TC1_RA.name="AT91C_TC1_RA"
AT91C_TC1_RA.description="Register A"
AT91C_TC1_RA.helpkey="Register A"
AT91C_TC1_RA.access=memorymapped
AT91C_TC1_RA.address=0xFFFA0054
AT91C_TC1_RA.width=32
AT91C_TC1_RA.byteEndian=little
AT91C_TC1_RC.name="AT91C_TC1_RC"
AT91C_TC1_RC.description="Register C"
AT91C_TC1_RC.helpkey="Register C"
AT91C_TC1_RC.access=memorymapped
AT91C_TC1_RC.address=0xFFFA005C
AT91C_TC1_RC.width=32
AT91C_TC1_RC.byteEndian=little
AT91C_TC1_IMR.name="AT91C_TC1_IMR"
AT91C_TC1_IMR.description="Interrupt Mask Register"
AT91C_TC1_IMR.helpkey="Interrupt Mask Register"
AT91C_TC1_IMR.access=memorymapped
AT91C_TC1_IMR.address=0xFFFA006C
AT91C_TC1_IMR.width=32
AT91C_TC1_IMR.byteEndian=little
AT91C_TC1_IMR.permission.write=none
AT91C_TC1_CV.name="AT91C_TC1_CV"
AT91C_TC1_CV.description="Counter Value"
AT91C_TC1_CV.helpkey="Counter Value"
AT91C_TC1_CV.access=memorymapped
AT91C_TC1_CV.address=0xFFFA0050
AT91C_TC1_CV.width=32
AT91C_TC1_CV.byteEndian=little
# ========== Register definition for TC2 peripheral ========== 
AT91C_TC2_CMR.name="AT91C_TC2_CMR"
AT91C_TC2_CMR.description="Channel Mode Register (Capture Mode / Waveform Mode)"
AT91C_TC2_CMR.helpkey="Channel Mode Register (Capture Mode / Waveform Mode)"
AT91C_TC2_CMR.access=memorymapped
AT91C_TC2_CMR.address=0xFFFA0084
AT91C_TC2_CMR.width=32
AT91C_TC2_CMR.byteEndian=little
AT91C_TC2_CCR.name="AT91C_TC2_CCR"
AT91C_TC2_CCR.description="Channel Control Register"
AT91C_TC2_CCR.helpkey="Channel Control Register"
AT91C_TC2_CCR.access=memorymapped
AT91C_TC2_CCR.address=0xFFFA0080
AT91C_TC2_CCR.width=32
AT91C_TC2_CCR.byteEndian=little
AT91C_TC2_CCR.type=enum
AT91C_TC2_CCR.enum.0.name=*** Write only ***
AT91C_TC2_CCR.enum.1.name=Error
AT91C_TC2_CV.name="AT91C_TC2_CV"
AT91C_TC2_CV.description="Counter Value"
AT91C_TC2_CV.helpkey="Counter Value"
AT91C_TC2_CV.access=memorymapped
AT91C_TC2_CV.address=0xFFFA0090
AT91C_TC2_CV.width=32
AT91C_TC2_CV.byteEndian=little
AT91C_TC2_RA.name="AT91C_TC2_RA"
AT91C_TC2_RA.description="Register A"
AT91C_TC2_RA.helpkey="Register A"
AT91C_TC2_RA.access=memorymapped
AT91C_TC2_RA.address=0xFFFA0094
AT91C_TC2_RA.width=32
AT91C_TC2_RA.byteEndian=little
AT91C_TC2_RB.name="AT91C_TC2_RB"
AT91C_TC2_RB.description="Register B"
AT91C_TC2_RB.helpkey="Register B"
AT91C_TC2_RB.access=memorymapped
AT91C_TC2_RB.address=0xFFFA0098
AT91C_TC2_RB.width=32
AT91C_TC2_RB.byteEndian=little
AT91C_TC2_IDR.name="AT91C_TC2_IDR"
AT91C_TC2_IDR.description="Interrupt Disable Register"
AT91C_TC2_IDR.helpkey="Interrupt Disable Register"
AT91C_TC2_IDR.access=memorymapped
AT91C_TC2_IDR.address=0xFFFA00A8
AT91C_TC2_IDR.width=32
AT91C_TC2_IDR.byteEndian=little
AT91C_TC2_IDR.type=enum
AT91C_TC2_IDR.enum.0.name=*** Write only ***
AT91C_TC2_IDR.enum.1.name=Error
AT91C_TC2_IMR.name="AT91C_TC2_IMR"
AT91C_TC2_IMR.description="Interrupt Mask Register"
AT91C_TC2_IMR.helpkey="Interrupt Mask Register"
AT91C_TC2_IMR.access=memorymapped
AT91C_TC2_IMR.address=0xFFFA00AC
AT91C_TC2_IMR.width=32
AT91C_TC2_IMR.byteEndian=little
AT91C_TC2_IMR.permission.write=none
AT91C_TC2_RC.name="AT91C_TC2_RC"
AT91C_TC2_RC.description="Register C"
AT91C_TC2_RC.helpkey="Register C"
AT91C_TC2_RC.access=memorymapped
AT91C_TC2_RC.address=0xFFFA009C
AT91C_TC2_RC.width=32
AT91C_TC2_RC.byteEndian=little
AT91C_TC2_IER.name="AT91C_TC2_IER"
AT91C_TC2_IER.description="Interrupt Enable Register"
AT91C_TC2_IER.helpkey="Interrupt Enable Register"
AT91C_TC2_IER.access=memorymapped
AT91C_TC2_IER.address=0xFFFA00A4
AT91C_TC2_IER.width=32
AT91C_TC2_IER.byteEndian=little
AT91C_TC2_IER.type=enum
AT91C_TC2_IER.enum.0.name=*** Write only ***
AT91C_TC2_IER.enum.1.name=Error
AT91C_TC2_SR.name="AT91C_TC2_SR"
AT91C_TC2_SR.description="Status Register"
AT91C_TC2_SR.helpkey="Status Register"
AT91C_TC2_SR.access=memorymapped
AT91C_TC2_SR.address=0xFFFA00A0
AT91C_TC2_SR.width=32
AT91C_TC2_SR.byteEndian=little
AT91C_TC2_SR.permission.write=none
# ========== Register definition for TCB peripheral ========== 
AT91C_TCB_BMR.name="AT91C_TCB_BMR"
AT91C_TCB_BMR.description="TC Block Mode Register"
AT91C_TCB_BMR.helpkey="TC Block Mode Register"
AT91C_TCB_BMR.access=memorymapped
AT91C_TCB_BMR.address=0xFFFA00C4
AT91C_TCB_BMR.width=32
AT91C_TCB_BMR.byteEndian=little
AT91C_TCB_BCR.name="AT91C_TCB_BCR"
AT91C_TCB_BCR.description="TC Block Control Register"
AT91C_TCB_BCR.helpkey="TC Block Control Register"
AT91C_TCB_BCR.access=memorymapped
AT91C_TCB_BCR.address=0xFFFA00C0
AT91C_TCB_BCR.width=32
AT91C_TCB_BCR.byteEndian=little
AT91C_TCB_BCR.type=enum
AT91C_TCB_BCR.enum.0.name=*** Write only ***
AT91C_TCB_BCR.enum.1.name=Error
# ========== Register definition for PWMC_CH3 peripheral ========== 
AT91C_PWMC_CH3_CUPDR.name="AT91C_PWMC_CH3_CUPDR"
AT91C_PWMC_CH3_CUPDR.description="Channel Update Register"
AT91C_PWMC_CH3_CUPDR.helpkey="Channel Update Register"
AT91C_PWMC_CH3_CUPDR.access=memorymapped
AT91C_PWMC_CH3_CUPDR.address=0xFFFCC270
AT91C_PWMC_CH3_CUPDR.width=32
AT91C_PWMC_CH3_CUPDR.byteEndian=little
AT91C_PWMC_CH3_CUPDR.type=enum
AT91C_PWMC_CH3_CUPDR.enum.0.name=*** Write only ***
AT91C_PWMC_CH3_CUPDR.enum.1.name=Error
AT91C_PWMC_CH3_Reserved.name="AT91C_PWMC_CH3_Reserved"
AT91C_PWMC_CH3_Reserved.description="Reserved"
AT91C_PWMC_CH3_Reserved.helpkey="Reserved"
AT91C_PWMC_CH3_Reserved.access=memorymapped
AT91C_PWMC_CH3_Reserved.address=0xFFFCC274
AT91C_PWMC_CH3_Reserved.width=32
AT91C_PWMC_CH3_Reserved.byteEndian=little
AT91C_PWMC_CH3_Reserved.type=enum
AT91C_PWMC_CH3_Reserved.enum.0.name=*** Write only ***
AT91C_PWMC_CH3_Reserved.enum.1.name=Error
AT91C_PWMC_CH3_CPRDR.name="AT91C_PWMC_CH3_CPRDR"
AT91C_PWMC_CH3_CPRDR.description="Channel Period Register"
AT91C_PWMC_CH3_CPRDR.helpkey="Channel Period Register"
AT91C_PWMC_CH3_CPRDR.access=memorymapped
AT91C_PWMC_CH3_CPRDR.address=0xFFFCC268
AT91C_PWMC_CH3_CPRDR.width=32
AT91C_PWMC_CH3_CPRDR.byteEndian=little
AT91C_PWMC_CH3_CDTYR.name="AT91C_PWMC_CH3_CDTYR"
AT91C_PWMC_CH3_CDTYR.description="Channel Duty Cycle Register"
AT91C_PWMC_CH3_CDTYR.helpkey="Channel Duty Cycle Register"
AT91C_PWMC_CH3_CDTYR.access=memorymapped
AT91C_PWMC_CH3_CDTYR.address=0xFFFCC264
AT91C_PWMC_CH3_CDTYR.width=32
AT91C_PWMC_CH3_CDTYR.byteEndian=little
AT91C_PWMC_CH3_CCNTR.name="AT91C_PWMC_CH3_CCNTR"
AT91C_PWMC_CH3_CCNTR.description="Channel Counter Register"
AT91C_PWMC_CH3_CCNTR.helpkey="Channel Counter Register"
AT91C_PWMC_CH3_CCNTR.access=memorymapped
AT91C_PWMC_CH3_CCNTR.address=0xFFFCC26C
AT91C_PWMC_CH3_CCNTR.width=32
AT91C_PWMC_CH3_CCNTR.byteEndian=little
AT91C_PWMC_CH3_CCNTR.permission.write=none
AT91C_PWMC_CH3_CMR.name="AT91C_PWMC_CH3_CMR"
AT91C_PWMC_CH3_CMR.description="Channel Mode Register"
AT91C_PWMC_CH3_CMR.helpkey="Channel Mode Register"
AT91C_PWMC_CH3_CMR.access=memorymapped
AT91C_PWMC_CH3_CMR.address=0xFFFCC260
AT91C_PWMC_CH3_CMR.width=32
AT91C_PWMC_CH3_CMR.byteEndian=little
# ========== Register definition for PWMC_CH2 peripheral ========== 
AT91C_PWMC_CH2_Reserved.name="AT91C_PWMC_CH2_Reserved"
AT91C_PWMC_CH2_Reserved.description="Reserved"
AT91C_PWMC_CH2_Reserved.helpkey="Reserved"
AT91C_PWMC_CH2_Reserved.access=memorymapped
AT91C_PWMC_CH2_Reserved.address=0xFFFCC254
AT91C_PWMC_CH2_Reserved.width=32
AT91C_PWMC_CH2_Reserved.byteEndian=little
AT91C_PWMC_CH2_Reserved.type=enum
AT91C_PWMC_CH2_Reserved.enum.0.name=*** Write only ***
AT91C_PWMC_CH2_Reserved.enum.1.name=Error
AT91C_PWMC_CH2_CMR.name="AT91C_PWMC_CH2_CMR"
AT91C_PWMC_CH2_CMR.description="Channel Mode Register"
AT91C_PWMC_CH2_CMR.helpkey="Channel Mode Register"
AT91C_PWMC_CH2_CMR.access=memorymapped
AT91C_PWMC_CH2_CMR.address=0xFFFCC240
AT91C_PWMC_CH2_CMR.width=32
AT91C_PWMC_CH2_CMR.byteEndian=little
AT91C_PWMC_CH2_CCNTR.name="AT91C_PWMC_CH2_CCNTR"
AT91C_PWMC_CH2_CCNTR.description="Channel Counter Register"
AT91C_PWMC_CH2_CCNTR.helpkey="Channel Counter Register"
AT91C_PWMC_CH2_CCNTR.access=memorymapped
AT91C_PWMC_CH2_CCNTR.address=0xFFFCC24C
AT91C_PWMC_CH2_CCNTR.width=32
AT91C_PWMC_CH2_CCNTR.byteEndian=little
AT91C_PWMC_CH2_CCNTR.permission.write=none
AT91C_PWMC_CH2_CPRDR.name="AT91C_PWMC_CH2_CPRDR"
AT91C_PWMC_CH2_CPRDR.description="Channel Period Register"
AT91C_PWMC_CH2_CPRDR.helpkey="Channel Period Register"
AT91C_PWMC_CH2_CPRDR.access=memorymapped
AT91C_PWMC_CH2_CPRDR.address=0xFFFCC248
AT91C_PWMC_CH2_CPRDR.width=32
AT91C_PWMC_CH2_CPRDR.byteEndian=little
AT91C_PWMC_CH2_CUPDR.name="AT91C_PWMC_CH2_CUPDR"
AT91C_PWMC_CH2_CUPDR.description="Channel Update Register"
AT91C_PWMC_CH2_CUPDR.helpkey="Channel Update Register"
AT91C_PWMC_CH2_CUPDR.access=memorymapped
AT91C_PWMC_CH2_CUPDR.address=0xFFFCC250
AT91C_PWMC_CH2_CUPDR.width=32
AT91C_PWMC_CH2_CUPDR.byteEndian=little
AT91C_PWMC_CH2_CUPDR.type=enum
AT91C_PWMC_CH2_CUPDR.enum.0.name=*** Write only ***
AT91C_PWMC_CH2_CUPDR.enum.1.name=Error
AT91C_PWMC_CH2_CDTYR.name="AT91C_PWMC_CH2_CDTYR"
AT91C_PWMC_CH2_CDTYR.description="Channel Duty Cycle Register"
AT91C_PWMC_CH2_CDTYR.helpkey="Channel Duty Cycle Register"
AT91C_PWMC_CH2_CDTYR.access=memorymapped
AT91C_PWMC_CH2_CDTYR.address=0xFFFCC244
AT91C_PWMC_CH2_CDTYR.width=32
AT91C_PWMC_CH2_CDTYR.byteEndian=little
# ========== Register definition for PWMC_CH1 peripheral ========== 
AT91C_PWMC_CH1_Reserved.name="AT91C_PWMC_CH1_Reserved"
AT91C_PWMC_CH1_Reserved.description="Reserved"
AT91C_PWMC_CH1_Reserved.helpkey="Reserved"
AT91C_PWMC_CH1_Reserved.access=memorymapped
AT91C_PWMC_CH1_Reserved.address=0xFFFCC234
AT91C_PWMC_CH1_Reserved.width=32
AT91C_PWMC_CH1_Reserved.byteEndian=little
AT91C_PWMC_CH1_Reserved.type=enum
AT91C_PWMC_CH1_Reserved.enum.0.name=*** Write only ***
AT91C_PWMC_CH1_Reserved.enum.1.name=Error
AT91C_PWMC_CH1_CUPDR.name="AT91C_PWMC_CH1_CUPDR"
AT91C_PWMC_CH1_CUPDR.description="Channel Update Register"
AT91C_PWMC_CH1_CUPDR.helpkey="Channel Update Register"
AT91C_PWMC_CH1_CUPDR.access=memorymapped
AT91C_PWMC_CH1_CUPDR.address=0xFFFCC230
AT91C_PWMC_CH1_CUPDR.width=32
AT91C_PWMC_CH1_CUPDR.byteEndian=little
AT91C_PWMC_CH1_CUPDR.type=enum
AT91C_PWMC_CH1_CUPDR.enum.0.name=*** Write only ***
AT91C_PWMC_CH1_CUPDR.enum.1.name=Error
AT91C_PWMC_CH1_CPRDR.name="AT91C_PWMC_CH1_CPRDR"
AT91C_PWMC_CH1_CPRDR.description="Channel Period Register"
AT91C_PWMC_CH1_CPRDR.helpkey="Channel Period Register"
AT91C_PWMC_CH1_CPRDR.access=memorymapped
AT91C_PWMC_CH1_CPRDR.address=0xFFFCC228
AT91C_PWMC_CH1_CPRDR.width=32
AT91C_PWMC_CH1_CPRDR.byteEndian=little
AT91C_PWMC_CH1_CCNTR.name="AT91C_PWMC_CH1_CCNTR"
AT91C_PWMC_CH1_CCNTR.description="Channel Counter Register"
AT91C_PWMC_CH1_CCNTR.helpkey="Channel Counter Register"
AT91C_PWMC_CH1_CCNTR.access=memorymapped
AT91C_PWMC_CH1_CCNTR.address=0xFFFCC22C
AT91C_PWMC_CH1_CCNTR.width=32
AT91C_PWMC_CH1_CCNTR.byteEndian=little
AT91C_PWMC_CH1_CCNTR.permission.write=none
AT91C_PWMC_CH1_CDTYR.name="AT91C_PWMC_CH1_CDTYR"
AT91C_PWMC_CH1_CDTYR.description="Channel Duty Cycle Register"
AT91C_PWMC_CH1_CDTYR.helpkey="Channel Duty Cycle Register"
AT91C_PWMC_CH1_CDTYR.access=memorymapped
AT91C_PWMC_CH1_CDTYR.address=0xFFFCC224
AT91C_PWMC_CH1_CDTYR.width=32
AT91C_PWMC_CH1_CDTYR.byteEndian=little
AT91C_PWMC_CH1_CMR.name="AT91C_PWMC_CH1_CMR"
AT91C_PWMC_CH1_CMR.description="Channel Mode Register"
AT91C_PWMC_CH1_CMR.helpkey="Channel Mode Register"
AT91C_PWMC_CH1_CMR.access=memorymapped
AT91C_PWMC_CH1_CMR.address=0xFFFCC220
AT91C_PWMC_CH1_CMR.width=32
AT91C_PWMC_CH1_CMR.byteEndian=little
# ========== Register definition for PWMC_CH0 peripheral ========== 
AT91C_PWMC_CH0_Reserved.name="AT91C_PWMC_CH0_Reserved"
AT91C_PWMC_CH0_Reserved.description="Reserved"
AT91C_PWMC_CH0_Reserved.helpkey="Reserved"
AT91C_PWMC_CH0_Reserved.access=memorymapped
AT91C_PWMC_CH0_Reserved.address=0xFFFCC214
AT91C_PWMC_CH0_Reserved.width=32
AT91C_PWMC_CH0_Reserved.byteEndian=little
AT91C_PWMC_CH0_Reserved.type=enum
AT91C_PWMC_CH0_Reserved.enum.0.name=*** Write only ***
AT91C_PWMC_CH0_Reserved.enum.1.name=Error
AT91C_PWMC_CH0_CPRDR.name="AT91C_PWMC_CH0_CPRDR"
AT91C_PWMC_CH0_CPRDR.description="Channel Period Register"
AT91C_PWMC_CH0_CPRDR.helpkey="Channel Period Register"
AT91C_PWMC_CH0_CPRDR.access=memorymapped
AT91C_PWMC_CH0_CPRDR.address=0xFFFCC208
AT91C_PWMC_CH0_CPRDR.width=32
AT91C_PWMC_CH0_CPRDR.byteEndian=little
AT91C_PWMC_CH0_CDTYR.name="AT91C_PWMC_CH0_CDTYR"
AT91C_PWMC_CH0_CDTYR.description="Channel Duty Cycle Register"
AT91C_PWMC_CH0_CDTYR.helpkey="Channel Duty Cycle Register"
AT91C_PWMC_CH0_CDTYR.access=memorymapped
AT91C_PWMC_CH0_CDTYR.address=0xFFFCC204
AT91C_PWMC_CH0_CDTYR.width=32
AT91C_PWMC_CH0_CDTYR.byteEndian=little
AT91C_PWMC_CH0_CMR.name="AT91C_PWMC_CH0_CMR"
AT91C_PWMC_CH0_CMR.description="Channel Mode Register"
AT91C_PWMC_CH0_CMR.helpkey="Channel Mode Register"
AT91C_PWMC_CH0_CMR.access=memorymapped
AT91C_PWMC_CH0_CMR.address=0xFFFCC200
AT91C_PWMC_CH0_CMR.width=32
AT91C_PWMC_CH0_CMR.byteEndian=little
AT91C_PWMC_CH0_CUPDR.name="AT91C_PWMC_CH0_CUPDR"
AT91C_PWMC_CH0_CUPDR.description="Channel Update Register"
AT91C_PWMC_CH0_CUPDR.helpkey="Channel Update Register"
AT91C_PWMC_CH0_CUPDR.access=memorymapped
AT91C_PWMC_CH0_CUPDR.address=0xFFFCC210
AT91C_PWMC_CH0_CUPDR.width=32
AT91C_PWMC_CH0_CUPDR.byteEndian=little
AT91C_PWMC_CH0_CUPDR.type=enum
AT91C_PWMC_CH0_CUPDR.enum.0.name=*** Write only ***
AT91C_PWMC_CH0_CUPDR.enum.1.name=Error
AT91C_PWMC_CH0_CCNTR.name="AT91C_PWMC_CH0_CCNTR"
AT91C_PWMC_CH0_CCNTR.description="Channel Counter Register"
AT91C_PWMC_CH0_CCNTR.helpkey="Channel Counter Register"
AT91C_PWMC_CH0_CCNTR.access=memorymapped
AT91C_PWMC_CH0_CCNTR.address=0xFFFCC20C
AT91C_PWMC_CH0_CCNTR.width=32
AT91C_PWMC_CH0_CCNTR.byteEndian=little
AT91C_PWMC_CH0_CCNTR.permission.write=none
# ========== Register definition for PWMC peripheral ========== 
AT91C_PWMC_IDR.name="AT91C_PWMC_IDR"
AT91C_PWMC_IDR.description="PWMC Interrupt Disable Register"
AT91C_PWMC_IDR.helpkey="PWMC Interrupt Disable Register"
AT91C_PWMC_IDR.access=memorymapped
AT91C_PWMC_IDR.address=0xFFFCC014
AT91C_PWMC_IDR.width=32
AT91C_PWMC_IDR.byteEndian=little
AT91C_PWMC_IDR.type=enum
AT91C_PWMC_IDR.enum.0.name=*** Write only ***
AT91C_PWMC_IDR.enum.1.name=Error
AT91C_PWMC_DIS.name="AT91C_PWMC_DIS"
AT91C_PWMC_DIS.description="PWMC Disable Register"
AT91C_PWMC_DIS.helpkey="PWMC Disable Register"
AT91C_PWMC_DIS.access=memorymapped
AT91C_PWMC_DIS.address=0xFFFCC008
AT91C_PWMC_DIS.width=32
AT91C_PWMC_DIS.byteEndian=little
AT91C_PWMC_DIS.type=enum
AT91C_PWMC_DIS.enum.0.name=*** Write only ***
AT91C_PWMC_DIS.enum.1.name=Error
AT91C_PWMC_IER.name="AT91C_PWMC_IER"
AT91C_PWMC_IER.description="PWMC Interrupt Enable Register"
AT91C_PWMC_IER.helpkey="PWMC Interrupt Enable Register"
AT91C_PWMC_IER.access=memorymapped
AT91C_PWMC_IER.address=0xFFFCC010
AT91C_PWMC_IER.width=32
AT91C_PWMC_IER.byteEndian=little
AT91C_PWMC_IER.type=enum
AT91C_PWMC_IER.enum.0.name=*** Write only ***
AT91C_PWMC_IER.enum.1.name=Error
AT91C_PWMC_VR.name="AT91C_PWMC_VR"
AT91C_PWMC_VR.description="PWMC Version Register"
AT91C_PWMC_VR.helpkey="PWMC Version Register"
AT91C_PWMC_VR.access=memorymapped
AT91C_PWMC_VR.address=0xFFFCC0FC
AT91C_PWMC_VR.width=32
AT91C_PWMC_VR.byteEndian=little
AT91C_PWMC_VR.permission.write=none
AT91C_PWMC_ISR.name="AT91C_PWMC_ISR"
AT91C_PWMC_ISR.description="PWMC Interrupt Status Register"
AT91C_PWMC_ISR.helpkey="PWMC Interrupt Status Register"
AT91C_PWMC_ISR.access=memorymapped
AT91C_PWMC_ISR.address=0xFFFCC01C
AT91C_PWMC_ISR.width=32
AT91C_PWMC_ISR.byteEndian=little
AT91C_PWMC_ISR.permission.write=none
AT91C_PWMC_SR.name="AT91C_PWMC_SR"
AT91C_PWMC_SR.description="PWMC Status Register"
AT91C_PWMC_SR.helpkey="PWMC Status Register"
AT91C_PWMC_SR.access=memorymapped
AT91C_PWMC_SR.address=0xFFFCC00C
AT91C_PWMC_SR.width=32
AT91C_PWMC_SR.byteEndian=little
AT91C_PWMC_SR.permission.write=none
AT91C_PWMC_IMR.name="AT91C_PWMC_IMR"
AT91C_PWMC_IMR.description="PWMC Interrupt Mask Register"
AT91C_PWMC_IMR.helpkey="PWMC Interrupt Mask Register"
AT91C_PWMC_IMR.access=memorymapped
AT91C_PWMC_IMR.address=0xFFFCC018
AT91C_PWMC_IMR.width=32
AT91C_PWMC_IMR.byteEndian=little
AT91C_PWMC_IMR.permission.write=none
AT91C_PWMC_MR.name="AT91C_PWMC_MR"
AT91C_PWMC_MR.description="PWMC Mode Register"
AT91C_PWMC_MR.helpkey="PWMC Mode Register"
AT91C_PWMC_MR.access=memorymapped
AT91C_PWMC_MR.address=0xFFFCC000
AT91C_PWMC_MR.width=32
AT91C_PWMC_MR.byteEndian=little
AT91C_PWMC_ENA.name="AT91C_PWMC_ENA"
AT91C_PWMC_ENA.description="PWMC Enable Register"
AT91C_PWMC_ENA.helpkey="PWMC Enable Register"
AT91C_PWMC_ENA.access=memorymapped
AT91C_PWMC_ENA.address=0xFFFCC004
AT91C_PWMC_ENA.width=32
AT91C_PWMC_ENA.byteEndian=little
AT91C_PWMC_ENA.type=enum
AT91C_PWMC_ENA.enum.0.name=*** Write only ***
AT91C_PWMC_ENA.enum.1.name=Error
# ========== Register definition for UDP peripheral ========== 
AT91C_UDP_IMR.name="AT91C_UDP_IMR"
AT91C_UDP_IMR.description="Interrupt Mask Register"
AT91C_UDP_IMR.helpkey="Interrupt Mask Register"
AT91C_UDP_IMR.access=memorymapped
AT91C_UDP_IMR.address=0xFFFB0018
AT91C_UDP_IMR.width=32
AT91C_UDP_IMR.byteEndian=little
AT91C_UDP_IMR.permission.write=none
AT91C_UDP_FADDR.name="AT91C_UDP_FADDR"
AT91C_UDP_FADDR.description="Function Address Register"
AT91C_UDP_FADDR.helpkey="Function Address Register"
AT91C_UDP_FADDR.access=memorymapped
AT91C_UDP_FADDR.address=0xFFFB0008
AT91C_UDP_FADDR.width=32
AT91C_UDP_FADDR.byteEndian=little
AT91C_UDP_NUM.name="AT91C_UDP_NUM"
AT91C_UDP_NUM.description="Frame Number Register"
AT91C_UDP_NUM.helpkey="Frame Number Register"
AT91C_UDP_NUM.access=memorymapped
AT91C_UDP_NUM.address=0xFFFB0000
AT91C_UDP_NUM.width=32
AT91C_UDP_NUM.byteEndian=little
AT91C_UDP_NUM.permission.write=none
AT91C_UDP_FDR.name="AT91C_UDP_FDR"
AT91C_UDP_FDR.description="Endpoint FIFO Data Register"
AT91C_UDP_FDR.helpkey="Endpoint FIFO Data Register"
AT91C_UDP_FDR.access=memorymapped
AT91C_UDP_FDR.address=0xFFFB0050
AT91C_UDP_FDR.width=32
AT91C_UDP_FDR.byteEndian=little
AT91C_UDP_ISR.name="AT91C_UDP_ISR"
AT91C_UDP_ISR.description="Interrupt Status Register"
AT91C_UDP_ISR.helpkey="Interrupt Status Register"
AT91C_UDP_ISR.access=memorymapped
AT91C_UDP_ISR.address=0xFFFB001C
AT91C_UDP_ISR.width=32
AT91C_UDP_ISR.byteEndian=little
AT91C_UDP_ISR.permission.write=none
AT91C_UDP_CSR.name="AT91C_UDP_CSR"
AT91C_UDP_CSR.description="Endpoint Control and Status Register"
AT91C_UDP_CSR.helpkey="Endpoint Control and Status Register"
AT91C_UDP_CSR.access=memorymapped
AT91C_UDP_CSR.address=0xFFFB0030
AT91C_UDP_CSR.width=32
AT91C_UDP_CSR.byteEndian=little
AT91C_UDP_IDR.name="AT91C_UDP_IDR"
AT91C_UDP_IDR.description="Interrupt Disable Register"
AT91C_UDP_IDR.helpkey="Interrupt Disable Register"
AT91C_UDP_IDR.access=memorymapped
AT91C_UDP_IDR.address=0xFFFB0014
AT91C_UDP_IDR.width=32
AT91C_UDP_IDR.byteEndian=little
AT91C_UDP_IDR.type=enum
AT91C_UDP_IDR.enum.0.name=*** Write only ***
AT91C_UDP_IDR.enum.1.name=Error
AT91C_UDP_ICR.name="AT91C_UDP_ICR"
AT91C_UDP_ICR.description="Interrupt Clear Register"
AT91C_UDP_ICR.helpkey="Interrupt Clear Register"
AT91C_UDP_ICR.access=memorymapped
AT91C_UDP_ICR.address=0xFFFB0020
AT91C_UDP_ICR.width=32
AT91C_UDP_ICR.byteEndian=little
AT91C_UDP_ICR.permission.write=none
AT91C_UDP_RSTEP.name="AT91C_UDP_RSTEP"
AT91C_UDP_RSTEP.description="Reset Endpoint Register"
AT91C_UDP_RSTEP.helpkey="Reset Endpoint Register"
AT91C_UDP_RSTEP.access=memorymapped
AT91C_UDP_RSTEP.address=0xFFFB0028
AT91C_UDP_RSTEP.width=32
AT91C_UDP_RSTEP.byteEndian=little
AT91C_UDP_RSTEP.permission.write=none
AT91C_UDP_TXVC.name="AT91C_UDP_TXVC"
AT91C_UDP_TXVC.description="Transceiver Control Register"
AT91C_UDP_TXVC.helpkey="Transceiver Control Register"
AT91C_UDP_TXVC.access=memorymapped
AT91C_UDP_TXVC.address=0xFFFB0074
AT91C_UDP_TXVC.width=32
AT91C_UDP_TXVC.byteEndian=little
AT91C_UDP_GLBSTATE.name="AT91C_UDP_GLBSTATE"
AT91C_UDP_GLBSTATE.description="Global State Register"
AT91C_UDP_GLBSTATE.helpkey="Global State Register"
AT91C_UDP_GLBSTATE.access=memorymapped
AT91C_UDP_GLBSTATE.address=0xFFFB0004
AT91C_UDP_GLBSTATE.width=32
AT91C_UDP_GLBSTATE.byteEndian=little
AT91C_UDP_IER.name="AT91C_UDP_IER"
AT91C_UDP_IER.description="Interrupt Enable Register"
AT91C_UDP_IER.helpkey="Interrupt Enable Register"
AT91C_UDP_IER.access=memorymapped
AT91C_UDP_IER.address=0xFFFB0010
AT91C_UDP_IER.width=32
AT91C_UDP_IER.byteEndian=little
AT91C_UDP_IER.type=enum
AT91C_UDP_IER.enum.0.name=*** Write only ***
AT91C_UDP_IER.enum.1.name=Error
# ========== Group definition for SYS peripheral ========== 
group.SYS.description="ATMEL SYS Registers"
group.SYS.helpkey="ATMEL SYS Registers"
# ========== Group definition for AIC peripheral ========== 
group.AIC.description="ATMEL AIC Registers"
group.AIC.helpkey="ATMEL AIC Registers"
group.AIC.register.0=AT91C_AIC_IVR
group.AIC.register.1=AT91C_AIC_SMR
group.AIC.register.2=AT91C_AIC_FVR
group.AIC.register.3=AT91C_AIC_DCR
group.AIC.register.4=AT91C_AIC_EOICR
group.AIC.register.5=AT91C_AIC_SVR
group.AIC.register.6=AT91C_AIC_FFSR
group.AIC.register.7=AT91C_AIC_ICCR
group.AIC.register.8=AT91C_AIC_ISR
group.AIC.register.9=AT91C_AIC_IMR
group.AIC.register.10=AT91C_AIC_IPR
group.AIC.register.11=AT91C_AIC_FFER
group.AIC.register.12=AT91C_AIC_IECR
group.AIC.register.13=AT91C_AIC_ISCR
group.AIC.register.14=AT91C_AIC_FFDR
group.AIC.register.15=AT91C_AIC_CISR
group.AIC.register.16=AT91C_AIC_IDCR
group.AIC.register.17=AT91C_AIC_SPU
# ========== Group definition for PDC_DBGU peripheral ========== 
group.PDC_DBGU.description="ATMEL PDC_DBGU Registers"
group.PDC_DBGU.helpkey="ATMEL PDC_DBGU Registers"
group.PDC_DBGU.register.0=AT91C_DBGU_TCR
group.PDC_DBGU.register.1=AT91C_DBGU_RNPR
group.PDC_DBGU.register.2=AT91C_DBGU_TNPR
group.PDC_DBGU.register.3=AT91C_DBGU_TPR
group.PDC_DBGU.register.4=AT91C_DBGU_RPR
group.PDC_DBGU.register.5=AT91C_DBGU_RCR
group.PDC_DBGU.register.6=AT91C_DBGU_RNCR
group.PDC_DBGU.register.7=AT91C_DBGU_PTCR
group.PDC_DBGU.register.8=AT91C_DBGU_PTSR
group.PDC_DBGU.register.9=AT91C_DBGU_TNCR
# ========== Group definition for DBGU peripheral ========== 
group.DBGU.description="ATMEL DBGU Registers"
group.DBGU.helpkey="ATMEL DBGU Registers"
group.DBGU.register.0=AT91C_DBGU_EXID
group.DBGU.register.1=AT91C_DBGU_BRGR
group.DBGU.register.2=AT91C_DBGU_IDR
group.DBGU.register.3=AT91C_DBGU_CSR
group.DBGU.register.4=AT91C_DBGU_CIDR
group.DBGU.register.5=AT91C_DBGU_MR
group.DBGU.register.6=AT91C_DBGU_IMR
group.DBGU.register.7=AT91C_DBGU_CR
group.DBGU.register.8=AT91C_DBGU_FNTR
group.DBGU.register.9=AT91C_DBGU_THR
group.DBGU.register.10=AT91C_DBGU_RHR
group.DBGU.register.11=AT91C_DBGU_IER
# ========== Group definition for PIOA peripheral ========== 
group.PIOA.description="ATMEL PIOA Registers"
group.PIOA.helpkey="ATMEL PIOA Registers"
group.PIOA.register.0=AT91C_PIOA_ODR
group.PIOA.register.1=AT91C_PIOA_SODR
group.PIOA.register.2=AT91C_PIOA_ISR
group.PIOA.register.3=AT91C_PIOA_ABSR
group.PIOA.register.4=AT91C_PIOA_IER
group.PIOA.register.5=AT91C_PIOA_PPUDR
group.PIOA.register.6=AT91C_PIOA_IMR
group.PIOA.register.7=AT91C_PIOA_PER
group.PIOA.register.8=AT91C_PIOA_IFDR
group.PIOA.register.9=AT91C_PIOA_OWDR
group.PIOA.register.10=AT91C_PIOA_MDSR
group.PIOA.register.11=AT91C_PIOA_IDR
group.PIOA.register.12=AT91C_PIOA_ODSR
group.PIOA.register.13=AT91C_PIOA_PPUSR
group.PIOA.register.14=AT91C_PIOA_OWSR
group.PIOA.register.15=AT91C_PIOA_BSR
group.PIOA.register.16=AT91C_PIOA_OWER
group.PIOA.register.17=AT91C_PIOA_IFER
group.PIOA.register.18=AT91C_PIOA_PDSR
group.PIOA.register.19=AT91C_PIOA_PPUER
group.PIOA.register.20=AT91C_PIOA_OSR
group.PIOA.register.21=AT91C_PIOA_ASR
group.PIOA.register.22=AT91C_PIOA_MDDR
group.PIOA.register.23=AT91C_PIOA_CODR
group.PIOA.register.24=AT91C_PIOA_MDER
group.PIOA.register.25=AT91C_PIOA_PDR
group.PIOA.register.26=AT91C_PIOA_IFSR
group.PIOA.register.27=AT91C_PIOA_OER
group.PIOA.register.28=AT91C_PIOA_PSR
# ========== Group definition for CKGR peripheral ========== 
group.CKGR.description="ATMEL CKGR Registers"
group.CKGR.helpkey="ATMEL CKGR Registers"
group.CKGR.register.0=AT91C_CKGR_MOR
group.CKGR.register.1=AT91C_CKGR_PLLR
group.CKGR.register.2=AT91C_CKGR_MCFR
# ========== Group definition for PMC peripheral ========== 
group.PMC.description="ATMEL PMC Registers"
group.PMC.helpkey="ATMEL PMC Registers"
group.PMC.register.0=AT91C_PMC_IDR
group.PMC.register.1=AT91C_PMC_MOR
group.PMC.register.2=AT91C_PMC_PLLR
group.PMC.register.3=AT91C_PMC_PCER
group.PMC.register.4=AT91C_PMC_PCKR
group.PMC.register.5=AT91C_PMC_MCKR
group.PMC.register.6=AT91C_PMC_SCDR
group.PMC.register.7=AT91C_PMC_PCDR
group.PMC.register.8=AT91C_PMC_SCSR
group.PMC.register.9=AT91C_PMC_PCSR
group.PMC.register.10=AT91C_PMC_MCFR
group.PMC.register.11=AT91C_PMC_SCER
group.PMC.register.12=AT91C_PMC_IMR
group.PMC.register.13=AT91C_PMC_IER
group.PMC.register.14=AT91C_PMC_SR
# ========== Group definition for RSTC peripheral ========== 
group.RSTC.description="ATMEL RSTC Registers"
group.RSTC.helpkey="ATMEL RSTC Registers"
group.RSTC.register.0=AT91C_RSTC_RCR
group.RSTC.register.1=AT91C_RSTC_RMR
group.RSTC.register.2=AT91C_RSTC_RSR
# ========== Group definition for RTTC peripheral ========== 
group.RTTC.description="ATMEL RTTC Registers"
group.RTTC.helpkey="ATMEL RTTC Registers"
group.RTTC.register.0=AT91C_RTTC_RTSR
group.RTTC.register.1=AT91C_RTTC_RTMR
group.RTTC.register.2=AT91C_RTTC_RTVR
group.RTTC.register.3=AT91C_RTTC_RTAR
# ========== Group definition for PITC peripheral ========== 
group.PITC.description="ATMEL PITC Registers"
group.PITC.helpkey="ATMEL PITC Registers"
group.PITC.register.0=AT91C_PITC_PIVR
group.PITC.register.1=AT91C_PITC_PISR
group.PITC.register.2=AT91C_PITC_PIIR
group.PITC.register.3=AT91C_PITC_PIMR
# ========== Group definition for WDTC peripheral ========== 
group.WDTC.description="ATMEL WDTC Registers"
group.WDTC.helpkey="ATMEL WDTC Registers"
group.WDTC.register.0=AT91C_WDTC_WDCR
group.WDTC.register.1=AT91C_WDTC_WDSR
group.WDTC.register.2=AT91C_WDTC_WDMR
# ========== Group definition for VREG peripheral ========== 
group.VREG.description="ATMEL VREG Registers"
group.VREG.helpkey="ATMEL VREG Registers"
group.VREG.register.0=AT91C_VREG_MR
# ========== Group definition for MC peripheral ========== 
group.MC.description="ATMEL MC Registers"
group.MC.helpkey="ATMEL MC Registers"
group.MC.register.0=AT91C_MC_ASR
group.MC.register.1=AT91C_MC_RCR
group.MC.register.2=AT91C_MC_FCR
group.MC.register.3=AT91C_MC_AASR
group.MC.register.4=AT91C_MC_FSR
group.MC.register.5=AT91C_MC_FMR
# ========== Group definition for PDC_SPI peripheral ========== 
group.PDC_SPI.description="ATMEL PDC_SPI Registers"
group.PDC_SPI.helpkey="ATMEL PDC_SPI Registers"
group.PDC_SPI.register.0=AT91C_SPI_PTCR
group.PDC_SPI.register.1=AT91C_SPI_TPR
group.PDC_SPI.register.2=AT91C_SPI_TCR
group.PDC_SPI.register.3=AT91C_SPI_RCR
group.PDC_SPI.register.4=AT91C_SPI_PTSR
group.PDC_SPI.register.5=AT91C_SPI_RNPR
group.PDC_SPI.register.6=AT91C_SPI_RPR
group.PDC_SPI.register.7=AT91C_SPI_TNCR
group.PDC_SPI.register.8=AT91C_SPI_RNCR
group.PDC_SPI.register.9=AT91C_SPI_TNPR
# ========== Group definition for SPI peripheral ========== 
group.SPI.description="ATMEL SPI Registers"
group.SPI.helpkey="ATMEL SPI Registers"
group.SPI.register.0=AT91C_SPI_IER
group.SPI.register.1=AT91C_SPI_SR
group.SPI.register.2=AT91C_SPI_IDR
group.SPI.register.3=AT91C_SPI_CR
group.SPI.register.4=AT91C_SPI_MR
group.SPI.register.5=AT91C_SPI_IMR
group.SPI.register.6=AT91C_SPI_TDR
group.SPI.register.7=AT91C_SPI_RDR
group.SPI.register.8=AT91C_SPI_CSR
# ========== Group definition for PDC_ADC peripheral ========== 
group.PDC_ADC.description="ATMEL PDC_ADC Registers"
group.PDC_ADC.helpkey="ATMEL PDC_ADC Registers"
group.PDC_ADC.register.0=AT91C_ADC_PTSR
group.PDC_ADC.register.1=AT91C_ADC_PTCR
group.PDC_ADC.register.2=AT91C_ADC_TNPR
group.PDC_ADC.register.3=AT91C_ADC_TNCR
group.PDC_ADC.register.4=AT91C_ADC_RNPR
group.PDC_ADC.register.5=AT91C_ADC_RNCR
group.PDC_ADC.register.6=AT91C_ADC_RPR
group.PDC_ADC.register.7=AT91C_ADC_TCR
group.PDC_ADC.register.8=AT91C_ADC_TPR
group.PDC_ADC.register.9=AT91C_ADC_RCR
# ========== Group definition for ADC peripheral ========== 
group.ADC.description="ATMEL ADC Registers"
group.ADC.helpkey="ATMEL ADC Registers"
group.ADC.register.0=AT91C_ADC_CDR2
group.ADC.register.1=AT91C_ADC_CDR3
group.ADC.register.2=AT91C_ADC_CDR0
group.ADC.register.3=AT91C_ADC_CDR5
group.ADC.register.4=AT91C_ADC_CHDR
group.ADC.register.5=AT91C_ADC_SR
group.ADC.register.6=AT91C_ADC_CDR4
group.ADC.register.7=AT91C_ADC_CDR1
group.ADC.register.8=AT91C_ADC_LCDR
group.ADC.register.9=AT91C_ADC_IDR
group.ADC.register.10=AT91C_ADC_CR
group.ADC.register.11=AT91C_ADC_CDR7
group.ADC.register.12=AT91C_ADC_CDR6
group.ADC.register.13=AT91C_ADC_IER
group.ADC.register.14=AT91C_ADC_CHER
group.ADC.register.15=AT91C_ADC_CHSR
group.ADC.register.16=AT91C_ADC_MR
group.ADC.register.17=AT91C_ADC_IMR
# ========== Group definition for PDC_SSC peripheral ========== 
group.PDC_SSC.description="ATMEL PDC_SSC Registers"
group.PDC_SSC.helpkey="ATMEL PDC_SSC Registers"
group.PDC_SSC.register.0=AT91C_SSC_TNCR
group.PDC_SSC.register.1=AT91C_SSC_RPR
group.PDC_SSC.register.2=AT91C_SSC_RNCR
group.PDC_SSC.register.3=AT91C_SSC_TPR
group.PDC_SSC.register.4=AT91C_SSC_PTCR
group.PDC_SSC.register.5=AT91C_SSC_TCR
group.PDC_SSC.register.6=AT91C_SSC_RCR
group.PDC_SSC.register.7=AT91C_SSC_RNPR
group.PDC_SSC.register.8=AT91C_SSC_TNPR
group.PDC_SSC.register.9=AT91C_SSC_PTSR
# ========== Group definition for SSC peripheral ========== 
group.SSC.description="ATMEL SSC Registers"
group.SSC.helpkey="ATMEL SSC Registers"
group.SSC.register.0=AT91C_SSC_RHR
group.SSC.register.1=AT91C_SSC_RSHR
group.SSC.register.2=AT91C_SSC_TFMR
group.SSC.register.3=AT91C_SSC_IDR
group.SSC.register.4=AT91C_SSC_THR
group.SSC.register.5=AT91C_SSC_RCMR
group.SSC.register.6=AT91C_SSC_IER
group.SSC.register.7=AT91C_SSC_TSHR
group.SSC.register.8=AT91C_SSC_SR
group.SSC.register.9=AT91C_SSC_CMR
group.SSC.register.10=AT91C_SSC_TCMR
group.SSC.register.11=AT91C_SSC_CR
group.SSC.register.12=AT91C_SSC_IMR
group.SSC.register.13=AT91C_SSC_RFMR
# ========== Group definition for PDC_US1 peripheral ========== 
group.PDC_US1.description="ATMEL PDC_US1 Registers"
group.PDC_US1.helpkey="ATMEL PDC_US1 Registers"
group.PDC_US1.register.0=AT91C_US1_RNCR
group.PDC_US1.register.1=AT91C_US1_PTCR
group.PDC_US1.register.2=AT91C_US1_TCR
group.PDC_US1.register.3=AT91C_US1_PTSR
group.PDC_US1.register.4=AT91C_US1_TNPR
group.PDC_US1.register.5=AT91C_US1_RCR
group.PDC_US1.register.6=AT91C_US1_RNPR
group.PDC_US1.register.7=AT91C_US1_RPR
group.PDC_US1.register.8=AT91C_US1_TNCR
group.PDC_US1.register.9=AT91C_US1_TPR
# ========== Group definition for US1 peripheral ========== 
group.US1.description="ATMEL US1 Registers"
group.US1.helpkey="ATMEL US1 Registers"
group.US1.register.0=AT91C_US1_IF
group.US1.register.1=AT91C_US1_NER
group.US1.register.2=AT91C_US1_RTOR
group.US1.register.3=AT91C_US1_CSR
group.US1.register.4=AT91C_US1_IDR
group.US1.register.5=AT91C_US1_IER
group.US1.register.6=AT91C_US1_THR
group.US1.register.7=AT91C_US1_TTGR
group.US1.register.8=AT91C_US1_RHR
group.US1.register.9=AT91C_US1_BRGR
group.US1.register.10=AT91C_US1_IMR
group.US1.register.11=AT91C_US1_FIDI
group.US1.register.12=AT91C_US1_CR
group.US1.register.13=AT91C_US1_MR
# ========== Group definition for PDC_US0 peripheral ========== 
group.PDC_US0.description="ATMEL PDC_US0 Registers"
group.PDC_US0.helpkey="ATMEL PDC_US0 Registers"
group.PDC_US0.register.0=AT91C_US0_TNPR
group.PDC_US0.register.1=AT91C_US0_RNPR
group.PDC_US0.register.2=AT91C_US0_TCR
group.PDC_US0.register.3=AT91C_US0_PTCR
group.PDC_US0.register.4=AT91C_US0_PTSR
group.PDC_US0.register.5=AT91C_US0_TNCR
group.PDC_US0.register.6=AT91C_US0_TPR
group.PDC_US0.register.7=AT91C_US0_RCR
group.PDC_US0.register.8=AT91C_US0_RPR
group.PDC_US0.register.9=AT91C_US0_RNCR
# ========== Group definition for US0 peripheral ========== 
group.US0.description="ATMEL US0 Registers"
group.US0.helpkey="ATMEL US0 Registers"
group.US0.register.0=AT91C_US0_BRGR
group.US0.register.1=AT91C_US0_NER
group.US0.register.2=AT91C_US0_CR
group.US0.register.3=AT91C_US0_IMR
group.US0.register.4=AT91C_US0_FIDI
group.US0.register.5=AT91C_US0_TTGR
group.US0.register.6=AT91C_US0_MR
group.US0.register.7=AT91C_US0_RTOR
group.US0.register.8=AT91C_US0_CSR
group.US0.register.9=AT91C_US0_RHR
group.US0.register.10=AT91C_US0_IDR
group.US0.register.11=AT91C_US0_THR
group.US0.register.12=AT91C_US0_IF
group.US0.register.13=AT91C_US0_IER
# ========== Group definition for TWI peripheral ========== 
group.TWI.description="ATMEL TWI Registers"
group.TWI.helpkey="ATMEL TWI Registers"
group.TWI.register.0=AT91C_TWI_IER
group.TWI.register.1=AT91C_TWI_CR
group.TWI.register.2=AT91C_TWI_SR
group.TWI.register.3=AT91C_TWI_IMR
group.TWI.register.4=AT91C_TWI_THR
group.TWI.register.5=AT91C_TWI_IDR
group.TWI.register.6=AT91C_TWI_IADR
group.TWI.register.7=AT91C_TWI_MMR
group.TWI.register.8=AT91C_TWI_CWGR
group.TWI.register.9=AT91C_TWI_RHR
# ========== Group definition for TC0 peripheral ========== 
group.TC0.description="ATMEL TC0 Registers"
group.TC0.helpkey="ATMEL TC0 Registers"
group.TC0.register.0=AT91C_TC0_SR
group.TC0.register.1=AT91C_TC0_RC
group.TC0.register.2=AT91C_TC0_RB
group.TC0.register.3=AT91C_TC0_CCR
group.TC0.register.4=AT91C_TC0_CMR
group.TC0.register.5=AT91C_TC0_IER
group.TC0.register.6=AT91C_TC0_RA
group.TC0.register.7=AT91C_TC0_IDR
group.TC0.register.8=AT91C_TC0_CV
group.TC0.register.9=AT91C_TC0_IMR
# ========== Group definition for TC1 peripheral ========== 
group.TC1.description="ATMEL TC1 Registers"
group.TC1.helpkey="ATMEL TC1 Registers"
group.TC1.register.0=AT91C_TC1_RB
group.TC1.register.1=AT91C_TC1_CCR
group.TC1.register.2=AT91C_TC1_IER
group.TC1.register.3=AT91C_TC1_IDR
group.TC1.register.4=AT91C_TC1_SR
group.TC1.register.5=AT91C_TC1_CMR
group.TC1.register.6=AT91C_TC1_RA
group.TC1.register.7=AT91C_TC1_RC
group.TC1.register.8=AT91C_TC1_IMR
group.TC1.register.9=AT91C_TC1_CV
# ========== Group definition for TC2 peripheral ========== 
group.TC2.description="ATMEL TC2 Registers"
group.TC2.helpkey="ATMEL TC2 Registers"
group.TC2.register.0=AT91C_TC2_CMR
group.TC2.register.1=AT91C_TC2_CCR
group.TC2.register.2=AT91C_TC2_CV
group.TC2.register.3=AT91C_TC2_RA
group.TC2.register.4=AT91C_TC2_RB
group.TC2.register.5=AT91C_TC2_IDR
group.TC2.register.6=AT91C_TC2_IMR
group.TC2.register.7=AT91C_TC2_RC
group.TC2.register.8=AT91C_TC2_IER
group.TC2.register.9=AT91C_TC2_SR
# ========== Group definition for TCB peripheral ========== 
group.TCB.description="ATMEL TCB Registers"
group.TCB.helpkey="ATMEL TCB Registers"
group.TCB.register.0=AT91C_TCB_BMR
group.TCB.register.1=AT91C_TCB_BCR
# ========== Group definition for PWMC_CH3 peripheral ========== 
group.PWMC_CH3.description="ATMEL PWMC_CH3 Registers"
group.PWMC_CH3.helpkey="ATMEL PWMC_CH3 Registers"
group.PWMC_CH3.register.0=AT91C_PWMC_CH3_CUPDR
group.PWMC_CH3.register.1=AT91C_PWMC_CH3_Reserved
group.PWMC_CH3.register.2=AT91C_PWMC_CH3_CPRDR
group.PWMC_CH3.register.3=AT91C_PWMC_CH3_CDTYR
group.PWMC_CH3.register.4=AT91C_PWMC_CH3_CCNTR
group.PWMC_CH3.register.5=AT91C_PWMC_CH3_CMR
# ========== Group definition for PWMC_CH2 peripheral ========== 
group.PWMC_CH2.description="ATMEL PWMC_CH2 Registers"
group.PWMC_CH2.helpkey="ATMEL PWMC_CH2 Registers"
group.PWMC_CH2.register.0=AT91C_PWMC_CH2_Reserved
group.PWMC_CH2.register.1=AT91C_PWMC_CH2_CMR
group.PWMC_CH2.register.2=AT91C_PWMC_CH2_CCNTR
group.PWMC_CH2.register.3=AT91C_PWMC_CH2_CPRDR
group.PWMC_CH2.register.4=AT91C_PWMC_CH2_CUPDR
group.PWMC_CH2.register.5=AT91C_PWMC_CH2_CDTYR
# ========== Group definition for PWMC_CH1 peripheral ========== 
group.PWMC_CH1.description="ATMEL PWMC_CH1 Registers"
group.PWMC_CH1.helpkey="ATMEL PWMC_CH1 Registers"
group.PWMC_CH1.register.0=AT91C_PWMC_CH1_Reserved
group.PWMC_CH1.register.1=AT91C_PWMC_CH1_CUPDR
group.PWMC_CH1.register.2=AT91C_PWMC_CH1_CPRDR
group.PWMC_CH1.register.3=AT91C_PWMC_CH1_CCNTR
group.PWMC_CH1.register.4=AT91C_PWMC_CH1_CDTYR
group.PWMC_CH1.register.5=AT91C_PWMC_CH1_CMR
# ========== Group definition for PWMC_CH0 peripheral ========== 
group.PWMC_CH0.description="ATMEL PWMC_CH0 Registers"
group.PWMC_CH0.helpkey="ATMEL PWMC_CH0 Registers"
group.PWMC_CH0.register.0=AT91C_PWMC_CH0_Reserved
group.PWMC_CH0.register.1=AT91C_PWMC_CH0_CPRDR
group.PWMC_CH0.register.2=AT91C_PWMC_CH0_CDTYR
group.PWMC_CH0.register.3=AT91C_PWMC_CH0_CMR
group.PWMC_CH0.register.4=AT91C_PWMC_CH0_CUPDR
group.PWMC_CH0.register.5=AT91C_PWMC_CH0_CCNTR
# ========== Group definition for PWMC peripheral ========== 
group.PWMC.description="ATMEL PWMC Registers"
group.PWMC.helpkey="ATMEL PWMC Registers"
group.PWMC.register.0=AT91C_PWMC_IDR
group.PWMC.register.1=AT91C_PWMC_DIS
group.PWMC.register.2=AT91C_PWMC_IER
group.PWMC.register.3=AT91C_PWMC_VR
group.PWMC.register.4=AT91C_PWMC_ISR
group.PWMC.register.5=AT91C_PWMC_SR
group.PWMC.register.6=AT91C_PWMC_IMR
group.PWMC.register.7=AT91C_PWMC_MR
group.PWMC.register.8=AT91C_PWMC_ENA
# ========== Group definition for UDP peripheral ========== 
group.UDP.description="ATMEL UDP Registers"
group.UDP.helpkey="ATMEL UDP Registers"
group.UDP.register.0=AT91C_UDP_IMR
group.UDP.register.1=AT91C_UDP_FADDR
group.UDP.register.2=AT91C_UDP_NUM
group.UDP.register.3=AT91C_UDP_FDR
group.UDP.register.4=AT91C_UDP_ISR
group.UDP.register.5=AT91C_UDP_CSR
group.UDP.register.6=AT91C_UDP_IDR
group.UDP.register.7=AT91C_UDP_ICR
group.UDP.register.8=AT91C_UDP_RSTEP
group.UDP.register.9=AT91C_UDP_TXVC
group.UDP.register.10=AT91C_UDP_GLBSTATE
group.UDP.register.11=AT91C_UDP_IER
group.AT91SAM7S64.description="ATMEL AT91SAM7S64 Registers"
group.AT91SAM7S64.helpkey="ATMEL AT91SAM7S64 Registers"
group.AT91SAM7S64.topLevelIndex=100 
group.AT91SAM7S64.group.0=SYS
group.AT91SAM7S64.group.1=AIC
group.AT91SAM7S64.group.2=PDC_DBGU
group.AT91SAM7S64.group.3=DBGU
group.AT91SAM7S64.group.4=PIOA
group.AT91SAM7S64.group.5=CKGR
group.AT91SAM7S64.group.6=PMC
group.AT91SAM7S64.group.7=RSTC
group.AT91SAM7S64.group.8=RTTC
group.AT91SAM7S64.group.9=PITC
group.AT91SAM7S64.group.10=WDTC
group.AT91SAM7S64.group.11=VREG
group.AT91SAM7S64.group.12=MC
group.AT91SAM7S64.group.13=PDC_SPI
group.AT91SAM7S64.group.14=SPI
group.AT91SAM7S64.group.15=PDC_ADC
group.AT91SAM7S64.group.16=ADC
group.AT91SAM7S64.group.17=PDC_SSC
group.AT91SAM7S64.group.18=SSC
group.AT91SAM7S64.group.19=PDC_US1
group.AT91SAM7S64.group.20=US1
group.AT91SAM7S64.group.21=PDC_US0
group.AT91SAM7S64.group.22=US0
group.AT91SAM7S64.group.23=TWI
group.AT91SAM7S64.group.24=TC0
group.AT91SAM7S64.group.25=TC1
group.AT91SAM7S64.group.26=TC2
group.AT91SAM7S64.group.27=TCB
group.AT91SAM7S64.group.28=PWMC_CH3
group.AT91SAM7S64.group.29=PWMC_CH2
group.AT91SAM7S64.group.30=PWMC_CH1
group.AT91SAM7S64.group.31=PWMC_CH0
group.AT91SAM7S64.group.32=PWMC
group.AT91SAM7S64.group.33=UDP
