INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_and2_0_0/sim/ALU_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_inv_0_0/sim/ALU_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_inv_0_1/sim/ALU_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_or2_0_0/sim/ALU_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_xor2_0_0/sim/ALU_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/2bc6/mux_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_mux_8_to_1_0_0/sim/ALU_mux_8_to_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_mux_8_to_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/0ebb/decode138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode138
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_decode138_0_0/sim/ALU_decode138_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decode138_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/35c5/xup_nand4.srcs/sources_1/new/xup_nand4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand4_0_0/sim/ALU_xup_nand4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand4_0_1/sim/ALU_xup_nand4_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand4_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand4_0_2/sim/ALU_xup_nand4_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand4_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_inv_0_2/sim/ALU_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_inv_0_3/sim/ALU_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand4_1_0/sim/ALU_xup_nand4_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand4_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand4_1_1/sim/ALU_xup_nand4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand4_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_inv_4_0/sim/ALU_xup_inv_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_inv_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand2_1_0/sim/ALU_xup_nand2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/f5b3/xup_nand3.srcs/sources_1/new/xup_nand3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand3_0_0/sim/ALU_xup_nand3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand3_0_1/sim/ALU_xup_nand3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ipshared/f5d5/xup_nand5.srcs/sources_1/new/xup_nand5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/ip/ALU_xup_nand5_0_0/sim/ALU_xup_nand5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xup_nand5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.srcs/sources_1/bd/ALU/hdl/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/ALU/ALU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
