Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov  9 20:56:16 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/hand_num_nn_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                          Instance                         |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                              |                                                           (top) |       1209 |       1161 |       0 |   48 | 1512 |      0 |      0 |         25 |
|   bd_0_i                                                  |                                                            bd_0 |       1209 |       1161 |       0 |   48 | 1512 |      0 |      0 |         25 |
|     hls_inst                                              |                                                 bd_0_hls_inst_0 |       1209 |       1161 |       0 |   48 | 1512 |      0 |      0 |         25 |
|       (hls_inst)                                          |                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                |                                     bd_0_hls_inst_0_hand_num_nn |       1209 |       1161 |       0 |   48 | 1512 |      0 |      0 |         25 |
|         (inst)                                            |                                     bd_0_hls_inst_0_hand_num_nn |         17 |         17 |       0 |    0 |  367 |      0 |      0 |          0 |
|         dadd_64ns_64ns_64_7_full_dsp_1_U4                 |      bd_0_hls_inst_0_hand_num_nn_dadd_64ns_64ns_64_7_full_dsp_1 |        774 |        762 |       0 |   12 |  572 |      0 |      0 |          3 |
|           (dadd_64ns_64ns_64_7_full_dsp_1_U4)             |      bd_0_hls_inst_0_hand_num_nn_dadd_64ns_64ns_64_7_full_dsp_1 |        128 |        128 |       0 |    0 |  128 |      0 |      0 |          0 |
|           hand_num_nn_dadd_64ns_64ns_64_7_full_dsp_1_ip_u |   bd_0_hls_inst_0_hand_num_nn_dadd_64ns_64ns_64_7_full_dsp_1_ip |        646 |        634 |       0 |   12 |  444 |      0 |      0 |          3 |
|         dmul_64ns_64ns_64_7_max_dsp_1_U5                  |       bd_0_hls_inst_0_hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1 |        108 |         90 |       0 |   18 |  230 |      0 |      0 |         11 |
|           (dmul_64ns_64ns_64_7_max_dsp_1_U5)              |       bd_0_hls_inst_0_hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1 |          7 |          7 |       0 |    0 |   78 |      0 |      0 |          0 |
|           hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1_ip_u  | bd_0_hls_inst_0_hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1_ip_22 |        101 |         83 |       0 |   18 |  152 |      0 |      0 |         11 |
|         dmul_64ns_64ns_64_7_max_dsp_1_U6                  |     bd_0_hls_inst_0_hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1_0 |        100 |         82 |       0 |   18 |  215 |      0 |      0 |         11 |
|           (dmul_64ns_64ns_64_7_max_dsp_1_U6)              |     bd_0_hls_inst_0_hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1_0 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |          0 |
|           hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1_ip_u  |    bd_0_hls_inst_0_hand_num_nn_dmul_64ns_64ns_64_7_max_dsp_1_ip |        100 |         82 |       0 |   18 |  151 |      0 |      0 |         11 |
|         fpext_32ns_64_2_no_dsp_1_U2                       |            bd_0_hls_inst_0_hand_num_nn_fpext_32ns_64_2_no_dsp_1 |         99 |         99 |       0 |    0 |   32 |      0 |      0 |          0 |
|           (fpext_32ns_64_2_no_dsp_1_U2)                   |            bd_0_hls_inst_0_hand_num_nn_fpext_32ns_64_2_no_dsp_1 |         32 |         32 |       0 |    0 |   32 |      0 |      0 |          0 |
|           hand_num_nn_fpext_32ns_64_2_no_dsp_1_ip_u       |       bd_0_hls_inst_0_hand_num_nn_fpext_32ns_64_2_no_dsp_1_ip_2 |         67 |         67 |       0 |    0 |    0 |      0 |      0 |          0 |
|         fpext_32ns_64_2_no_dsp_1_U3                       |          bd_0_hls_inst_0_hand_num_nn_fpext_32ns_64_2_no_dsp_1_1 |         67 |         67 |       0 |    0 |   32 |      0 |      0 |          0 |
|           (fpext_32ns_64_2_no_dsp_1_U3)                   |          bd_0_hls_inst_0_hand_num_nn_fpext_32ns_64_2_no_dsp_1_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|           hand_num_nn_fpext_32ns_64_2_no_dsp_1_ip_u       |         bd_0_hls_inst_0_hand_num_nn_fpext_32ns_64_2_no_dsp_1_ip |         67 |         67 |       0 |    0 |    0 |      0 |      0 |          0 |
|         fptrunc_64ns_32_2_no_dsp_1_U1                     |          bd_0_hls_inst_0_hand_num_nn_fptrunc_64ns_32_2_no_dsp_1 |         44 |         44 |       0 |    0 |   64 |      0 |      0 |          0 |
|           (fptrunc_64ns_32_2_no_dsp_1_U1)                 |          bd_0_hls_inst_0_hand_num_nn_fptrunc_64ns_32_2_no_dsp_1 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |          0 |
|           hand_num_nn_fptrunc_64ns_32_2_no_dsp_1_ip_u     |       bd_0_hls_inst_0_hand_num_nn_fptrunc_64ns_32_2_no_dsp_1_ip |         44 |         44 |       0 |    0 |    0 |      0 |      0 |          0 |
+-----------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


