#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001817831ac20 .scope module, "data_memory_tb" "data_memory_tb" 2 3;
 .timescale 0 0;
v0000018178357ad0_0 .var "MemRead", 0 0;
v0000018178357b70_0 .var "addr", 31 0;
v0000018178357c10_0 .var "clk", 0 0;
v0000018178357cb0_0 .net "rd", 31 0, v00000181783578f0_0;  1 drivers
v0000018178357d50_0 .var "wd", 31 0;
v0000018178363a60_0 .var "we", 0 0;
S_000001817831adb0 .scope module, "d1" "data_memory" 2 8, 3 3 0, S_000001817831ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wd";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 32 "rd";
v000001817831af40_0 .net "MemRead", 0 0, v0000018178357ad0_0;  1 drivers
v0000018178332f70 .array "RAM", 64 0, 31 0;
v000001817831a950_0 .net "addr", 31 0, v0000018178357b70_0;  1 drivers
v0000018178357850_0 .net "clk", 0 0, v0000018178357c10_0;  1 drivers
v00000181783578f0_0 .var "rd", 31 0;
v0000018178357990_0 .net "wd", 31 0, v0000018178357d50_0;  1 drivers
v0000018178357a30_0 .net "we", 0 0, v0000018178363a60_0;  1 drivers
E_00000181783674e0 .event posedge, v0000018178357850_0;
v0000018178332f70_0 .array/port v0000018178332f70, 0;
v0000018178332f70_1 .array/port v0000018178332f70, 1;
E_0000018178367ba0/0 .event anyedge, v000001817831af40_0, v000001817831a950_0, v0000018178332f70_0, v0000018178332f70_1;
v0000018178332f70_2 .array/port v0000018178332f70, 2;
v0000018178332f70_3 .array/port v0000018178332f70, 3;
v0000018178332f70_4 .array/port v0000018178332f70, 4;
v0000018178332f70_5 .array/port v0000018178332f70, 5;
E_0000018178367ba0/1 .event anyedge, v0000018178332f70_2, v0000018178332f70_3, v0000018178332f70_4, v0000018178332f70_5;
v0000018178332f70_6 .array/port v0000018178332f70, 6;
v0000018178332f70_7 .array/port v0000018178332f70, 7;
v0000018178332f70_8 .array/port v0000018178332f70, 8;
v0000018178332f70_9 .array/port v0000018178332f70, 9;
E_0000018178367ba0/2 .event anyedge, v0000018178332f70_6, v0000018178332f70_7, v0000018178332f70_8, v0000018178332f70_9;
v0000018178332f70_10 .array/port v0000018178332f70, 10;
v0000018178332f70_11 .array/port v0000018178332f70, 11;
v0000018178332f70_12 .array/port v0000018178332f70, 12;
v0000018178332f70_13 .array/port v0000018178332f70, 13;
E_0000018178367ba0/3 .event anyedge, v0000018178332f70_10, v0000018178332f70_11, v0000018178332f70_12, v0000018178332f70_13;
v0000018178332f70_14 .array/port v0000018178332f70, 14;
v0000018178332f70_15 .array/port v0000018178332f70, 15;
v0000018178332f70_16 .array/port v0000018178332f70, 16;
v0000018178332f70_17 .array/port v0000018178332f70, 17;
E_0000018178367ba0/4 .event anyedge, v0000018178332f70_14, v0000018178332f70_15, v0000018178332f70_16, v0000018178332f70_17;
v0000018178332f70_18 .array/port v0000018178332f70, 18;
v0000018178332f70_19 .array/port v0000018178332f70, 19;
v0000018178332f70_20 .array/port v0000018178332f70, 20;
v0000018178332f70_21 .array/port v0000018178332f70, 21;
E_0000018178367ba0/5 .event anyedge, v0000018178332f70_18, v0000018178332f70_19, v0000018178332f70_20, v0000018178332f70_21;
v0000018178332f70_22 .array/port v0000018178332f70, 22;
v0000018178332f70_23 .array/port v0000018178332f70, 23;
v0000018178332f70_24 .array/port v0000018178332f70, 24;
v0000018178332f70_25 .array/port v0000018178332f70, 25;
E_0000018178367ba0/6 .event anyedge, v0000018178332f70_22, v0000018178332f70_23, v0000018178332f70_24, v0000018178332f70_25;
v0000018178332f70_26 .array/port v0000018178332f70, 26;
v0000018178332f70_27 .array/port v0000018178332f70, 27;
v0000018178332f70_28 .array/port v0000018178332f70, 28;
v0000018178332f70_29 .array/port v0000018178332f70, 29;
E_0000018178367ba0/7 .event anyedge, v0000018178332f70_26, v0000018178332f70_27, v0000018178332f70_28, v0000018178332f70_29;
v0000018178332f70_30 .array/port v0000018178332f70, 30;
v0000018178332f70_31 .array/port v0000018178332f70, 31;
v0000018178332f70_32 .array/port v0000018178332f70, 32;
v0000018178332f70_33 .array/port v0000018178332f70, 33;
E_0000018178367ba0/8 .event anyedge, v0000018178332f70_30, v0000018178332f70_31, v0000018178332f70_32, v0000018178332f70_33;
v0000018178332f70_34 .array/port v0000018178332f70, 34;
v0000018178332f70_35 .array/port v0000018178332f70, 35;
v0000018178332f70_36 .array/port v0000018178332f70, 36;
v0000018178332f70_37 .array/port v0000018178332f70, 37;
E_0000018178367ba0/9 .event anyedge, v0000018178332f70_34, v0000018178332f70_35, v0000018178332f70_36, v0000018178332f70_37;
v0000018178332f70_38 .array/port v0000018178332f70, 38;
v0000018178332f70_39 .array/port v0000018178332f70, 39;
v0000018178332f70_40 .array/port v0000018178332f70, 40;
v0000018178332f70_41 .array/port v0000018178332f70, 41;
E_0000018178367ba0/10 .event anyedge, v0000018178332f70_38, v0000018178332f70_39, v0000018178332f70_40, v0000018178332f70_41;
v0000018178332f70_42 .array/port v0000018178332f70, 42;
v0000018178332f70_43 .array/port v0000018178332f70, 43;
v0000018178332f70_44 .array/port v0000018178332f70, 44;
v0000018178332f70_45 .array/port v0000018178332f70, 45;
E_0000018178367ba0/11 .event anyedge, v0000018178332f70_42, v0000018178332f70_43, v0000018178332f70_44, v0000018178332f70_45;
v0000018178332f70_46 .array/port v0000018178332f70, 46;
v0000018178332f70_47 .array/port v0000018178332f70, 47;
v0000018178332f70_48 .array/port v0000018178332f70, 48;
v0000018178332f70_49 .array/port v0000018178332f70, 49;
E_0000018178367ba0/12 .event anyedge, v0000018178332f70_46, v0000018178332f70_47, v0000018178332f70_48, v0000018178332f70_49;
v0000018178332f70_50 .array/port v0000018178332f70, 50;
v0000018178332f70_51 .array/port v0000018178332f70, 51;
v0000018178332f70_52 .array/port v0000018178332f70, 52;
v0000018178332f70_53 .array/port v0000018178332f70, 53;
E_0000018178367ba0/13 .event anyedge, v0000018178332f70_50, v0000018178332f70_51, v0000018178332f70_52, v0000018178332f70_53;
v0000018178332f70_54 .array/port v0000018178332f70, 54;
v0000018178332f70_55 .array/port v0000018178332f70, 55;
v0000018178332f70_56 .array/port v0000018178332f70, 56;
v0000018178332f70_57 .array/port v0000018178332f70, 57;
E_0000018178367ba0/14 .event anyedge, v0000018178332f70_54, v0000018178332f70_55, v0000018178332f70_56, v0000018178332f70_57;
v0000018178332f70_58 .array/port v0000018178332f70, 58;
v0000018178332f70_59 .array/port v0000018178332f70, 59;
v0000018178332f70_60 .array/port v0000018178332f70, 60;
v0000018178332f70_61 .array/port v0000018178332f70, 61;
E_0000018178367ba0/15 .event anyedge, v0000018178332f70_58, v0000018178332f70_59, v0000018178332f70_60, v0000018178332f70_61;
v0000018178332f70_62 .array/port v0000018178332f70, 62;
v0000018178332f70_63 .array/port v0000018178332f70, 63;
v0000018178332f70_64 .array/port v0000018178332f70, 64;
E_0000018178367ba0/16 .event anyedge, v0000018178332f70_62, v0000018178332f70_63, v0000018178332f70_64;
E_0000018178367ba0 .event/or E_0000018178367ba0/0, E_0000018178367ba0/1, E_0000018178367ba0/2, E_0000018178367ba0/3, E_0000018178367ba0/4, E_0000018178367ba0/5, E_0000018178367ba0/6, E_0000018178367ba0/7, E_0000018178367ba0/8, E_0000018178367ba0/9, E_0000018178367ba0/10, E_0000018178367ba0/11, E_0000018178367ba0/12, E_0000018178367ba0/13, E_0000018178367ba0/14, E_0000018178367ba0/15, E_0000018178367ba0/16;
    .scope S_000001817831adb0;
T_0 ;
    %wait E_0000018178367ba0;
    %load/vec4 v000001817831af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %ix/getv 4, v000001817831a950_0;
    %load/vec4a v0000018178332f70, 4;
    %store/vec4 v00000181783578f0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000181783578f0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001817831adb0;
T_1 ;
    %wait E_00000181783674e0;
    %load/vec4 v0000018178357a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018178357990_0;
    %ix/getv 3, v000001817831a950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018178332f70, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001817831ac20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018178357c10_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000018178357c10_0;
    %inv;
    %store/vec4 v0000018178357c10_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001817831ac20;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "data_memory.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001817831ac20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018178363a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018178357ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018178357b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018178357d50_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018178363a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018178357ad0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018178357b70_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000018178357d50_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018178363a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018178357ad0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018178357b70_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "Leitura da posi\303\247\303\243o 10: %h (esperado: DEADBEEF)", v0000018178357cb0_0 {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000018178357b70_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "Leitura da posi\303\247\303\243o 20: %h (esperado: 0)", v0000018178357cb0_0 {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "data_memory_tb.v";
    "data_memory.v";
