/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module PS2PacketParser(clk, in, reset, done);
  input clk;
  wire clk;
  input [7:0] in;
  wire [7:0] in;
  input reset;
  wire reset;
  output done;
  wire done;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [5:0] _07_;
  wire [2:0] _08_;
  wire [1:0] _09_;
  wire _10_;
  wire _11_;
  wire [1:0] next_state;
  reg [1:0] state;
  always @(posedge clk)
    if (reset) state[0] <= 1'h0;
    else state[0] <= next_state[0];
  always @(posedge clk)
    if (reset) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  assign _00_ = ~state[1];
  assign _01_ = ~state[0];
  assign _07_[0] = in[3] & _08_[0];
  assign _04_ = _01_ | _00_;
  assign _05_ = state[0] | _00_;
  assign _06_ = _01_ | state[1];
  assign _09_[1] = _07_[3] | _07_[5];
  assign _09_[0] = _07_[0] | _07_[3];
  assign _02_ = _08_[0] | _07_[3];
  assign _11_ = _02_ | _07_[5];
  assign _08_[0] = done | _10_;
  assign _03_ = state[0] | state[1];
  assign done = ~_04_;
  assign _07_[3] = ~_05_;
  assign _07_[5] = ~_06_;
  assign _10_ = ~_03_;
  assign next_state[0] = _11_ ? _09_[0] : 1'hx;
  assign next_state[1] = _11_ ? _09_[1] : 1'hx;
  assign { _07_[4], _07_[2:1] } = { 1'h0, _07_[3], 1'h0 };
  assign _08_[2:1] = { _07_[5], _07_[3] };
endmodule
