library ieee;
use ieee.std_logic_1164.all;


entity Matrix is 
generic(num:    integer:=4);
port
(
    a,b :  in std_logic_vector(num-1 downto 0);
    s :  in std_logic_vector(num*2-1 downto 0)
);
end Matrix;

architecture behavior of Matrix is

    signal andPorts:    std_logic_vector( ( (num)*(num) - 1 ) downto 0 );   

    begin

        andGen:
        for i in 0 to num generate 

            for j in 0 to num generate

                andPorts(j+num*i) <= a(i) and b(j); 

            end generate;

        end generate;

    end behavior;