-------------------------------------------------------------------------------
Questa PropCheck Version 2019.2_1 linux_x86_64 18 May 2019
-------------------------------------------------------------------------------
Report Generated               : Mon Dec 19 18:26:12 2022
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-init qs_files/core.init \ 
	-timeout 5m 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk : PN


Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
Unconstrained        <none>               -            'caddr'
Unconstrained        <none>               -            'cin'
Clock                <n/a>                -            'clk'
Unconstrained        <none>               -            'cload'
Unconstrained        <none>               -            'din'
Unconstrained        <none>               -            'rstn'
Unconstrained        <none>               -            'start'
Unconstrained        <none>               -            'valid_in'
-------------------------------------------------------------------------------



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------
$default_clock clk
$default_input_value 0
rstn = 1'b1
##
rstn = 1'b0

---------------- END RESET SEQUENCE ----------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (8)
-------------------------------------------------------------------------------
result1
state0
state0_1
state0_2
state0_3
state1
state2
state3
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  7 registers (100.0% of 7 in sequential fanin of properties)
-------------------------------------------------------------------------------
  clk1 (File /user/stud/fall21/ig2451/FV-Hardware/FIR/core.sv, Line 13) 1'bx
  clk1_counter (File /user/stud/fall21/ig2451/FV-Hardware/FIR/core.sv, Line 14) 28'bxxxxxxxxxxxxxxxxxxxxxxxxxxxx
  clk1_delay (File /user/stud/fall21/ig2451/FV-Hardware/FIR/core.sv, Line 87) 1'bx
  clk1_delay_meta (File /user/stud/fall21/ig2451/FV-Hardware/FIR/core.sv, Line 86) 1'bx
  curr_state (File /user/stud/fall21/ig2451/FV-Hardware/FIR/core.sv, Line 44) 2'bxx
  i_inst.Q_INT (File /user/stud/fall21/ig2451/FV-Hardware/FIR/counter.sv, Line 7) 6'bxxxxxx
  n_inst.Q_INT (File /user/stud/fall21/ig2451/FV-Hardware/FIR/counter.sv, Line 7) 14'bxxxxxxxxxxxxxx
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 7 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    1
  DUT Input Bits                      1
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                          255
  Counter State Bits                 48
  RAM State Bits                      0
  Register State Bits                 5
  Property State Bits               202
Logic Gates                         531
  Design Gates                      304
  Property Gates                    227
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (7)
-------------------------------------------------------------------------------
state0
state0_1
state0_2
state0_3
state1
state2
state3
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired with Warnings (1)
-------------------------------------------------------------------------------
result1
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (1)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
          660   65  result1
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
 65 cycles                            1
---------------------------------------
Total                                 1
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        7 |       1        0       0       0 |       1        0       4       0
       10 |       4        0       0       0 |       0        0       4       0
       12 |       2        0       0       0 |       0        0       0       0
-------------------------------------------------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Proven                                7
Inconclusive                          0
Fired                                 1
  Fired with Warning                  1
---------------------------------------
Total                                 8
---------------------------------------


--------- Process Statistics ----------
Elapsed Time                       3 s 
-------- Orchestration Process --------
------------ remote02:6389 ------------
CPU Time                           1 s 
Peak Memory                      0.4 GB
---------- Engine Processes -----------
------------ remote02:6399 ------------
CPU Time                           3 s 
Peak Memory                      0.2 GB
CPU Utilization                  100 % 
------------ remote02:6402 ------------
CPU Time                           3 s 
Peak Memory                      0.3 GB
CPU Utilization                  100 % 
------------ remote02:6407 ------------
CPU Time                           3 s 
Peak Memory                      0.1 GB
CPU Utilization                  100 % 
------------ remote02:6412 ------------
CPU Time                           3 s 
Peak Memory                      0.1 GB
CPU Utilization                  100 % 
---------------------------------------

