

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_FILTER_LOOP'
================================================================
* Date:           Thu Mar 28 20:01:55 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  28.546 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_17 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_18 = alloca i32 1"   --->   Operation 9 'alloca' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 10 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_21 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_22 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_24 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_25 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_26 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V = alloca i32 1"   --->   Operation 28 'alloca' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_44 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_45 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_47 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_48 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_49 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_50 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_51 = alloca i32 1"   --->   Operation 43 'alloca' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_52 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_53 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_2 = alloca i32 1"   --->   Operation 47 'alloca' 'lowfreq_accumulate_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_55 = alloca i32 1"   --->   Operation 48 'alloca' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32 1"   --->   Operation 49 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_57 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_58 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_60 = alloca i32 1"   --->   Operation 53 'alloca' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_61 = alloca i32 1"   --->   Operation 54 'alloca' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_62 = alloca i32 1"   --->   Operation 55 'alloca' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_63 = alloca i32 1"   --->   Operation 56 'alloca' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_64 = alloca i32 1"   --->   Operation 57 'alloca' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_65 = alloca i32 1"   --->   Operation 58 'alloca' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_66 = alloca i32 1"   --->   Operation 59 'alloca' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_67 = alloca i32 1"   --->   Operation 60 'alloca' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_68 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_69 = alloca i32 1"   --->   Operation 62 'alloca' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_70 = alloca i32 1"   --->   Operation 63 'alloca' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_71 = alloca i32 1"   --->   Operation 64 'alloca' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_72 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_73 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SIGNAL_OUT_V_dest_V, i1 %SIGNAL_OUT_V_id_V, i1 %SIGNAL_OUT_V_last_V, i1 %SIGNAL_OUT_V_user_V, i4 %SIGNAL_OUT_V_strb_V, i4 %SIGNAL_OUT_V_keep_V, i32 %SIGNAL_OUT_V_data_V, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %SIGNAL_IN_V_dest_V, i1 %SIGNAL_IN_V_id_V, i1 %SIGNAL_IN_V_last_V, i1 %SIGNAL_IN_V_user_V, i4 %SIGNAL_IN_V_strb_V, i4 %SIGNAL_IN_V_keep_V, i32 %SIGNAL_IN_V_data_V, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%gmem_addr_read_63 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_42"   --->   Operation 69 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_read_64 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_43"   --->   Operation 70 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr_read_65 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_44"   --->   Operation 71 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr_read_66 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_45"   --->   Operation 72 'read' 'gmem_addr_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr_read_67 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_46"   --->   Operation 73 'read' 'gmem_addr_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_read_68 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_47"   --->   Operation 74 'read' 'gmem_addr_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_addr_read_69 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_48"   --->   Operation 75 'read' 'gmem_addr_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_read_70 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_49"   --->   Operation 76 'read' 'gmem_addr_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_read_71 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_50"   --->   Operation 77 'read' 'gmem_addr_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr_read_72 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_51"   --->   Operation 78 'read' 'gmem_addr_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr_read_73 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_52"   --->   Operation 79 'read' 'gmem_addr_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_read_74 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_53"   --->   Operation 80 'read' 'gmem_addr_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_read_75 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_54"   --->   Operation 81 'read' 'gmem_addr_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_read_76 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_55"   --->   Operation 82 'read' 'gmem_addr_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%gmem_addr_read_77 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_56"   --->   Operation 83 'read' 'gmem_addr_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%gmem_addr_read_78 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_57"   --->   Operation 84 'read' 'gmem_addr_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr_read_79 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_58"   --->   Operation 85 'read' 'gmem_addr_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr_read_80 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_59"   --->   Operation 86 'read' 'gmem_addr_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%gmem_addr_read_81 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_60"   --->   Operation 87 'read' 'gmem_addr_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_read_82 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_61"   --->   Operation 88 'read' 'gmem_addr_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_read_83 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_62"   --->   Operation 89 'read' 'gmem_addr_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%gmem_addr_read_84 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_21"   --->   Operation 90 'read' 'gmem_addr_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_read_85 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_22"   --->   Operation 91 'read' 'gmem_addr_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%gmem_addr_read_86 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_23"   --->   Operation 92 'read' 'gmem_addr_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_read_87 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_24"   --->   Operation 93 'read' 'gmem_addr_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%gmem_addr_read_88 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_25"   --->   Operation 94 'read' 'gmem_addr_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_read_89 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_26"   --->   Operation 95 'read' 'gmem_addr_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr_read_90 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_27"   --->   Operation 96 'read' 'gmem_addr_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_addr_read_91 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_28"   --->   Operation 97 'read' 'gmem_addr_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_read_92 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_29"   --->   Operation 98 'read' 'gmem_addr_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%gmem_addr_read_93 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_30"   --->   Operation 99 'read' 'gmem_addr_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr_read_94 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_31"   --->   Operation 100 'read' 'gmem_addr_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_read_95 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_32"   --->   Operation 101 'read' 'gmem_addr_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_addr_read_96 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_33"   --->   Operation 102 'read' 'gmem_addr_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_read_97 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_34"   --->   Operation 103 'read' 'gmem_addr_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_read_98 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_35"   --->   Operation 104 'read' 'gmem_addr_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_read_99 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_36"   --->   Operation 105 'read' 'gmem_addr_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%gmem_addr_read_100 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_37"   --->   Operation 106 'read' 'gmem_addr_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_read_101 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_38"   --->   Operation 107 'read' 'gmem_addr_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_read_102 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_39"   --->   Operation 108 'read' 'gmem_addr_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%gmem_addr_read_103 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_40"   --->   Operation 109 'read' 'gmem_addr_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_read_104 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_41"   --->   Operation 110 'read' 'gmem_addr_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_read137 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read"   --->   Operation 111 'read' 'gmem_addr_read137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr_read_105 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_1"   --->   Operation 112 'read' 'gmem_addr_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_read_106 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_2"   --->   Operation 113 'read' 'gmem_addr_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_read_107 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_3"   --->   Operation 114 'read' 'gmem_addr_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr_read_108 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_4"   --->   Operation 115 'read' 'gmem_addr_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_read_109 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_5"   --->   Operation 116 'read' 'gmem_addr_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr_read_110 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_6"   --->   Operation 117 'read' 'gmem_addr_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr_read_111 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_7"   --->   Operation 118 'read' 'gmem_addr_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_read_112 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_8"   --->   Operation 119 'read' 'gmem_addr_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_read_113 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_9"   --->   Operation 120 'read' 'gmem_addr_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%gmem_addr_read_114 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_10"   --->   Operation 121 'read' 'gmem_addr_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_read_115 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_11"   --->   Operation 122 'read' 'gmem_addr_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr_read_116 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_12"   --->   Operation 123 'read' 'gmem_addr_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_read_117 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_13"   --->   Operation 124 'read' 'gmem_addr_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_addr_read_118 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_14"   --->   Operation 125 'read' 'gmem_addr_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr_read_119 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_15"   --->   Operation 126 'read' 'gmem_addr_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%gmem_addr_read_120 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_16"   --->   Operation 127 'read' 'gmem_addr_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr_read_121 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_17"   --->   Operation 128 'read' 'gmem_addr_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%gmem_addr_read_122 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_18"   --->   Operation 129 'read' 'gmem_addr_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr_read_123 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_19"   --->   Operation 130 'read' 'gmem_addr_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_read_124 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gmem_addr_read_20"   --->   Operation 131 'read' 'gmem_addr_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_19_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_19_load"   --->   Operation 132 'read' 'lowfreq_shift_reg_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_18_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_18_load"   --->   Operation 133 'read' 'lowfreq_shift_reg_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_17_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_17_load"   --->   Operation 134 'read' 'lowfreq_shift_reg_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_16_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_16_load"   --->   Operation 135 'read' 'lowfreq_shift_reg_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_15_load"   --->   Operation 136 'read' 'lowfreq_shift_reg_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_14_load"   --->   Operation 137 'read' 'lowfreq_shift_reg_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_13_load"   --->   Operation 138 'read' 'lowfreq_shift_reg_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_12_load"   --->   Operation 139 'read' 'lowfreq_shift_reg_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_11_load"   --->   Operation 140 'read' 'lowfreq_shift_reg_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_10_load"   --->   Operation 141 'read' 'lowfreq_shift_reg_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_9_load"   --->   Operation 142 'read' 'lowfreq_shift_reg_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_8_load"   --->   Operation 143 'read' 'lowfreq_shift_reg_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_7_load"   --->   Operation 144 'read' 'lowfreq_shift_reg_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_6_load"   --->   Operation 145 'read' 'lowfreq_shift_reg_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_5_load"   --->   Operation 146 'read' 'lowfreq_shift_reg_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_4_load"   --->   Operation 147 'read' 'lowfreq_shift_reg_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_3_load"   --->   Operation 148 'read' 'lowfreq_shift_reg_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_2_load"   --->   Operation 149 'read' 'lowfreq_shift_reg_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_1_load"   --->   Operation 150 'read' 'lowfreq_shift_reg_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lowfreq_shift_reg_0_load"   --->   Operation 151 'read' 'lowfreq_shift_reg_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_19_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_19_load"   --->   Operation 152 'read' 'midfreq_shift_reg_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_18_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_18_load"   --->   Operation 153 'read' 'midfreq_shift_reg_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_17_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_17_load"   --->   Operation 154 'read' 'midfreq_shift_reg_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_16_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_16_load"   --->   Operation 155 'read' 'midfreq_shift_reg_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_15_load"   --->   Operation 156 'read' 'midfreq_shift_reg_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_14_load"   --->   Operation 157 'read' 'midfreq_shift_reg_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_13_load"   --->   Operation 158 'read' 'midfreq_shift_reg_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_12_load"   --->   Operation 159 'read' 'midfreq_shift_reg_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_11_load"   --->   Operation 160 'read' 'midfreq_shift_reg_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_10_load"   --->   Operation 161 'read' 'midfreq_shift_reg_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_9_load"   --->   Operation 162 'read' 'midfreq_shift_reg_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_8_load"   --->   Operation 163 'read' 'midfreq_shift_reg_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_7_load"   --->   Operation 164 'read' 'midfreq_shift_reg_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_6_load"   --->   Operation 165 'read' 'midfreq_shift_reg_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_5_load"   --->   Operation 166 'read' 'midfreq_shift_reg_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_4_load"   --->   Operation 167 'read' 'midfreq_shift_reg_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_3_load"   --->   Operation 168 'read' 'midfreq_shift_reg_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_2_load"   --->   Operation 169 'read' 'midfreq_shift_reg_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_1_load"   --->   Operation 170 'read' 'midfreq_shift_reg_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%midfreq_shift_reg_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %midfreq_shift_reg_0_load"   --->   Operation 171 'read' 'midfreq_shift_reg_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_19_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_19_load"   --->   Operation 172 'read' 'highfreq_shift_reg_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_18_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_18_load"   --->   Operation 173 'read' 'highfreq_shift_reg_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_17_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_17_load"   --->   Operation 174 'read' 'highfreq_shift_reg_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_16_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_16_load"   --->   Operation 175 'read' 'highfreq_shift_reg_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_15_load"   --->   Operation 176 'read' 'highfreq_shift_reg_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_14_load"   --->   Operation 177 'read' 'highfreq_shift_reg_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_13_load"   --->   Operation 178 'read' 'highfreq_shift_reg_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_12_load"   --->   Operation 179 'read' 'highfreq_shift_reg_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_11_load"   --->   Operation 180 'read' 'highfreq_shift_reg_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_10_load"   --->   Operation 181 'read' 'highfreq_shift_reg_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_9_load"   --->   Operation 182 'read' 'highfreq_shift_reg_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_8_load"   --->   Operation 183 'read' 'highfreq_shift_reg_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_7_load"   --->   Operation 184 'read' 'highfreq_shift_reg_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_6_load"   --->   Operation 185 'read' 'highfreq_shift_reg_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_5_load"   --->   Operation 186 'read' 'highfreq_shift_reg_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_4_load"   --->   Operation 187 'read' 'highfreq_shift_reg_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_3_load"   --->   Operation 188 'read' 'highfreq_shift_reg_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_2_load"   --->   Operation 189 'read' 'highfreq_shift_reg_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_1_load"   --->   Operation 190 'read' 'highfreq_shift_reg_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%highfreq_shift_reg_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %highfreq_shift_reg_0_load"   --->   Operation 191 'read' 'highfreq_shift_reg_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_0_load_read, i32 %empty_73"   --->   Operation 192 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_1_load_read, i32 %empty_72"   --->   Operation 193 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_2_load_read, i32 %empty_71"   --->   Operation 194 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_3_load_read, i32 %empty_70"   --->   Operation 195 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_4_load_read, i32 %empty_69"   --->   Operation 196 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 197 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_5_load_read, i32 %empty_68"   --->   Operation 197 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 198 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_6_load_read, i32 %empty_67"   --->   Operation 198 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_7_load_read, i32 %empty_66"   --->   Operation 199 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_8_load_read, i32 %empty_65"   --->   Operation 200 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 201 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_9_load_read, i32 %empty_64"   --->   Operation 201 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 202 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_10_load_read, i32 %empty_63"   --->   Operation 202 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_11_load_read, i32 %empty_62"   --->   Operation 203 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_12_load_read, i32 %empty_61"   --->   Operation 204 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_13_load_read, i32 %empty_60"   --->   Operation 205 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_14_load_read, i32 %empty_59"   --->   Operation 206 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_15_load_read, i32 %empty_58"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_16_load_read, i32 %empty_57"   --->   Operation 208 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_17_load_read, i32 %empty_56"   --->   Operation 209 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_18_load_read, i32 %empty_55"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_0_load_read, i32 %lowfreq_accumulate_2"   --->   Operation 211 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_1_load_read, i32 %empty_54"   --->   Operation 212 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 213 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_2_load_read, i32 %empty_53"   --->   Operation 213 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_3_load_read, i32 %empty_52"   --->   Operation 214 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_4_load_read, i32 %empty_51"   --->   Operation 215 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 216 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_5_load_read, i32 %empty_50"   --->   Operation 216 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_6_load_read, i32 %empty_49"   --->   Operation 217 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_7_load_read, i32 %empty_48"   --->   Operation 218 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_8_load_read, i32 %empty_47"   --->   Operation 219 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_9_load_read, i32 %empty_46"   --->   Operation 220 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 221 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_10_load_read, i32 %empty_45"   --->   Operation 221 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_11_load_read, i32 %empty_44"   --->   Operation 222 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_12_load_read, i32 %empty_43"   --->   Operation 223 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_13_load_read, i32 %empty_42"   --->   Operation 224 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_14_load_read, i32 %empty_41"   --->   Operation 225 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_15_load_read, i32 %empty_40"   --->   Operation 226 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 227 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_16_load_read, i32 %empty_39"   --->   Operation 227 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_17_load_read, i32 %empty_38"   --->   Operation 228 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 229 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_18_load_read, i32 %empty_37"   --->   Operation 229 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_0_load_read, i32 %tmp_data_V"   --->   Operation 230 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_1_load_read, i32 %empty_36"   --->   Operation 231 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_2_load_read, i32 %empty_35"   --->   Operation 232 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_3_load_read, i32 %empty_34"   --->   Operation 233 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_4_load_read, i32 %empty_33"   --->   Operation 234 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_5_load_read, i32 %empty_32"   --->   Operation 235 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_6_load_read, i32 %empty_31"   --->   Operation 236 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 237 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_7_load_read, i32 %empty_30"   --->   Operation 237 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_8_load_read, i32 %empty_29"   --->   Operation 238 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_9_load_read, i32 %empty_28"   --->   Operation 239 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_10_load_read, i32 %empty_27"   --->   Operation 240 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_11_load_read, i32 %empty_26"   --->   Operation 241 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 242 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_12_load_read, i32 %empty_25"   --->   Operation 242 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_13_load_read, i32 %empty_24"   --->   Operation 243 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_14_load_read, i32 %empty_23"   --->   Operation 244 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 245 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_15_load_read, i32 %empty_22"   --->   Operation 245 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 246 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_16_load_read, i32 %empty_21"   --->   Operation 246 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 247 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_17_load_read, i32 %empty_20"   --->   Operation 247 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 248 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_18_load_read, i32 %empty_19"   --->   Operation 248 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 249 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %highfreq_shift_reg_19_load_read, i32 %empty_18"   --->   Operation 249 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 250 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %midfreq_shift_reg_19_load_read, i32 %empty_17"   --->   Operation 250 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 251 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %lowfreq_shift_reg_19_load_read, i32 %empty"   --->   Operation 251 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50"   --->   Operation 252 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 25.9>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%p_load257 = load i32 %empty" [equalizer.cpp:43]   --->   Operation 253 'load' 'p_load257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%p_load254 = load i32 %empty_19" [equalizer.cpp:43]   --->   Operation 254 'load' 'p_load254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%p_load253 = load i32 %empty_20" [equalizer.cpp:43]   --->   Operation 255 'load' 'p_load253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%p_load252 = load i32 %empty_21" [equalizer.cpp:43]   --->   Operation 256 'load' 'p_load252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%p_load251 = load i32 %empty_22" [equalizer.cpp:43]   --->   Operation 257 'load' 'p_load251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%p_load250 = load i32 %empty_23" [equalizer.cpp:43]   --->   Operation 258 'load' 'p_load250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%p_load249 = load i32 %empty_24" [equalizer.cpp:43]   --->   Operation 259 'load' 'p_load249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%p_load248 = load i32 %empty_25" [equalizer.cpp:43]   --->   Operation 260 'load' 'p_load248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%p_load247 = load i32 %empty_26" [equalizer.cpp:43]   --->   Operation 261 'load' 'p_load247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%p_load246 = load i32 %empty_27" [equalizer.cpp:43]   --->   Operation 262 'load' 'p_load246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%p_load245 = load i32 %empty_28" [equalizer.cpp:43]   --->   Operation 263 'load' 'p_load245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%p_load244 = load i32 %empty_29" [equalizer.cpp:43]   --->   Operation 264 'load' 'p_load244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%p_load243 = load i32 %empty_30" [equalizer.cpp:43]   --->   Operation 265 'load' 'p_load243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%p_load242 = load i32 %empty_31" [equalizer.cpp:43]   --->   Operation 266 'load' 'p_load242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%p_load241 = load i32 %empty_32" [equalizer.cpp:43]   --->   Operation 267 'load' 'p_load241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%p_load240 = load i32 %empty_33" [equalizer.cpp:43]   --->   Operation 268 'load' 'p_load240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%p_load239 = load i32 %empty_34" [equalizer.cpp:43]   --->   Operation 269 'load' 'p_load239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%p_load238 = load i32 %empty_35" [equalizer.cpp:43]   --->   Operation 270 'load' 'p_load238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%p_load237 = load i32 %empty_36" [equalizer.cpp:43]   --->   Operation 271 'load' 'p_load237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_data_V_load = load i32 %tmp_data_V" [equalizer.cpp:43]   --->   Operation 272 'load' 'tmp_data_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%empty_74 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %SIGNAL_IN_V_data_V, i4 %SIGNAL_IN_V_keep_V, i4 %SIGNAL_IN_V_strb_V, i1 %SIGNAL_IN_V_user_V, i1 %SIGNAL_IN_V_last_V, i1 %SIGNAL_IN_V_id_V, i1 %SIGNAL_IN_V_dest_V"   --->   Operation 273 'read' 'empty_74' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i44 %empty_74"   --->   Operation 274 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty_74"   --->   Operation 275 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty_74"   --->   Operation 276 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty_74"   --->   Operation 277 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty_74"   --->   Operation 278 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty_74"   --->   Operation 279 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty_74"   --->   Operation 280 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (8.51ns)   --->   "%lowfreq_accumulate = mul i32 %p_load257, i32 %gmem_addr_read_124" [equalizer.cpp:43]   --->   Operation 281 'mul' 'lowfreq_accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (8.51ns)   --->   "%mul_ln43 = mul i32 %p_load254, i32 %gmem_addr_read_123" [equalizer.cpp:43]   --->   Operation 282 'mul' 'mul_ln43' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (8.51ns)   --->   "%mul_ln43_1 = mul i32 %p_load253, i32 %gmem_addr_read_122" [equalizer.cpp:43]   --->   Operation 283 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (8.51ns)   --->   "%mul_ln43_2 = mul i32 %p_load252, i32 %gmem_addr_read_121" [equalizer.cpp:43]   --->   Operation 284 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (8.51ns)   --->   "%mul_ln43_3 = mul i32 %p_load251, i32 %gmem_addr_read_120" [equalizer.cpp:43]   --->   Operation 285 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (8.51ns)   --->   "%mul_ln43_4 = mul i32 %p_load250, i32 %gmem_addr_read_119" [equalizer.cpp:43]   --->   Operation 286 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (8.51ns)   --->   "%mul_ln43_5 = mul i32 %p_load249, i32 %gmem_addr_read_118" [equalizer.cpp:43]   --->   Operation 287 'mul' 'mul_ln43_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (8.51ns)   --->   "%mul_ln43_6 = mul i32 %p_load248, i32 %gmem_addr_read_117" [equalizer.cpp:43]   --->   Operation 288 'mul' 'mul_ln43_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (8.51ns)   --->   "%mul_ln43_7 = mul i32 %p_load247, i32 %gmem_addr_read_116" [equalizer.cpp:43]   --->   Operation 289 'mul' 'mul_ln43_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (8.51ns)   --->   "%mul_ln43_8 = mul i32 %p_load246, i32 %gmem_addr_read_115" [equalizer.cpp:43]   --->   Operation 290 'mul' 'mul_ln43_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (8.51ns)   --->   "%mul_ln43_9 = mul i32 %p_load245, i32 %gmem_addr_read_114" [equalizer.cpp:43]   --->   Operation 291 'mul' 'mul_ln43_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (8.51ns)   --->   "%mul_ln43_10 = mul i32 %p_load244, i32 %gmem_addr_read_113" [equalizer.cpp:43]   --->   Operation 292 'mul' 'mul_ln43_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (8.51ns)   --->   "%mul_ln43_11 = mul i32 %p_load243, i32 %gmem_addr_read_112" [equalizer.cpp:43]   --->   Operation 293 'mul' 'mul_ln43_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (8.51ns)   --->   "%mul_ln43_12 = mul i32 %p_load242, i32 %gmem_addr_read_111" [equalizer.cpp:43]   --->   Operation 294 'mul' 'mul_ln43_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (8.51ns)   --->   "%mul_ln43_13 = mul i32 %p_load241, i32 %gmem_addr_read_110" [equalizer.cpp:43]   --->   Operation 295 'mul' 'mul_ln43_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (8.51ns)   --->   "%mul_ln43_14 = mul i32 %p_load240, i32 %gmem_addr_read_109" [equalizer.cpp:43]   --->   Operation 296 'mul' 'mul_ln43_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (8.51ns)   --->   "%mul_ln43_15 = mul i32 %p_load239, i32 %gmem_addr_read_108" [equalizer.cpp:43]   --->   Operation 297 'mul' 'mul_ln43_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (8.51ns)   --->   "%mul_ln43_16 = mul i32 %p_load238, i32 %gmem_addr_read_107" [equalizer.cpp:43]   --->   Operation 298 'mul' 'mul_ln43_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (8.51ns)   --->   "%mul_ln43_17 = mul i32 %p_load237, i32 %gmem_addr_read_106" [equalizer.cpp:43]   --->   Operation 299 'mul' 'mul_ln43_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (8.51ns)   --->   "%mul_ln43_18 = mul i32 %tmp_data_V_load, i32 %gmem_addr_read_105" [equalizer.cpp:43]   --->   Operation 300 'mul' 'mul_ln43_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (8.51ns)   --->   "%mul_ln46 = mul i32 %tmp_data_V_1, i32 %gmem_addr_read137" [equalizer.cpp:46]   --->   Operation 301 'mul' 'mul_ln46' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i32 %mul_ln43, i32 %lowfreq_accumulate" [equalizer.cpp:46]   --->   Operation 302 'add' 'add_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_1 = add i32 %mul_ln43_2, i32 %mul_ln43_3" [equalizer.cpp:46]   --->   Operation 303 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 304 [1/1] (2.55ns)   --->   "%add_ln46_4 = add i32 %mul_ln43_7, i32 %mul_ln43_8" [equalizer.cpp:46]   --->   Operation 304 'add' 'add_ln46_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_5 = add i32 %mul_ln43_4, i32 %mul_ln43_5" [equalizer.cpp:46]   --->   Operation 305 'add' 'add_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_6 = add i32 %add_ln46_5, i32 %mul_ln43_6" [equalizer.cpp:46]   --->   Operation 306 'add' 'add_ln46_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_9 = add i32 %mul_ln43_18, i32 %mul_ln43_17" [equalizer.cpp:46]   --->   Operation 307 'add' 'add_ln46_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_10 = add i32 %mul_ln43_14, i32 %mul_ln43_15" [equalizer.cpp:46]   --->   Operation 308 'add' 'add_ln46_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_15 = add i32 %mul_ln43_10, i32 %mul_ln46" [equalizer.cpp:46]   --->   Operation 309 'add' 'add_ln46_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 310 [1/1] (2.55ns)   --->   "%add_ln46_13 = add i32 %mul_ln43_11, i32 %mul_ln43_13" [equalizer.cpp:46]   --->   Operation 310 'add' 'add_ln46_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_11 = add i32 %add_ln46_10, i32 %mul_ln43_16" [equalizer.cpp:46]   --->   Operation 311 'add' 'add_ln46_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 312 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_12 = add i32 %add_ln46_11, i32 %add_ln46_9" [equalizer.cpp:46]   --->   Operation 312 'add' 'add_ln46_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_14 = add i32 %add_ln46_13, i32 %mul_ln43_12" [equalizer.cpp:46]   --->   Operation 313 'add' 'add_ln46_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 314 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_16 = add i32 %add_ln46_15, i32 %mul_ln43_9" [equalizer.cpp:46]   --->   Operation 314 'add' 'add_ln46_16' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 315 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_17 = add i32 %add_ln46_16, i32 %add_ln46_14" [equalizer.cpp:46]   --->   Operation 315 'add' 'add_ln46_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_18 = add i32 %add_ln46_17, i32 %add_ln46_12" [equalizer.cpp:46]   --->   Operation 316 'add' 'add_ln46_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_7 = add i32 %add_ln46_6, i32 %add_ln46_4" [equalizer.cpp:46]   --->   Operation 317 'add' 'add_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 318 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_2 = add i32 %add_ln46_1, i32 %mul_ln43_1" [equalizer.cpp:46]   --->   Operation 318 'add' 'add_ln46_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 319 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_3 = add i32 %add_ln46_2, i32 %add_ln46" [equalizer.cpp:46]   --->   Operation 319 'add' 'add_ln46_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 320 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_8 = add i32 %add_ln46_3, i32 %add_ln46_7" [equalizer.cpp:46]   --->   Operation 320 'add' 'add_ln46_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 321 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%lowfreq_accumulate_3 = add i32 %add_ln46_8, i32 %add_ln46_18" [equalizer.cpp:46]   --->   Operation 321 'add' 'lowfreq_accumulate_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %tmp_last_V, void %cleanup.cont, void %while.end.exitStub"   --->   Operation 322 'br' 'br_ln283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %tmp_data_V_1, i32 %tmp_data_V" [equalizer.cpp:23]   --->   Operation 323 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 324 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %tmp_data_V_load, i32 %empty_36" [equalizer.cpp:23]   --->   Operation 324 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 325 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load237, i32 %empty_35" [equalizer.cpp:23]   --->   Operation 325 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 326 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load238, i32 %empty_34" [equalizer.cpp:23]   --->   Operation 326 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load239, i32 %empty_33" [equalizer.cpp:23]   --->   Operation 327 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 328 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load240, i32 %empty_32" [equalizer.cpp:23]   --->   Operation 328 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 329 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load241, i32 %empty_31" [equalizer.cpp:23]   --->   Operation 329 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 330 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load242, i32 %empty_30" [equalizer.cpp:23]   --->   Operation 330 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 331 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load243, i32 %empty_29" [equalizer.cpp:23]   --->   Operation 331 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load244, i32 %empty_28" [equalizer.cpp:23]   --->   Operation 332 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load245, i32 %empty_27" [equalizer.cpp:23]   --->   Operation 333 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 334 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load246, i32 %empty_26" [equalizer.cpp:23]   --->   Operation 334 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 335 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load247, i32 %empty_25" [equalizer.cpp:23]   --->   Operation 335 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load248, i32 %empty_24" [equalizer.cpp:23]   --->   Operation 336 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 337 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load249, i32 %empty_23" [equalizer.cpp:23]   --->   Operation 337 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 338 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load250, i32 %empty_22" [equalizer.cpp:23]   --->   Operation 338 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load251, i32 %empty_21" [equalizer.cpp:23]   --->   Operation 339 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 340 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load252, i32 %empty_20" [equalizer.cpp:23]   --->   Operation 340 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 341 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load253, i32 %empty_19" [equalizer.cpp:23]   --->   Operation 341 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_2 : Operation 342 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load254, i32 %empty" [equalizer.cpp:23]   --->   Operation 342 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 25.9>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%p_load256 = load i32 %empty_17" [equalizer.cpp:54]   --->   Operation 343 'load' 'p_load256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%p_load235 = load i32 %empty_37" [equalizer.cpp:54]   --->   Operation 344 'load' 'p_load235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%p_load234 = load i32 %empty_38" [equalizer.cpp:54]   --->   Operation 345 'load' 'p_load234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%p_load233 = load i32 %empty_39" [equalizer.cpp:54]   --->   Operation 346 'load' 'p_load233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%p_load232 = load i32 %empty_40" [equalizer.cpp:54]   --->   Operation 347 'load' 'p_load232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%p_load231 = load i32 %empty_41" [equalizer.cpp:54]   --->   Operation 348 'load' 'p_load231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%p_load230 = load i32 %empty_42" [equalizer.cpp:54]   --->   Operation 349 'load' 'p_load230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%p_load229 = load i32 %empty_43" [equalizer.cpp:54]   --->   Operation 350 'load' 'p_load229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%p_load228 = load i32 %empty_44" [equalizer.cpp:54]   --->   Operation 351 'load' 'p_load228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%p_load227 = load i32 %empty_45" [equalizer.cpp:54]   --->   Operation 352 'load' 'p_load227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%p_load226 = load i32 %empty_46" [equalizer.cpp:54]   --->   Operation 353 'load' 'p_load226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%p_load225 = load i32 %empty_47" [equalizer.cpp:54]   --->   Operation 354 'load' 'p_load225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%p_load224 = load i32 %empty_48" [equalizer.cpp:54]   --->   Operation 355 'load' 'p_load224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%p_load223 = load i32 %empty_49" [equalizer.cpp:54]   --->   Operation 356 'load' 'p_load223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%p_load222 = load i32 %empty_50" [equalizer.cpp:54]   --->   Operation 357 'load' 'p_load222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%p_load221 = load i32 %empty_51" [equalizer.cpp:54]   --->   Operation 358 'load' 'p_load221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%p_load220 = load i32 %empty_52" [equalizer.cpp:54]   --->   Operation 359 'load' 'p_load220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%p_load219 = load i32 %empty_53" [equalizer.cpp:54]   --->   Operation 360 'load' 'p_load219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%p_load218 = load i32 %empty_54" [equalizer.cpp:54]   --->   Operation 361 'load' 'p_load218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_2_load = load i32 %lowfreq_accumulate_2" [equalizer.cpp:54]   --->   Operation 362 'load' 'lowfreq_accumulate_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (8.51ns)   --->   "%midfreq_accumulate = mul i32 %p_load256, i32 %gmem_addr_read_104" [equalizer.cpp:54]   --->   Operation 363 'mul' 'midfreq_accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (8.51ns)   --->   "%mul_ln54 = mul i32 %p_load235, i32 %gmem_addr_read_103" [equalizer.cpp:54]   --->   Operation 364 'mul' 'mul_ln54' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (8.51ns)   --->   "%mul_ln54_1 = mul i32 %p_load234, i32 %gmem_addr_read_102" [equalizer.cpp:54]   --->   Operation 365 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (8.51ns)   --->   "%mul_ln54_2 = mul i32 %p_load233, i32 %gmem_addr_read_101" [equalizer.cpp:54]   --->   Operation 366 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (8.51ns)   --->   "%mul_ln54_3 = mul i32 %p_load232, i32 %gmem_addr_read_100" [equalizer.cpp:54]   --->   Operation 367 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (8.51ns)   --->   "%mul_ln54_4 = mul i32 %p_load231, i32 %gmem_addr_read_99" [equalizer.cpp:54]   --->   Operation 368 'mul' 'mul_ln54_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (8.51ns)   --->   "%mul_ln54_5 = mul i32 %p_load230, i32 %gmem_addr_read_98" [equalizer.cpp:54]   --->   Operation 369 'mul' 'mul_ln54_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (8.51ns)   --->   "%mul_ln54_6 = mul i32 %p_load229, i32 %gmem_addr_read_97" [equalizer.cpp:54]   --->   Operation 370 'mul' 'mul_ln54_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (8.51ns)   --->   "%mul_ln54_7 = mul i32 %p_load228, i32 %gmem_addr_read_96" [equalizer.cpp:54]   --->   Operation 371 'mul' 'mul_ln54_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (8.51ns)   --->   "%mul_ln54_8 = mul i32 %p_load227, i32 %gmem_addr_read_95" [equalizer.cpp:54]   --->   Operation 372 'mul' 'mul_ln54_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (8.51ns)   --->   "%mul_ln54_9 = mul i32 %p_load226, i32 %gmem_addr_read_94" [equalizer.cpp:54]   --->   Operation 373 'mul' 'mul_ln54_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (8.51ns)   --->   "%mul_ln54_10 = mul i32 %p_load225, i32 %gmem_addr_read_93" [equalizer.cpp:54]   --->   Operation 374 'mul' 'mul_ln54_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (8.51ns)   --->   "%mul_ln54_11 = mul i32 %p_load224, i32 %gmem_addr_read_92" [equalizer.cpp:54]   --->   Operation 375 'mul' 'mul_ln54_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (8.51ns)   --->   "%mul_ln54_12 = mul i32 %p_load223, i32 %gmem_addr_read_91" [equalizer.cpp:54]   --->   Operation 376 'mul' 'mul_ln54_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (8.51ns)   --->   "%mul_ln54_13 = mul i32 %p_load222, i32 %gmem_addr_read_90" [equalizer.cpp:54]   --->   Operation 377 'mul' 'mul_ln54_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (8.51ns)   --->   "%mul_ln54_14 = mul i32 %p_load221, i32 %gmem_addr_read_89" [equalizer.cpp:54]   --->   Operation 378 'mul' 'mul_ln54_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (8.51ns)   --->   "%mul_ln54_15 = mul i32 %p_load220, i32 %gmem_addr_read_88" [equalizer.cpp:54]   --->   Operation 379 'mul' 'mul_ln54_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (8.51ns)   --->   "%mul_ln54_16 = mul i32 %p_load219, i32 %gmem_addr_read_87" [equalizer.cpp:54]   --->   Operation 380 'mul' 'mul_ln54_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (8.51ns)   --->   "%mul_ln54_17 = mul i32 %p_load218, i32 %gmem_addr_read_86" [equalizer.cpp:54]   --->   Operation 381 'mul' 'mul_ln54_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (8.51ns)   --->   "%mul_ln54_18 = mul i32 %lowfreq_accumulate_2_load, i32 %gmem_addr_read_85" [equalizer.cpp:54]   --->   Operation 382 'mul' 'mul_ln54_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (8.51ns)   --->   "%mul_ln57 = mul i32 %lowfreq_accumulate_3, i32 %gmem_addr_read_84" [equalizer.cpp:57]   --->   Operation 383 'mul' 'mul_ln57' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57 = add i32 %mul_ln54_17, i32 %mul_ln54_18" [equalizer.cpp:57]   --->   Operation 384 'add' 'add_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %mul_ln54_15, i32 %mul_ln54_14" [equalizer.cpp:57]   --->   Operation 385 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 386 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_2 = add i32 %add_ln57_1, i32 %mul_ln54_16" [equalizer.cpp:57]   --->   Operation 386 'add' 'add_ln57_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 387 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_3 = add i32 %add_ln57_2, i32 %add_ln57" [equalizer.cpp:57]   --->   Operation 387 'add' 'add_ln57_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_4 = add i32 %mul_ln54_13, i32 %mul_ln54_12" [equalizer.cpp:57]   --->   Operation 388 'add' 'add_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_5 = add i32 %mul_ln54_10, i32 %mul_ln54_9" [equalizer.cpp:57]   --->   Operation 389 'add' 'add_ln57_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 390 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_6 = add i32 %add_ln57_5, i32 %mul_ln54_11" [equalizer.cpp:57]   --->   Operation 390 'add' 'add_ln57_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 391 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_7 = add i32 %add_ln57_6, i32 %add_ln57_4" [equalizer.cpp:57]   --->   Operation 391 'add' 'add_ln57_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_8 = add i32 %add_ln57_7, i32 %add_ln57_3" [equalizer.cpp:57]   --->   Operation 392 'add' 'add_ln57_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 393 [1/1] (2.55ns)   --->   "%add_ln57_9 = add i32 %mul_ln54_8, i32 %mul_ln54_7" [equalizer.cpp:57]   --->   Operation 393 'add' 'add_ln57_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_10 = add i32 %mul_ln54_5, i32 %mul_ln54_4" [equalizer.cpp:57]   --->   Operation 394 'add' 'add_ln57_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 395 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_11 = add i32 %add_ln57_10, i32 %mul_ln54_6" [equalizer.cpp:57]   --->   Operation 395 'add' 'add_ln57_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_12 = add i32 %add_ln57_11, i32 %add_ln57_9" [equalizer.cpp:57]   --->   Operation 396 'add' 'add_ln57_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 397 [1/1] (2.55ns)   --->   "%add_ln57_13 = add i32 %mul_ln54_2, i32 %mul_ln54_1" [equalizer.cpp:57]   --->   Operation 397 'add' 'add_ln57_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_14 = add i32 %add_ln57_13, i32 %mul_ln54_3" [equalizer.cpp:57]   --->   Operation 398 'add' 'add_ln57_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_15 = add i32 %mul_ln57, i32 %midfreq_accumulate" [equalizer.cpp:57]   --->   Operation 399 'add' 'add_ln57_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 400 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_16 = add i32 %add_ln57_15, i32 %mul_ln54" [equalizer.cpp:57]   --->   Operation 400 'add' 'add_ln57_16' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 401 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_17 = add i32 %add_ln57_16, i32 %add_ln57_14" [equalizer.cpp:57]   --->   Operation 401 'add' 'add_ln57_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 402 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_18 = add i32 %add_ln57_17, i32 %add_ln57_12" [equalizer.cpp:57]   --->   Operation 402 'add' 'add_ln57_18' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 403 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%midfreq_accumulate_1 = add i32 %add_ln57_18, i32 %add_ln57_8" [equalizer.cpp:57]   --->   Operation 403 'add' 'midfreq_accumulate_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 404 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %lowfreq_accumulate_3, i32 %lowfreq_accumulate_2" [equalizer.cpp:23]   --->   Operation 404 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 405 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %lowfreq_accumulate_2_load, i32 %empty_54" [equalizer.cpp:23]   --->   Operation 405 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 406 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load218, i32 %empty_53" [equalizer.cpp:23]   --->   Operation 406 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 407 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load219, i32 %empty_52" [equalizer.cpp:23]   --->   Operation 407 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 408 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load220, i32 %empty_51" [equalizer.cpp:23]   --->   Operation 408 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 409 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load221, i32 %empty_50" [equalizer.cpp:23]   --->   Operation 409 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 410 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load222, i32 %empty_49" [equalizer.cpp:23]   --->   Operation 410 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 411 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load223, i32 %empty_48" [equalizer.cpp:23]   --->   Operation 411 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 412 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load224, i32 %empty_47" [equalizer.cpp:23]   --->   Operation 412 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 413 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load225, i32 %empty_46" [equalizer.cpp:23]   --->   Operation 413 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load226, i32 %empty_45" [equalizer.cpp:23]   --->   Operation 414 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 415 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load227, i32 %empty_44" [equalizer.cpp:23]   --->   Operation 415 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 416 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load228, i32 %empty_43" [equalizer.cpp:23]   --->   Operation 416 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 417 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load229, i32 %empty_42" [equalizer.cpp:23]   --->   Operation 417 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 418 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load230, i32 %empty_41" [equalizer.cpp:23]   --->   Operation 418 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 419 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load231, i32 %empty_40" [equalizer.cpp:23]   --->   Operation 419 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 420 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load232, i32 %empty_39" [equalizer.cpp:23]   --->   Operation 420 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 421 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load233, i32 %empty_38" [equalizer.cpp:23]   --->   Operation 421 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 422 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load234, i32 %empty_37" [equalizer.cpp:23]   --->   Operation 422 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_3 : Operation 423 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load235, i32 %empty_17" [equalizer.cpp:23]   --->   Operation 423 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 28.5>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%p_load255 = load i32 %empty_18" [equalizer.cpp:65]   --->   Operation 424 'load' 'p_load255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%p_load216 = load i32 %empty_55" [equalizer.cpp:65]   --->   Operation 425 'load' 'p_load216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%p_load215 = load i32 %empty_56" [equalizer.cpp:65]   --->   Operation 426 'load' 'p_load215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%p_load214 = load i32 %empty_57" [equalizer.cpp:65]   --->   Operation 427 'load' 'p_load214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%p_load213 = load i32 %empty_58" [equalizer.cpp:65]   --->   Operation 428 'load' 'p_load213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%p_load212 = load i32 %empty_59" [equalizer.cpp:65]   --->   Operation 429 'load' 'p_load212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%p_load211 = load i32 %empty_60" [equalizer.cpp:65]   --->   Operation 430 'load' 'p_load211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%p_load210 = load i32 %empty_61" [equalizer.cpp:65]   --->   Operation 431 'load' 'p_load210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%p_load209 = load i32 %empty_62" [equalizer.cpp:65]   --->   Operation 432 'load' 'p_load209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%p_load208 = load i32 %empty_63" [equalizer.cpp:65]   --->   Operation 433 'load' 'p_load208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%p_load207 = load i32 %empty_64" [equalizer.cpp:65]   --->   Operation 434 'load' 'p_load207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%p_load206 = load i32 %empty_65" [equalizer.cpp:65]   --->   Operation 435 'load' 'p_load206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%p_load205 = load i32 %empty_66" [equalizer.cpp:65]   --->   Operation 436 'load' 'p_load205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%p_load204 = load i32 %empty_67" [equalizer.cpp:65]   --->   Operation 437 'load' 'p_load204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%p_load203 = load i32 %empty_68" [equalizer.cpp:65]   --->   Operation 438 'load' 'p_load203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%p_load202 = load i32 %empty_69" [equalizer.cpp:65]   --->   Operation 439 'load' 'p_load202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%p_load201 = load i32 %empty_70" [equalizer.cpp:65]   --->   Operation 440 'load' 'p_load201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%p_load200 = load i32 %empty_71" [equalizer.cpp:65]   --->   Operation 441 'load' 'p_load200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%p_load199 = load i32 %empty_72" [equalizer.cpp:65]   --->   Operation 442 'load' 'p_load199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_73" [equalizer.cpp:65]   --->   Operation 443 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 444 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (8.51ns)   --->   "%highfreq_accumulate = mul i32 %p_load255, i32 %gmem_addr_read_83" [equalizer.cpp:65]   --->   Operation 445 'mul' 'highfreq_accumulate' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (8.51ns)   --->   "%mul_ln65 = mul i32 %p_load216, i32 %gmem_addr_read_82" [equalizer.cpp:65]   --->   Operation 446 'mul' 'mul_ln65' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (8.51ns)   --->   "%mul_ln65_1 = mul i32 %p_load215, i32 %gmem_addr_read_81" [equalizer.cpp:65]   --->   Operation 447 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (8.51ns)   --->   "%mul_ln65_2 = mul i32 %p_load214, i32 %gmem_addr_read_80" [equalizer.cpp:65]   --->   Operation 448 'mul' 'mul_ln65_2' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (8.51ns)   --->   "%mul_ln65_3 = mul i32 %p_load213, i32 %gmem_addr_read_79" [equalizer.cpp:65]   --->   Operation 449 'mul' 'mul_ln65_3' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (8.51ns)   --->   "%mul_ln65_4 = mul i32 %p_load212, i32 %gmem_addr_read_78" [equalizer.cpp:65]   --->   Operation 450 'mul' 'mul_ln65_4' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (8.51ns)   --->   "%mul_ln65_5 = mul i32 %p_load211, i32 %gmem_addr_read_77" [equalizer.cpp:65]   --->   Operation 451 'mul' 'mul_ln65_5' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (8.51ns)   --->   "%mul_ln65_6 = mul i32 %p_load210, i32 %gmem_addr_read_76" [equalizer.cpp:65]   --->   Operation 452 'mul' 'mul_ln65_6' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (8.51ns)   --->   "%mul_ln65_7 = mul i32 %p_load209, i32 %gmem_addr_read_75" [equalizer.cpp:65]   --->   Operation 453 'mul' 'mul_ln65_7' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (8.51ns)   --->   "%mul_ln65_8 = mul i32 %p_load208, i32 %gmem_addr_read_74" [equalizer.cpp:65]   --->   Operation 454 'mul' 'mul_ln65_8' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (8.51ns)   --->   "%mul_ln65_9 = mul i32 %p_load207, i32 %gmem_addr_read_73" [equalizer.cpp:65]   --->   Operation 455 'mul' 'mul_ln65_9' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (8.51ns)   --->   "%mul_ln65_10 = mul i32 %p_load206, i32 %gmem_addr_read_72" [equalizer.cpp:65]   --->   Operation 456 'mul' 'mul_ln65_10' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (8.51ns)   --->   "%mul_ln65_11 = mul i32 %p_load205, i32 %gmem_addr_read_71" [equalizer.cpp:65]   --->   Operation 457 'mul' 'mul_ln65_11' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (8.51ns)   --->   "%mul_ln65_12 = mul i32 %p_load204, i32 %gmem_addr_read_70" [equalizer.cpp:65]   --->   Operation 458 'mul' 'mul_ln65_12' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (8.51ns)   --->   "%mul_ln65_13 = mul i32 %p_load203, i32 %gmem_addr_read_69" [equalizer.cpp:65]   --->   Operation 459 'mul' 'mul_ln65_13' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (8.51ns)   --->   "%mul_ln65_14 = mul i32 %p_load202, i32 %gmem_addr_read_68" [equalizer.cpp:65]   --->   Operation 460 'mul' 'mul_ln65_14' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (8.51ns)   --->   "%mul_ln65_15 = mul i32 %p_load201, i32 %gmem_addr_read_67" [equalizer.cpp:65]   --->   Operation 461 'mul' 'mul_ln65_15' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (8.51ns)   --->   "%mul_ln65_16 = mul i32 %p_load200, i32 %gmem_addr_read_66" [equalizer.cpp:65]   --->   Operation 462 'mul' 'mul_ln65_16' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (8.51ns)   --->   "%mul_ln65_17 = mul i32 %p_load199, i32 %gmem_addr_read_65" [equalizer.cpp:65]   --->   Operation 463 'mul' 'mul_ln65_17' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (8.51ns)   --->   "%mul_ln65_18 = mul i32 %p_load, i32 %gmem_addr_read_64" [equalizer.cpp:65]   --->   Operation 464 'mul' 'mul_ln65_18' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (8.51ns)   --->   "%mul_ln68 = mul i32 %midfreq_accumulate_1, i32 %gmem_addr_read_63" [equalizer.cpp:68]   --->   Operation 465 'mul' 'mul_ln68' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i32 %mul_ln65, i32 %highfreq_accumulate" [equalizer.cpp:68]   --->   Operation 466 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_1 = add i32 %mul_ln65_2, i32 %mul_ln65_3" [equalizer.cpp:68]   --->   Operation 467 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 468 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_2 = add i32 %add_ln68_1, i32 %mul_ln65_1" [equalizer.cpp:68]   --->   Operation 468 'add' 'add_ln68_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 469 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_3 = add i32 %add_ln68_2, i32 %add_ln68" [equalizer.cpp:68]   --->   Operation 469 'add' 'add_ln68_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_4 = add i32 %mul_ln65_7, i32 %mul_ln65_8" [equalizer.cpp:68]   --->   Operation 470 'add' 'add_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_5 = add i32 %mul_ln65_4, i32 %mul_ln65_5" [equalizer.cpp:68]   --->   Operation 471 'add' 'add_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 472 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_6 = add i32 %add_ln68_5, i32 %mul_ln65_6" [equalizer.cpp:68]   --->   Operation 472 'add' 'add_ln68_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 473 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_7 = add i32 %add_ln68_6, i32 %add_ln68_4" [equalizer.cpp:68]   --->   Operation 473 'add' 'add_ln68_7' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_8 = add i32 %add_ln68_7, i32 %add_ln68_3" [equalizer.cpp:68]   --->   Operation 474 'add' 'add_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 475 [1/1] (2.55ns)   --->   "%add_ln68_9 = add i32 %mul_ln65_18, i32 %mul_ln65_17" [equalizer.cpp:68]   --->   Operation 475 'add' 'add_ln68_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_10 = add i32 %mul_ln65_14, i32 %mul_ln65_15" [equalizer.cpp:68]   --->   Operation 476 'add' 'add_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 477 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_11 = add i32 %add_ln68_10, i32 %mul_ln65_16" [equalizer.cpp:68]   --->   Operation 477 'add' 'add_ln68_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_12 = add i32 %add_ln68_11, i32 %add_ln68_9" [equalizer.cpp:68]   --->   Operation 478 'add' 'add_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 479 [1/1] (2.55ns)   --->   "%add_ln68_13 = add i32 %mul_ln65_13, i32 %mul_ln65_11" [equalizer.cpp:68]   --->   Operation 479 'add' 'add_ln68_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_14 = add i32 %add_ln68_13, i32 %mul_ln65_12" [equalizer.cpp:68]   --->   Operation 480 'add' 'add_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_15 = add i32 %mul_ln68, i32 %mul_ln65_10" [equalizer.cpp:68]   --->   Operation 481 'add' 'add_ln68_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 482 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_16 = add i32 %add_ln68_15, i32 %mul_ln65_9" [equalizer.cpp:68]   --->   Operation 482 'add' 'add_ln68_16' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 483 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_17 = add i32 %add_ln68_16, i32 %add_ln68_14" [equalizer.cpp:68]   --->   Operation 483 'add' 'add_ln68_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln68_18 = add i32 %add_ln68_17, i32 %add_ln68_12" [equalizer.cpp:68]   --->   Operation 484 'add' 'add_ln68_18' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 485 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%highfreq_accumulate_2 = add i32 %add_ln68_18, i32 %add_ln68_8" [equalizer.cpp:68]   --->   Operation 485 'add' 'highfreq_accumulate_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 486 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %highfreq_accumulate_2, i32 %p_load" [equalizer.cpp:69]   --->   Operation 486 'add' 'add_ln69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %SIGNAL_OUT_V_data_V, i4 %SIGNAL_OUT_V_keep_V, i4 %SIGNAL_OUT_V_strb_V, i1 %SIGNAL_OUT_V_user_V, i1 %SIGNAL_OUT_V_last_V, i1 %SIGNAL_OUT_V_id_V, i1 %SIGNAL_OUT_V_dest_V, i32 %highfreq_accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 487 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 488 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load, i32 %empty_72" [equalizer.cpp:23]   --->   Operation 488 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 489 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load199, i32 %empty_71" [equalizer.cpp:23]   --->   Operation 489 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 490 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load200, i32 %empty_70" [equalizer.cpp:23]   --->   Operation 490 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 491 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load201, i32 %empty_69" [equalizer.cpp:23]   --->   Operation 491 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 492 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load202, i32 %empty_68" [equalizer.cpp:23]   --->   Operation 492 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 493 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load203, i32 %empty_67" [equalizer.cpp:23]   --->   Operation 493 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 494 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load204, i32 %empty_66" [equalizer.cpp:23]   --->   Operation 494 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 495 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load205, i32 %empty_65" [equalizer.cpp:23]   --->   Operation 495 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 496 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load206, i32 %empty_64" [equalizer.cpp:23]   --->   Operation 496 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 497 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load207, i32 %empty_63" [equalizer.cpp:23]   --->   Operation 497 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 498 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load208, i32 %empty_62" [equalizer.cpp:23]   --->   Operation 498 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 499 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load209, i32 %empty_61" [equalizer.cpp:23]   --->   Operation 499 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 500 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load210, i32 %empty_60" [equalizer.cpp:23]   --->   Operation 500 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 501 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load211, i32 %empty_59" [equalizer.cpp:23]   --->   Operation 501 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 502 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load212, i32 %empty_58" [equalizer.cpp:23]   --->   Operation 502 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 503 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load213, i32 %empty_57" [equalizer.cpp:23]   --->   Operation 503 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 504 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load214, i32 %empty_56" [equalizer.cpp:23]   --->   Operation 504 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 505 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load215, i32 %empty_55" [equalizer.cpp:23]   --->   Operation 505 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 506 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %p_load216, i32 %empty_18" [equalizer.cpp:23]   --->   Operation 506 'store' 'store_ln23' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load" [equalizer.cpp:65]   --->   Operation 510 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load199" [equalizer.cpp:65]   --->   Operation 511 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load200" [equalizer.cpp:65]   --->   Operation 512 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %p_load201" [equalizer.cpp:65]   --->   Operation 513 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out4, i32 %p_load202" [equalizer.cpp:65]   --->   Operation 514 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out5, i32 %p_load203" [equalizer.cpp:65]   --->   Operation 515 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out6, i32 %p_load204" [equalizer.cpp:65]   --->   Operation 516 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out7, i32 %p_load205" [equalizer.cpp:65]   --->   Operation 517 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out8, i32 %p_load206" [equalizer.cpp:65]   --->   Operation 518 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out9, i32 %p_load207" [equalizer.cpp:65]   --->   Operation 519 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out10, i32 %p_load208" [equalizer.cpp:65]   --->   Operation 520 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out11, i32 %p_load209" [equalizer.cpp:65]   --->   Operation 521 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out12, i32 %p_load210" [equalizer.cpp:65]   --->   Operation 522 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out13, i32 %p_load211" [equalizer.cpp:65]   --->   Operation 523 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out14, i32 %p_load212" [equalizer.cpp:65]   --->   Operation 524 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out15, i32 %p_load213" [equalizer.cpp:65]   --->   Operation 525 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out16, i32 %p_load214" [equalizer.cpp:65]   --->   Operation 526 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out17, i32 %p_load215" [equalizer.cpp:65]   --->   Operation 527 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out18, i32 %p_load216" [equalizer.cpp:65]   --->   Operation 528 'write' 'write_ln65' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out19, i32 %lowfreq_accumulate_2_load" [equalizer.cpp:54]   --->   Operation 529 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out20, i32 %p_load218" [equalizer.cpp:54]   --->   Operation 530 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out21, i32 %p_load219" [equalizer.cpp:54]   --->   Operation 531 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out22, i32 %p_load220" [equalizer.cpp:54]   --->   Operation 532 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out23, i32 %p_load221" [equalizer.cpp:54]   --->   Operation 533 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out24, i32 %p_load222" [equalizer.cpp:54]   --->   Operation 534 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out25, i32 %p_load223" [equalizer.cpp:54]   --->   Operation 535 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out26, i32 %p_load224" [equalizer.cpp:54]   --->   Operation 536 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out27, i32 %p_load225" [equalizer.cpp:54]   --->   Operation 537 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out28, i32 %p_load226" [equalizer.cpp:54]   --->   Operation 538 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out29, i32 %p_load227" [equalizer.cpp:54]   --->   Operation 539 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out30, i32 %p_load228" [equalizer.cpp:54]   --->   Operation 540 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out31, i32 %p_load229" [equalizer.cpp:54]   --->   Operation 541 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out32, i32 %p_load230" [equalizer.cpp:54]   --->   Operation 542 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out33, i32 %p_load231" [equalizer.cpp:54]   --->   Operation 543 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out34, i32 %p_load232" [equalizer.cpp:54]   --->   Operation 544 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out35, i32 %p_load233" [equalizer.cpp:54]   --->   Operation 545 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out36, i32 %p_load234" [equalizer.cpp:54]   --->   Operation 546 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out37, i32 %p_load235" [equalizer.cpp:54]   --->   Operation 547 'write' 'write_ln54' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out38, i32 %tmp_data_V_load" [equalizer.cpp:43]   --->   Operation 548 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out39, i32 %p_load237" [equalizer.cpp:43]   --->   Operation 549 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out40, i32 %p_load238" [equalizer.cpp:43]   --->   Operation 550 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out41, i32 %p_load239" [equalizer.cpp:43]   --->   Operation 551 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out42, i32 %p_load240" [equalizer.cpp:43]   --->   Operation 552 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out43, i32 %p_load241" [equalizer.cpp:43]   --->   Operation 553 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out44, i32 %p_load242" [equalizer.cpp:43]   --->   Operation 554 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out45, i32 %p_load243" [equalizer.cpp:43]   --->   Operation 555 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out46, i32 %p_load244" [equalizer.cpp:43]   --->   Operation 556 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out47, i32 %p_load245" [equalizer.cpp:43]   --->   Operation 557 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out48, i32 %p_load246" [equalizer.cpp:43]   --->   Operation 558 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out49, i32 %p_load247" [equalizer.cpp:43]   --->   Operation 559 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out50, i32 %p_load248" [equalizer.cpp:43]   --->   Operation 560 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out51, i32 %p_load249" [equalizer.cpp:43]   --->   Operation 561 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out52, i32 %p_load250" [equalizer.cpp:43]   --->   Operation 562 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out53, i32 %p_load251" [equalizer.cpp:43]   --->   Operation 563 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out54, i32 %p_load252" [equalizer.cpp:43]   --->   Operation 564 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out55, i32 %p_load253" [equalizer.cpp:43]   --->   Operation 565 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out56, i32 %p_load254" [equalizer.cpp:43]   --->   Operation 566 'write' 'write_ln43' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_data_V_out, i32 %tmp_data_V_1"   --->   Operation 567 'write' 'write_ln283' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lowfreq_accumulate_1_out, i32 %lowfreq_accumulate_3" [equalizer.cpp:46]   --->   Operation 568 'write' 'write_ln46' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln69_out, i32 %add_ln69" [equalizer.cpp:69]   --->   Operation 569 'write' 'write_ln69' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 570 'ret' 'ret_ln0' <Predicate = (tmp_last_V)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [equalizer.cpp:23]   --->   Operation 507 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %add_ln69, i32 %empty_73" [equalizer.cpp:23]   --->   Operation 508 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc50" [equalizer.cpp:23]   --->   Operation 509 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('empty_73') [257]  (0 ns)
	'store' operation ('store_ln0') of variable 'highfreq_shift_reg_0_load_read' on local variable 'empty_73' [383]  (1.59 ns)

 <State 2>: 26ns
The critical path consists of the following:
	'load' operation ('p_load253', equalizer.cpp:43) on local variable 'empty_20' [449]  (0 ns)
	'mul' operation ('mul_ln43_1', equalizer.cpp:43) [516]  (8.51 ns)
	'add' operation ('add_ln46_2', equalizer.cpp:46) [551]  (4.37 ns)
	'add' operation ('add_ln46_3', equalizer.cpp:46) [552]  (4.37 ns)
	'add' operation ('add_ln46_8', equalizer.cpp:46) [553]  (4.37 ns)
	'add' operation ('lowfreq_accumulate', equalizer.cpp:46) [554]  (4.37 ns)

 <State 3>: 26ns
The critical path consists of the following:
	'load' operation ('p_load256', equalizer.cpp:54) on local variable 'empty_17' [446]  (0 ns)
	'mul' operation ('midfreq_accumulate', equalizer.cpp:54) [555]  (8.51 ns)
	'add' operation ('add_ln57_15', equalizer.cpp:57) [591]  (0 ns)
	'add' operation ('add_ln57_16', equalizer.cpp:57) [592]  (4.37 ns)
	'add' operation ('add_ln57_17', equalizer.cpp:57) [593]  (4.37 ns)
	'add' operation ('add_ln57_18', equalizer.cpp:57) [594]  (4.37 ns)
	'add' operation ('midfreq_accumulate', equalizer.cpp:57) [595]  (4.37 ns)

 <State 4>: 28.5ns
The critical path consists of the following:
	'load' operation ('p_load207', equalizer.cpp:65) on local variable 'empty_64' [495]  (0 ns)
	'mul' operation ('mul_ln65_9', equalizer.cpp:65) [606]  (8.51 ns)
	'add' operation ('add_ln68_16', equalizer.cpp:68) [633]  (4.37 ns)
	'add' operation ('add_ln68_17', equalizer.cpp:68) [634]  (4.37 ns)
	'add' operation ('add_ln68_18', equalizer.cpp:68) [635]  (4.37 ns)
	'add' operation ('highfreq_accumulate', equalizer.cpp:68) [636]  (4.37 ns)
	'add' operation ('add_ln69', equalizer.cpp:69) [637]  (2.55 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln23', equalizer.cpp:23) of variable 'add_ln69', equalizer.cpp:69 on local variable 'empty_73' [642]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
