$date
	Wed Nov 05 12:18:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module octal_tb $end
$var wire 1 ! leading $end
$var wire 3 " Q [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module octal_ins $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 3 % Q [2:0] $end
$var reg 1 ! leading $end
$scope module JKFF_ins1 $end
$var wire 1 & J $end
$var wire 1 ' K $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module JKFF_ins2 $end
$var wire 1 ) J $end
$var wire 1 * K $end
$var wire 1 + clk $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$scope module JKFF_ins3 $end
$var wire 1 - J $end
$var wire 1 . K $end
$var wire 1 / clk $end
$var wire 1 $ reset $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
1.
1-
0,
0+
1*
1)
0(
1'
1&
b0 %
1$
0#
b0 "
1!
$end
#2
10
1/
1,
1+
0!
b111 "
b111 %
1(
0$
1#
#4
0#
#6
0+
b110 "
b110 %
0(
1#
#8
0#
#10
0/
0,
1+
b101 "
b101 %
1(
1#
#12
0#
#14
0+
b100 "
b100 %
0(
1#
#16
0#
#18
00
1/
1,
1+
b11 "
b11 %
1(
1#
#20
0#
#22
0+
b10 "
b10 %
0(
1#
#24
0#
#26
0/
0,
1+
b1 "
b1 %
1(
1#
#28
0#
#30
0+
b0 "
b0 %
0(
1#
#32
0#
#34
10
1/
1,
1+
1!
b111 "
b111 %
1(
1#
#36
0#
#38
0+
b110 "
b110 %
0(
1#
#40
0#
#42
0/
0,
1+
b101 "
b101 %
1(
1#
#44
0#
#46
0+
b100 "
b100 %
0(
1#
#48
0#
#50
00
1/
1,
1+
b11 "
b11 %
1(
1#
#52
0#
#54
0+
b10 "
b10 %
0(
1#
#56
0#
#58
0/
0,
1+
b1 "
b1 %
1(
1#
#60
0#
#62
0+
b0 "
b0 %
0(
1#
#64
0#
#66
10
1/
1,
1+
0!
b111 "
b111 %
1(
1#
#68
0#
#70
0+
b110 "
b110 %
0(
1#
#72
0#
#74
0/
0,
1+
b101 "
b101 %
1(
1#
#76
0#
#78
0+
b100 "
b100 %
0(
1#
#80
0#
#82
00
1/
1,
1+
b11 "
b11 %
1(
1#
#84
0#
#86
0+
b10 "
b10 %
0(
1#
#88
0#
#90
0/
0,
1+
b1 "
b1 %
1(
1#
#92
0#
#94
0+
b0 "
b0 %
0(
1#
#96
0#
#98
10
1/
1,
1+
1!
b111 "
b111 %
1(
1#
#100
0#
#102
0+
b110 "
b110 %
0(
1#
