0.6
2018.3
Dec  7 2018
00:33:28
F:/my project/vivado projects/1_adder/adder.v,1652431525,verilog,,F:/my project/vivado projects/1_adder/testbench.v,,adder,,,,,,,,
F:/my project/vivado projects/1_adder/testbench.v,1650543839,verilog,,,,testbench,,,,,,,,
F:/my project/vivado projects/adder/adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
