Loading plugins phase: Elapsed time ==> 0s.113ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTQ-LP097 -s C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.223ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.033ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 27 20:56:08 2022


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 27 20:56:08 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 27 20:56:08 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 27 20:56:09 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_122
	Net_117
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_113
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM_led_red:PWMUDB:km_run\
	\PWM_led_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led_red:PWMUDB:capt_rising\
	\PWM_led_red:PWMUDB:capt_falling\
	\PWM_led_red:PWMUDB:trig_rise\
	\PWM_led_red:PWMUDB:trig_fall\
	\PWM_led_red:PWMUDB:sc_kill\
	\PWM_led_red:PWMUDB:min_kill\
	\PWM_led_red:PWMUDB:km_tc\
	\PWM_led_red:PWMUDB:db_tc\
	\PWM_led_red:PWMUDB:dith_sel\
	\PWM_led_red:PWMUDB:compare2\
	\PWM_led_red:Net_101\
	Net_367
	Net_368
	\PWM_led_red:PWMUDB:MODULE_6:b_31\
	\PWM_led_red:PWMUDB:MODULE_6:b_30\
	\PWM_led_red:PWMUDB:MODULE_6:b_29\
	\PWM_led_red:PWMUDB:MODULE_6:b_28\
	\PWM_led_red:PWMUDB:MODULE_6:b_27\
	\PWM_led_red:PWMUDB:MODULE_6:b_26\
	\PWM_led_red:PWMUDB:MODULE_6:b_25\
	\PWM_led_red:PWMUDB:MODULE_6:b_24\
	\PWM_led_red:PWMUDB:MODULE_6:b_23\
	\PWM_led_red:PWMUDB:MODULE_6:b_22\
	\PWM_led_red:PWMUDB:MODULE_6:b_21\
	\PWM_led_red:PWMUDB:MODULE_6:b_20\
	\PWM_led_red:PWMUDB:MODULE_6:b_19\
	\PWM_led_red:PWMUDB:MODULE_6:b_18\
	\PWM_led_red:PWMUDB:MODULE_6:b_17\
	\PWM_led_red:PWMUDB:MODULE_6:b_16\
	\PWM_led_red:PWMUDB:MODULE_6:b_15\
	\PWM_led_red:PWMUDB:MODULE_6:b_14\
	\PWM_led_red:PWMUDB:MODULE_6:b_13\
	\PWM_led_red:PWMUDB:MODULE_6:b_12\
	\PWM_led_red:PWMUDB:MODULE_6:b_11\
	\PWM_led_red:PWMUDB:MODULE_6:b_10\
	\PWM_led_red:PWMUDB:MODULE_6:b_9\
	\PWM_led_red:PWMUDB:MODULE_6:b_8\
	\PWM_led_red:PWMUDB:MODULE_6:b_7\
	\PWM_led_red:PWMUDB:MODULE_6:b_6\
	\PWM_led_red:PWMUDB:MODULE_6:b_5\
	\PWM_led_red:PWMUDB:MODULE_6:b_4\
	\PWM_led_red:PWMUDB:MODULE_6:b_3\
	\PWM_led_red:PWMUDB:MODULE_6:b_2\
	\PWM_led_red:PWMUDB:MODULE_6:b_1\
	\PWM_led_red:PWMUDB:MODULE_6:b_0\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_362
	Net_370
	\PWM_led_red:Net_113\
	\PWM_led_red:Net_107\
	\PWM_led_red:Net_114\
	\PWM_led_green:PWMUDB:km_run\
	\PWM_led_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led_green:PWMUDB:capt_rising\
	\PWM_led_green:PWMUDB:capt_falling\
	\PWM_led_green:PWMUDB:trig_rise\
	\PWM_led_green:PWMUDB:trig_fall\
	\PWM_led_green:PWMUDB:sc_kill\
	\PWM_led_green:PWMUDB:min_kill\
	\PWM_led_green:PWMUDB:km_tc\
	\PWM_led_green:PWMUDB:db_tc\
	\PWM_led_green:PWMUDB:dith_sel\
	\PWM_led_green:PWMUDB:compare2\
	\PWM_led_green:Net_101\
	Net_409
	Net_410
	\PWM_led_green:PWMUDB:MODULE_7:b_31\
	\PWM_led_green:PWMUDB:MODULE_7:b_30\
	\PWM_led_green:PWMUDB:MODULE_7:b_29\
	\PWM_led_green:PWMUDB:MODULE_7:b_28\
	\PWM_led_green:PWMUDB:MODULE_7:b_27\
	\PWM_led_green:PWMUDB:MODULE_7:b_26\
	\PWM_led_green:PWMUDB:MODULE_7:b_25\
	\PWM_led_green:PWMUDB:MODULE_7:b_24\
	\PWM_led_green:PWMUDB:MODULE_7:b_23\
	\PWM_led_green:PWMUDB:MODULE_7:b_22\
	\PWM_led_green:PWMUDB:MODULE_7:b_21\
	\PWM_led_green:PWMUDB:MODULE_7:b_20\
	\PWM_led_green:PWMUDB:MODULE_7:b_19\
	\PWM_led_green:PWMUDB:MODULE_7:b_18\
	\PWM_led_green:PWMUDB:MODULE_7:b_17\
	\PWM_led_green:PWMUDB:MODULE_7:b_16\
	\PWM_led_green:PWMUDB:MODULE_7:b_15\
	\PWM_led_green:PWMUDB:MODULE_7:b_14\
	\PWM_led_green:PWMUDB:MODULE_7:b_13\
	\PWM_led_green:PWMUDB:MODULE_7:b_12\
	\PWM_led_green:PWMUDB:MODULE_7:b_11\
	\PWM_led_green:PWMUDB:MODULE_7:b_10\
	\PWM_led_green:PWMUDB:MODULE_7:b_9\
	\PWM_led_green:PWMUDB:MODULE_7:b_8\
	\PWM_led_green:PWMUDB:MODULE_7:b_7\
	\PWM_led_green:PWMUDB:MODULE_7:b_6\
	\PWM_led_green:PWMUDB:MODULE_7:b_5\
	\PWM_led_green:PWMUDB:MODULE_7:b_4\
	\PWM_led_green:PWMUDB:MODULE_7:b_3\
	\PWM_led_green:PWMUDB:MODULE_7:b_2\
	\PWM_led_green:PWMUDB:MODULE_7:b_1\
	\PWM_led_green:PWMUDB:MODULE_7:b_0\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_404
	Net_412
	\PWM_led_green:Net_113\
	\PWM_led_green:Net_107\
	\PWM_led_green:Net_114\
	\PWM_led_yellow:PWMUDB:km_run\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_led_yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_led_yellow:PWMUDB:capt_rising\
	\PWM_led_yellow:PWMUDB:capt_falling\
	\PWM_led_yellow:PWMUDB:trig_rise\
	\PWM_led_yellow:PWMUDB:trig_fall\
	\PWM_led_yellow:PWMUDB:sc_kill\
	\PWM_led_yellow:PWMUDB:min_kill\
	\PWM_led_yellow:PWMUDB:km_tc\
	\PWM_led_yellow:PWMUDB:db_tc\
	\PWM_led_yellow:PWMUDB:dith_sel\
	\PWM_led_yellow:PWMUDB:compare2\
	\PWM_led_yellow:Net_101\
	Net_437
	Net_438
	\PWM_led_yellow:PWMUDB:MODULE_8:b_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_23\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_22\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_21\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_20\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_19\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_18\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_17\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_16\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_15\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_14\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_13\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_12\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_11\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_10\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_9\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_8\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_7\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_6\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_5\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_4\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_3\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_2\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_1\
	\PWM_led_yellow:PWMUDB:MODULE_8:b_0\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_432
	Net_440
	\PWM_led_yellow:Net_113\
	\PWM_led_yellow:Net_107\
	\PWM_led_yellow:Net_114\

    Synthesized names
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 429 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__B_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__C_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__D_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__E_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__F_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__G_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__DP_7_Seg_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__Button_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__Sel_A_7_Seg_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_7_Seg_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__A_7_Seg_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__A_7_Seg_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__A_7_Seg_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__A_7_Seg_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__Button_2_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__RGB_Y_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__led_rgb_r_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__led_rgb_g_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing tmpOE__led_rgb_b_net_0 to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led_red:PWMUDB:trig_out\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:reset\ to zero
Aliasing \PWM_led_red:PWMUDB:status_6\ to zero
Aliasing \PWM_led_red:PWMUDB:status_4\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp2\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led_red:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_led_red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led_red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led_green:PWMUDB:trig_out\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:reset\ to zero
Aliasing \PWM_led_green:PWMUDB:status_6\ to zero
Aliasing \PWM_led_green:PWMUDB:status_4\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp2\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led_green:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_led_green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led_green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_yellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_led_yellow:PWMUDB:trig_out\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_yellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_yellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:reset\ to zero
Aliasing \PWM_led_yellow:PWMUDB:status_6\ to zero
Aliasing \PWM_led_yellow:PWMUDB:status_4\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp2\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_led_yellow:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_led_yellow:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_led_yellow:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__A_7_Seg_1_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:min_kill_reg\\D\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_red:PWMUDB:prevCompare1\\D\ to \PWM_led_red:PWMUDB:pwm_temp\
Aliasing \PWM_led_red:PWMUDB:tc_i_reg\\D\ to \PWM_led_red:PWMUDB:status_2\
Aliasing \PWM_led_green:PWMUDB:min_kill_reg\\D\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_led_green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_led_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_green:PWMUDB:prevCompare1\\D\ to \PWM_led_green:PWMUDB:pwm_temp\
Aliasing \PWM_led_green:PWMUDB:tc_i_reg\\D\ to \PWM_led_green:PWMUDB:status_2\
Aliasing \PWM_led_yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_led_yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_led_yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__A_7_Seg_1_net_0
Aliasing \PWM_led_yellow:PWMUDB:prevCompare1\\D\ to \PWM_led_yellow:PWMUDB:pwm_temp\
Aliasing \PWM_led_yellow:PWMUDB:tc_i_reg\\D\ to \PWM_led_yellow:PWMUDB:status_2\
Removing Rhs of wire Net_86[2] = \Control_Reg_1:control_out_7\[81]
Removing Rhs of wire Net_86[2] = \Control_Reg_1:control_7\[83]
Removing Lhs of wire one[7] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__B_7_Seg_1_net_0[10] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_98[11] = \Control_Reg_1:control_out_6\[80]
Removing Rhs of wire Net_98[11] = \Control_Reg_1:control_6\[84]
Removing Lhs of wire tmpOE__C_7_Seg_1_net_0[17] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_99[18] = \Control_Reg_1:control_out_5\[79]
Removing Rhs of wire Net_99[18] = \Control_Reg_1:control_5\[85]
Removing Lhs of wire tmpOE__D_7_Seg_1_net_0[24] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_100[25] = \Control_Reg_1:control_out_4\[78]
Removing Rhs of wire Net_100[25] = \Control_Reg_1:control_4\[86]
Removing Lhs of wire tmpOE__E_7_Seg_1_net_0[31] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_101[32] = \Control_Reg_1:control_out_3\[77]
Removing Rhs of wire Net_101[32] = \Control_Reg_1:control_3\[87]
Removing Lhs of wire tmpOE__F_7_Seg_1_net_0[38] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_102[39] = \Control_Reg_1:control_out_2\[76]
Removing Rhs of wire Net_102[39] = \Control_Reg_1:control_2\[88]
Removing Lhs of wire tmpOE__G_7_Seg_1_net_0[45] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_103[46] = \Control_Reg_1:control_out_1\[75]
Removing Rhs of wire Net_103[46] = \Control_Reg_1:control_1\[89]
Removing Lhs of wire tmpOE__DP_7_Seg_1_net_0[52] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_104[53] = \Control_Reg_1:control_out_0\[74]
Removing Rhs of wire Net_104[53] = \Control_Reg_1:control_0\[90]
Removing Lhs of wire tmpOE__Button_1_net_0[61] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__Sel_A_7_Seg_net_0[67] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[72] = zero[6]
Removing Lhs of wire \Control_Reg_1:rst\[73] = zero[6]
Removing Lhs of wire \UART_1:Net_61\[93] = \UART_1:Net_9\[92]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[97] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[98] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[99] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[100] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[101] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[102] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[103] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[104] = zero[6]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[116] = \UART_1:BUART:tx_bitclk_dp\[152]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[162] = \UART_1:BUART:tx_counter_dp\[153]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[163] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[164] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[165] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[167] = \UART_1:BUART:tx_fifo_empty\[130]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[169] = \UART_1:BUART:tx_fifo_notfull\[129]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[229] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[237] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[248]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[239] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[249]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[240] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[241] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[279]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[242] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[243]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[243] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[244] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[245]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[245] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[251] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[252] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[253] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[254] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[255] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[256] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[257] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[258] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[259] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[260] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[261] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[262] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[267] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[268] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[269] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[270] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[271] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[272] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[273] = \UART_1:BUART:pollcount_1\[235]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[274] = \UART_1:BUART:pollcount_0\[238]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[275] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[276] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[283] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[284] = \UART_1:BUART:rx_parity_error_status\[285]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[286] = \UART_1:BUART:rx_stop_bit_error\[287]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[297] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[346]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[301] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[368]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[302] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[303] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[304] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[305] = \UART_1:BUART:sRX:MODIN4_6\[306]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[306] = \UART_1:BUART:rx_count_6\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[307] = \UART_1:BUART:sRX:MODIN4_5\[308]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[308] = \UART_1:BUART:rx_count_5\[225]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[309] = \UART_1:BUART:sRX:MODIN4_4\[310]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[310] = \UART_1:BUART:rx_count_4\[226]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[311] = \UART_1:BUART:sRX:MODIN4_3\[312]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[312] = \UART_1:BUART:rx_count_3\[227]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[313] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[314] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[315] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[316] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[317] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[318] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[319] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[320] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[321] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[322] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[323] = \UART_1:BUART:rx_count_6\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[324] = \UART_1:BUART:rx_count_5\[225]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[325] = \UART_1:BUART:rx_count_4\[226]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[326] = \UART_1:BUART:rx_count_3\[227]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[327] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[328] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[329] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[330] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[331] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[332] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[333] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[348] = \UART_1:BUART:rx_postpoll\[183]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[349] = \UART_1:BUART:rx_parity_bit\[300]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[350] = \UART_1:BUART:rx_postpoll\[183]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[351] = \UART_1:BUART:rx_parity_bit\[300]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[352] = \UART_1:BUART:rx_postpoll\[183]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[353] = \UART_1:BUART:rx_parity_bit\[300]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[355] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[356] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[354]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[357] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[354]
Removing Lhs of wire tmpOE__Rx_1_net_0[379] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[384] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__RGB_R_net_0[390] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_447[391] = \PWM_led_red:Net_96\[559]
Removing Rhs of wire Net_447[391] = \PWM_led_red:PWMUDB:pwm_i_reg\[551]
Removing Lhs of wire tmpOE__Button_2_net_0[397] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__RGB_G_net_0[403] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_448[404] = \PWM_led_green:Net_96\[891]
Removing Rhs of wire Net_448[404] = \PWM_led_green:PWMUDB:pwm_i_reg\[883]
Removing Lhs of wire tmpOE__RGB_Y_net_0[410] = tmpOE__A_7_Seg_1_net_0[1]
Removing Rhs of wire Net_132[411] = \PWM_led_yellow:Net_96\[1223]
Removing Rhs of wire Net_132[411] = \PWM_led_yellow:PWMUDB:pwm_i_reg\[1215]
Removing Lhs of wire tmpOE__led_rgb_r_net_0[417] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__led_rgb_g_net_0[423] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire tmpOE__led_rgb_b_net_0[429] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_red:PWMUDB:ctrl_enable\[448] = \PWM_led_red:PWMUDB:control_7\[440]
Removing Lhs of wire \PWM_led_red:PWMUDB:hwCapture\[458] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:hwEnable\[459] = \PWM_led_red:PWMUDB:control_7\[440]
Removing Lhs of wire \PWM_led_red:PWMUDB:trig_out\[463] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_red:PWMUDB:runmode_enable\\R\[465] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:runmode_enable\\S\[466] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_enable\[467] = \PWM_led_red:PWMUDB:runmode_enable\[464]
Removing Lhs of wire \PWM_led_red:PWMUDB:ltch_kill_reg\\R\[471] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:ltch_kill_reg\\S\[472] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:min_kill_reg\\R\[473] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:min_kill_reg\\S\[474] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill\[477] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_1\[481] = \PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_1\[721]
Removing Lhs of wire \PWM_led_red:PWMUDB:add_vi_vv_MODGEN_6_0\[483] = \PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_0\[722]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_1\\R\[484] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_1\\S\[485] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_0\\R\[486] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:dith_count_0\\S\[487] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:reset\[490] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:status_6\[491] = zero[6]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_5\[492] = \PWM_led_red:PWMUDB:final_kill_reg\[506]
Removing Lhs of wire \PWM_led_red:PWMUDB:status_4\[493] = zero[6]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_3\[494] = \PWM_led_red:PWMUDB:fifo_full\[513]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_1\[496] = \PWM_led_red:PWMUDB:cmp2_status_reg\[505]
Removing Rhs of wire \PWM_led_red:PWMUDB:status_0\[497] = \PWM_led_red:PWMUDB:cmp1_status_reg\[504]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status\[502] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2\[503] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp1_status_reg\\R\[507] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp1_status_reg\\S\[508] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status_reg\\R\[509] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status_reg\\S\[510] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill_reg\\R\[511] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill_reg\\S\[512] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:cs_addr_2\[514] = \PWM_led_red:PWMUDB:tc_i\[469]
Removing Lhs of wire \PWM_led_red:PWMUDB:cs_addr_1\[515] = \PWM_led_red:PWMUDB:runmode_enable\[464]
Removing Lhs of wire \PWM_led_red:PWMUDB:cs_addr_0\[516] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:compare1\[549] = \PWM_led_red:PWMUDB:cmp1_less\[520]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm1_i\[554] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm2_i\[556] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm_temp\[562] = \PWM_led_red:PWMUDB:cmp1\[500]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_23\[603] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_22\[604] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_21\[605] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_20\[606] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_19\[607] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_18\[608] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_17\[609] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_16\[610] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_15\[611] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_14\[612] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_13\[613] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_12\[614] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_11\[615] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_10\[616] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_9\[617] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_8\[618] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_7\[619] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_6\[620] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_5\[621] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_4\[622] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_3\[623] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_2\[624] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_1\[625] = \PWM_led_red:PWMUDB:MODIN5_1\[626]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODIN5_1\[626] = \PWM_led_red:PWMUDB:dith_count_1\[480]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:a_0\[627] = \PWM_led_red:PWMUDB:MODIN5_0\[628]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODIN5_0\[628] = \PWM_led_red:PWMUDB:dith_count_0\[482]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[760] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[761] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_green:PWMUDB:ctrl_enable\[780] = \PWM_led_green:PWMUDB:control_7\[772]
Removing Lhs of wire \PWM_led_green:PWMUDB:hwCapture\[790] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:hwEnable\[791] = \PWM_led_green:PWMUDB:control_7\[772]
Removing Lhs of wire \PWM_led_green:PWMUDB:trig_out\[795] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_green:PWMUDB:runmode_enable\\R\[797] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:runmode_enable\\S\[798] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_enable\[799] = \PWM_led_green:PWMUDB:runmode_enable\[796]
Removing Lhs of wire \PWM_led_green:PWMUDB:ltch_kill_reg\\R\[803] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:ltch_kill_reg\\S\[804] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:min_kill_reg\\R\[805] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:min_kill_reg\\S\[806] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill\[809] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_1\[813] = \PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_1\[1053]
Removing Lhs of wire \PWM_led_green:PWMUDB:add_vi_vv_MODGEN_7_0\[815] = \PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_0\[1054]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_1\\R\[816] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_1\\S\[817] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_0\\R\[818] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:dith_count_0\\S\[819] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:reset\[822] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:status_6\[823] = zero[6]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_5\[824] = \PWM_led_green:PWMUDB:final_kill_reg\[838]
Removing Lhs of wire \PWM_led_green:PWMUDB:status_4\[825] = zero[6]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_3\[826] = \PWM_led_green:PWMUDB:fifo_full\[845]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_1\[828] = \PWM_led_green:PWMUDB:cmp2_status_reg\[837]
Removing Rhs of wire \PWM_led_green:PWMUDB:status_0\[829] = \PWM_led_green:PWMUDB:cmp1_status_reg\[836]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status\[834] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2\[835] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp1_status_reg\\R\[839] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp1_status_reg\\S\[840] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status_reg\\R\[841] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status_reg\\S\[842] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill_reg\\R\[843] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill_reg\\S\[844] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:cs_addr_2\[846] = \PWM_led_green:PWMUDB:tc_i\[801]
Removing Lhs of wire \PWM_led_green:PWMUDB:cs_addr_1\[847] = \PWM_led_green:PWMUDB:runmode_enable\[796]
Removing Lhs of wire \PWM_led_green:PWMUDB:cs_addr_0\[848] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:compare1\[881] = \PWM_led_green:PWMUDB:cmp1_less\[852]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm1_i\[886] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm2_i\[888] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm_temp\[894] = \PWM_led_green:PWMUDB:cmp1\[832]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_23\[935] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_22\[936] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_21\[937] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_20\[938] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_19\[939] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_18\[940] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_17\[941] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_16\[942] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_15\[943] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_14\[944] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_13\[945] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_12\[946] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_11\[947] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_10\[948] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_9\[949] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_8\[950] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_7\[951] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_6\[952] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_5\[953] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_4\[954] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_3\[955] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_2\[956] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_1\[957] = \PWM_led_green:PWMUDB:MODIN6_1\[958]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODIN6_1\[958] = \PWM_led_green:PWMUDB:dith_count_1\[812]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:a_0\[959] = \PWM_led_green:PWMUDB:MODIN6_0\[960]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODIN6_0\[960] = \PWM_led_green:PWMUDB:dith_count_0\[814]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1092] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1093] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ctrl_enable\[1112] = \PWM_led_yellow:PWMUDB:control_7\[1104]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:hwCapture\[1122] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:hwEnable\[1123] = \PWM_led_yellow:PWMUDB:control_7\[1104]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:trig_out\[1127] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:runmode_enable\\R\[1129] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:runmode_enable\\S\[1130] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_enable\[1131] = \PWM_led_yellow:PWMUDB:runmode_enable\[1128]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ltch_kill_reg\\R\[1135] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ltch_kill_reg\\S\[1136] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:min_kill_reg\\R\[1137] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:min_kill_reg\\S\[1138] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill\[1141] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_1\[1145] = \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_1\[1385]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:add_vi_vv_MODGEN_8_0\[1147] = \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_0\[1386]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_1\\R\[1148] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_1\\S\[1149] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_0\\R\[1150] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:dith_count_0\\S\[1151] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:reset\[1154] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:status_6\[1155] = zero[6]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_5\[1156] = \PWM_led_yellow:PWMUDB:final_kill_reg\[1170]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:status_4\[1157] = zero[6]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_3\[1158] = \PWM_led_yellow:PWMUDB:fifo_full\[1177]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_1\[1160] = \PWM_led_yellow:PWMUDB:cmp2_status_reg\[1169]
Removing Rhs of wire \PWM_led_yellow:PWMUDB:status_0\[1161] = \PWM_led_yellow:PWMUDB:cmp1_status_reg\[1168]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status\[1166] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2\[1167] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp1_status_reg\\R\[1171] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp1_status_reg\\S\[1172] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status_reg\\R\[1173] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status_reg\\S\[1174] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill_reg\\R\[1175] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill_reg\\S\[1176] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cs_addr_2\[1178] = \PWM_led_yellow:PWMUDB:tc_i\[1133]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cs_addr_1\[1179] = \PWM_led_yellow:PWMUDB:runmode_enable\[1128]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cs_addr_0\[1180] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:compare1\[1213] = \PWM_led_yellow:PWMUDB:cmp1_less\[1184]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm1_i\[1218] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm2_i\[1220] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm_temp\[1226] = \PWM_led_yellow:PWMUDB:cmp1\[1164]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_23\[1267] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_22\[1268] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_21\[1269] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_20\[1270] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_19\[1271] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_18\[1272] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_17\[1273] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_16\[1274] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_15\[1275] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_14\[1276] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_13\[1277] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_12\[1278] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_11\[1279] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_10\[1280] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_9\[1281] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_8\[1282] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_7\[1283] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_6\[1284] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_5\[1285] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_4\[1286] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_3\[1287] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_2\[1288] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_1\[1289] = \PWM_led_yellow:PWMUDB:MODIN7_1\[1290]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODIN7_1\[1290] = \PWM_led_yellow:PWMUDB:dith_count_1\[1144]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:a_0\[1291] = \PWM_led_yellow:PWMUDB:MODIN7_0\[1292]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODIN7_0\[1292] = \PWM_led_yellow:PWMUDB:dith_count_0\[1146]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1424] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1425] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1432] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1447] = \UART_1:BUART:rx_bitclk_pre\[218]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1456] = \UART_1:BUART:rx_parity_error_pre\[295]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1457] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:min_kill_reg\\D\[1461] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_red:PWMUDB:prevCapture\\D\[1462] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:trig_last\\D\[1463] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:ltch_kill_reg\\D\[1466] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_red:PWMUDB:prevCompare1\\D\[1469] = \PWM_led_red:PWMUDB:cmp1\[500]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp1_status_reg\\D\[1470] = \PWM_led_red:PWMUDB:cmp1_status\[501]
Removing Lhs of wire \PWM_led_red:PWMUDB:cmp2_status_reg\\D\[1471] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm_i_reg\\D\[1473] = \PWM_led_red:PWMUDB:pwm_i\[552]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm1_i_reg\\D\[1474] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:pwm2_i_reg\\D\[1475] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:tc_i_reg\\D\[1476] = \PWM_led_red:PWMUDB:status_2\[495]
Removing Lhs of wire \PWM_led_green:PWMUDB:min_kill_reg\\D\[1477] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_green:PWMUDB:prevCapture\\D\[1478] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:trig_last\\D\[1479] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:ltch_kill_reg\\D\[1482] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_green:PWMUDB:prevCompare1\\D\[1485] = \PWM_led_green:PWMUDB:cmp1\[832]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp1_status_reg\\D\[1486] = \PWM_led_green:PWMUDB:cmp1_status\[833]
Removing Lhs of wire \PWM_led_green:PWMUDB:cmp2_status_reg\\D\[1487] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm_i_reg\\D\[1489] = \PWM_led_green:PWMUDB:pwm_i\[884]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm1_i_reg\\D\[1490] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:pwm2_i_reg\\D\[1491] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:tc_i_reg\\D\[1492] = \PWM_led_green:PWMUDB:status_2\[827]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:min_kill_reg\\D\[1493] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:prevCapture\\D\[1494] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:trig_last\\D\[1495] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:ltch_kill_reg\\D\[1498] = tmpOE__A_7_Seg_1_net_0[1]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:prevCompare1\\D\[1501] = \PWM_led_yellow:PWMUDB:cmp1\[1164]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp1_status_reg\\D\[1502] = \PWM_led_yellow:PWMUDB:cmp1_status\[1165]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:cmp2_status_reg\\D\[1503] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm_i_reg\\D\[1505] = \PWM_led_yellow:PWMUDB:pwm_i\[1216]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm1_i_reg\\D\[1506] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:pwm2_i_reg\\D\[1507] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:tc_i_reg\\D\[1508] = \PWM_led_yellow:PWMUDB:status_2\[1159]

------------------------------------------------------
Aliased 0 equations, 377 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__A_7_Seg_1_net_0' (cost = 0):
tmpOE__A_7_Seg_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:cmp1\' (cost = 0):
\PWM_led_red:PWMUDB:cmp1\ <= (\PWM_led_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_led_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led_red:PWMUDB:dith_count_1\ and \PWM_led_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:cmp1\' (cost = 0):
\PWM_led_green:PWMUDB:cmp1\ <= (\PWM_led_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_led_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led_green:PWMUDB:dith_count_1\ and \PWM_led_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:cmp1\' (cost = 0):
\PWM_led_yellow:PWMUDB:cmp1\ <= (\PWM_led_yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_led_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_led_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_led_yellow:PWMUDB:dith_count_1\ and \PWM_led_yellow:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_led_red:PWMUDB:dith_count_0\ and \PWM_led_red:PWMUDB:dith_count_1\)
	OR (not \PWM_led_red:PWMUDB:dith_count_1\ and \PWM_led_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_led_green:PWMUDB:dith_count_0\ and \PWM_led_green:PWMUDB:dith_count_1\)
	OR (not \PWM_led_green:PWMUDB:dith_count_1\ and \PWM_led_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_led_yellow:PWMUDB:dith_count_0\ and \PWM_led_yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_led_yellow:PWMUDB:dith_count_1\ and \PWM_led_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_114 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_114 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_114 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_114 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_114 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 105 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_led_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_led_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_led_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_led_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_led_yellow:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[182] = \UART_1:BUART:rx_bitclk\[230]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[281] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[290] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_capture\[518] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[731] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[741] = zero[6]
Removing Lhs of wire \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[751] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_capture\[850] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1063] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1073] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1083] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_capture\[1182] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1395] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1405] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1415] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1439] = \UART_1:BUART:tx_ctrl_mark_last\[173]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1451] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1452] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1454] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1455] = \UART_1:BUART:rx_markspace_pre\[294]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1460] = \UART_1:BUART:rx_parity_bit\[300]
Removing Lhs of wire \PWM_led_red:PWMUDB:runmode_enable\\D\[1464] = \PWM_led_red:PWMUDB:control_7\[440]
Removing Lhs of wire \PWM_led_red:PWMUDB:final_kill_reg\\D\[1472] = zero[6]
Removing Lhs of wire \PWM_led_green:PWMUDB:runmode_enable\\D\[1480] = \PWM_led_green:PWMUDB:control_7\[772]
Removing Lhs of wire \PWM_led_green:PWMUDB:final_kill_reg\\D\[1488] = zero[6]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:runmode_enable\\D\[1496] = \PWM_led_yellow:PWMUDB:control_7\[1104]
Removing Lhs of wire \PWM_led_yellow:PWMUDB:final_kill_reg\\D\[1504] = zero[6]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_114 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_114 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.434ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 27 December 2022 20:56:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\my_folder\assignments\EOS\workspace\Reaction_game_arcadian\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C5888LTQ-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_led_yellow:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_led_yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_429
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_led_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_led_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_led_yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = A_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_7_Seg_1(0)__PA ,
            pin_input => Net_86 ,
            pad => A_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_7_Seg_1(0)__PA ,
            pin_input => Net_98 ,
            pad => B_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C_7_Seg_1(0)__PA ,
            pin_input => Net_99 ,
            pad => C_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_7_Seg_1(0)__PA ,
            pin_input => Net_100 ,
            pad => D_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = E_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => E_7_Seg_1(0)__PA ,
            pin_input => Net_101 ,
            pad => E_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = F_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_7_Seg_1(0)__PA ,
            pin_input => Net_102 ,
            pad => F_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = G_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G_7_Seg_1(0)__PA ,
            pin_input => Net_103 ,
            pad => G_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DP_7_Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DP_7_Seg_1(0)__PA ,
            pin_input => Net_104 ,
            pad => DP_7_Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1(0)__PA ,
            fb => Net_125 ,
            pad => Button_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sel_A_7_Seg(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sel_A_7_Seg(0)__PA ,
            pad => Sel_A_7_Seg(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_114 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_118 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_447 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_2(0)__PA ,
            fb => Net_126 ,
            pad => Button_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_448 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Y(0)__PA ,
            pin_input => Net_132 ,
            pad => RGB_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_rgb_r(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_rgb_r(0)__PA ,
            pad => led_rgb_r(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_rgb_g(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_rgb_g(0)__PA ,
            pad => led_rgb_g(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led_rgb_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led_rgb_b(0)__PA ,
            pad => led_rgb_b(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_118, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_118 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_114 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_128, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_125 * !Net_126
        );
        Output = Net_128 (fanout=1)

    MacroCell: Name=\PWM_led_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * \PWM_led_red:PWMUDB:tc_i\
        );
        Output = \PWM_led_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_led_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:tc_i\
        );
        Output = \PWM_led_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_led_yellow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_114
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_114 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_114 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_114
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_114 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_114 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_114
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_114
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_led_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:control_7\
        );
        Output = \PWM_led_red:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_red:PWMUDB:prevCompare1\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_447, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = Net_447 (fanout=1)

    MacroCell: Name=\PWM_led_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:control_7\
        );
        Output = \PWM_led_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_green:PWMUDB:prevCompare1\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_448, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = Net_448 (fanout=1)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:control_7\
        );
        Output = \PWM_led_yellow:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_led_yellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_yellow:PWMUDB:prevCompare1\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_132, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_132 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_led_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_429 ,
            cs_addr_2 => \PWM_led_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led_red:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_led_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_429 ,
            cs_addr_2 => \PWM_led_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led_green:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_429 ,
            cs_addr_2 => \PWM_led_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_led_yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_led_yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_led_yellow:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_led_yellow:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_led_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_429 ,
            status_3 => \PWM_led_red:PWMUDB:status_3\ ,
            status_2 => \PWM_led_red:PWMUDB:status_2\ ,
            status_0 => \PWM_led_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_led_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_429 ,
            status_3 => \PWM_led_green:PWMUDB:status_3\ ,
            status_2 => \PWM_led_green:PWMUDB:status_2\ ,
            status_0 => \PWM_led_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_led_yellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_429 ,
            status_3 => \PWM_led_yellow:PWMUDB:status_3\ ,
            status_2 => \PWM_led_yellow:PWMUDB:status_2\ ,
            status_0 => \PWM_led_yellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_86 ,
            control_6 => Net_98 ,
            control_5 => Net_99 ,
            control_4 => Net_100 ,
            control_3 => Net_101 ,
            control_2 => Net_102 ,
            control_1 => Net_103 ,
            control_0 => Net_104 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_led_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_429 ,
            control_7 => \PWM_led_red:PWMUDB:control_7\ ,
            control_6 => \PWM_led_red:PWMUDB:control_6\ ,
            control_5 => \PWM_led_red:PWMUDB:control_5\ ,
            control_4 => \PWM_led_red:PWMUDB:control_4\ ,
            control_3 => \PWM_led_red:PWMUDB:control_3\ ,
            control_2 => \PWM_led_red:PWMUDB:control_2\ ,
            control_1 => \PWM_led_red:PWMUDB:control_1\ ,
            control_0 => \PWM_led_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_led_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_429 ,
            control_7 => \PWM_led_green:PWMUDB:control_7\ ,
            control_6 => \PWM_led_green:PWMUDB:control_6\ ,
            control_5 => \PWM_led_green:PWMUDB:control_5\ ,
            control_4 => \PWM_led_green:PWMUDB:control_4\ ,
            control_3 => \PWM_led_green:PWMUDB:control_3\ ,
            control_2 => \PWM_led_green:PWMUDB:control_2\ ,
            control_1 => \PWM_led_green:PWMUDB:control_1\ ,
            control_0 => \PWM_led_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_led_yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_429 ,
            control_7 => \PWM_led_yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_led_yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_led_yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_led_yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_led_yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_led_yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_led_yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_led_yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_128 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :   60 :  324 :  384 : 15.63 %
  Total P-terms               :   69 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.087ms
Tech Mapping phase: Elapsed time ==> 0s.152ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : A_7_Seg_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : B_7_Seg_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Button_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : C_7_Seg_1(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : DP_7_Seg_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : D_7_Seg_1(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : E_7_Seg_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : F_7_Seg_1(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : G_7_Seg_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : RGB_G(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RGB_R(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RGB_Y(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Sel_A_7_Seg(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : led_rgb_b(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : led_rgb_g(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : led_rgb_r(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            4.50
               Macrocells :            2.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       9.25 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_led_yellow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_114 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_114 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_114
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_429 ,
        cs_addr_2 => \PWM_led_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led_yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led_yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led_yellow:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led_yellow:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_led_yellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_429 ,
        status_3 => \PWM_led_yellow:PWMUDB:status_3\ ,
        status_2 => \PWM_led_yellow:PWMUDB:status_2\ ,
        status_0 => \PWM_led_yellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_114
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_114 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_114
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_114 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_86 ,
        control_6 => Net_98 ,
        control_5 => Net_99 ,
        control_4 => Net_100 ,
        control_3 => Net_101 ,
        control_2 => Net_102 ,
        control_1 => Net_103 ,
        control_0 => Net_104 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_114
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_114 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_yellow:PWMUDB:prevCompare1\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_118, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_118 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_128, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_125 * !Net_126
        );
        Output = Net_128 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_yellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_132, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:runmode_enable\ * 
              \PWM_led_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_132 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_led_yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_yellow:PWMUDB:control_7\
        );
        Output = \PWM_led_yellow:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led_yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_429 ,
        control_7 => \PWM_led_yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_led_yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_led_yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_led_yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_led_yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_led_yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_led_yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_led_yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_green:PWMUDB:prevCompare1\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_led_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_led_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:control_7\
        );
        Output = \PWM_led_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:tc_i\
        );
        Output = \PWM_led_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_led_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_429 ,
        cs_addr_2 => \PWM_led_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led_green:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_led_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_429 ,
        status_3 => \PWM_led_green:PWMUDB:status_3\ ,
        status_2 => \PWM_led_green:PWMUDB:status_2\ ,
        status_0 => \PWM_led_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_429 ,
        control_7 => \PWM_led_green:PWMUDB:control_7\ ,
        control_6 => \PWM_led_green:PWMUDB:control_6\ ,
        control_5 => \PWM_led_green:PWMUDB:control_5\ ,
        control_4 => \PWM_led_green:PWMUDB:control_4\ ,
        control_3 => \PWM_led_green:PWMUDB:control_3\ ,
        control_2 => \PWM_led_green:PWMUDB:control_2\ ,
        control_1 => \PWM_led_green:PWMUDB:control_1\ ,
        control_0 => \PWM_led_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_448, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_green:PWMUDB:runmode_enable\ * 
              \PWM_led_green:PWMUDB:cmp1_less\
        );
        Output = Net_448 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_447, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = Net_447 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_led_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:control_7\
        );
        Output = \PWM_led_red:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_led_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_led_red:PWMUDB:runmode_enable\ * \PWM_led_red:PWMUDB:tc_i\
        );
        Output = \PWM_led_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_led_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_429) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_led_red:PWMUDB:prevCompare1\ * 
              \PWM_led_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_led_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_led_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_429 ,
        cs_addr_2 => \PWM_led_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_led_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_led_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_led_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_led_red:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_led_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_429 ,
        status_3 => \PWM_led_red:PWMUDB:status_3\ ,
        status_2 => \PWM_led_red:PWMUDB:status_2\ ,
        status_0 => \PWM_led_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_led_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_429 ,
        control_7 => \PWM_led_red:PWMUDB:control_7\ ,
        control_6 => \PWM_led_red:PWMUDB:control_6\ ,
        control_5 => \PWM_led_red:PWMUDB:control_5\ ,
        control_4 => \PWM_led_red:PWMUDB:control_4\ ,
        control_3 => \PWM_led_red:PWMUDB:control_3\ ,
        control_2 => \PWM_led_red:PWMUDB:control_2\ ,
        control_1 => \PWM_led_red:PWMUDB:control_1\ ,
        control_0 => \PWM_led_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_128 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = Button_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1(0)__PA ,
        fb => Net_125 ,
        pad => Button_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_2(0)__PA ,
        fb => Net_126 ,
        pad => Button_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_447 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_448 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = DP_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DP_7_Seg_1(0)__PA ,
        pin_input => Net_104 ,
        pad => DP_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = G_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G_7_Seg_1(0)__PA ,
        pin_input => Net_103 ,
        pad => G_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = F_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_7_Seg_1(0)__PA ,
        pin_input => Net_102 ,
        pad => F_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = E_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => E_7_Seg_1(0)__PA ,
        pin_input => Net_101 ,
        pad => E_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_7_Seg_1(0)__PA ,
        pin_input => Net_100 ,
        pad => D_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = C_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C_7_Seg_1(0)__PA ,
        pin_input => Net_99 ,
        pad => C_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = B_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_7_Seg_1(0)__PA ,
        pin_input => Net_98 ,
        pad => B_7_Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = A_7_Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_7_Seg_1(0)__PA ,
        pin_input => Net_86 ,
        pad => A_7_Seg_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RGB_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Y(0)__PA ,
        pin_input => Net_132 ,
        pad => RGB_Y(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = led_rgb_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_rgb_b(0)__PA ,
        pad => led_rgb_b(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = led_rgb_g(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_rgb_g(0)__PA ,
        pad => led_rgb_g(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = led_rgb_r(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led_rgb_r(0)__PA ,
        pad => led_rgb_r(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Sel_A_7_Seg(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sel_A_7_Seg(0)__PA ,
        pad => Sel_A_7_Seg(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_114 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_118 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_429 ,
            dclk_0 => Net_429_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |    Button_1(0) | FB(Net_125)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Button_2(0) | FB(Net_126)
     |   6 |     * |      NONE |         CMOS_OUT |       RGB_R(0) | In(Net_447)
     |   7 |     * |      NONE |         CMOS_OUT |       RGB_G(0) | In(Net_448)
-----+-----+-------+-----------+------------------+----------------+------------
   1 |   0 |     * |      NONE |         CMOS_OUT |  DP_7_Seg_1(0) | In(Net_104)
     |   1 |     * |      NONE |         CMOS_OUT |   G_7_Seg_1(0) | In(Net_103)
     |   2 |     * |      NONE |         CMOS_OUT |   F_7_Seg_1(0) | In(Net_102)
     |   3 |     * |      NONE |         CMOS_OUT |   E_7_Seg_1(0) | In(Net_101)
     |   4 |     * |      NONE |         CMOS_OUT |   D_7_Seg_1(0) | In(Net_100)
     |   5 |     * |      NONE |         CMOS_OUT |   C_7_Seg_1(0) | In(Net_99)
     |   6 |     * |      NONE |         CMOS_OUT |   B_7_Seg_1(0) | In(Net_98)
     |   7 |     * |      NONE |         CMOS_OUT |   A_7_Seg_1(0) | In(Net_86)
-----+-----+-------+-----------+------------------+----------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       RGB_Y(0) | In(Net_132)
     |   3 |     * |      NONE |         CMOS_OUT |   led_rgb_b(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |   led_rgb_g(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   led_rgb_r(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   3 |   5 |     * |      NONE |         CMOS_OUT | Sel_A_7_Seg(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |        Rx_1(0) | FB(Net_114)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_1(0) | In(Net_118)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.037ms
Digital Placement phase: Elapsed time ==> 0s.885ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.297ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.293ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.294ms
API generation phase: Elapsed time ==> 1s.399ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.000ms
