VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml log2_32b_syn.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: log2_32b_syn.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 16.9 MiB, delta_rss +2.6 MiB)

Timing analysis: ON
Circuit netlist file: log2_32b_syn.pre-vpr.net
Circuit placement file: log2_32b_syn.pre-vpr.place
Circuit routing file: log2_32b_syn.pre-vpr.route
Circuit SDC file: log2_32b_syn.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 25.0 MiB, delta_rss +8.1 MiB)
Circuit file: log2_32b_syn.pre-vpr.blif
# Load circuit
# Load circuit took 0.13 seconds (max_rss 42.3 MiB, delta_rss +17.3 MiB)
# Clean circuit
Absorbed 3 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.01 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8286
    .input :      32
    .output:      32
    6-LUT  :    8222
  Nets  : 8254
    Avg Fanout:     4.5
    Max Fanout:   297.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net clk found in activity file, but it does not exist in the .blif file.
Warning 3: Net rst found in activity file, but it does not exist in the .blif file.
Warning 4: Net result~0 found in activity file, but it does not exist in the .blif file.
Warning 5: Net result~1 found in activity file, but it does not exist in the .blif file.
Warning 6: Net result~2 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 42.9 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 45317
  Timing Graph Edges: 74094
  Timing Graph Levels: 134
# Build Timing Graph took 0.10 seconds (max_rss 50.8 MiB, delta_rss +8.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'log2_32b_syn.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 50.8 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'log2_32b_syn.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 8286, total nets: 8254, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   331/8286      3%                           21     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
   662/8286      7%                           43    10 x 10    
   993/8286     11%                           65    12 x 12    
  1324/8286     15%                           86    13 x 13    
  1655/8286     19%                          109    15 x 15    
  1986/8286     23%                          131    16 x 16    
  2317/8286     27%                          154    17 x 17    
  2648/8286     31%                          176    18 x 18    
  2979/8286     35%                          198    19 x 19    
  3310/8286     39%                          220    19 x 19    
  3641/8286     43%                          242    21 x 21    
  3972/8286     47%                          263    21 x 21    
  4303/8286     51%                          285    22 x 22    
  4634/8286     55%                          306    23 x 23    
  4965/8286     59%                          328    23 x 23    
  5296/8286     63%                          349    24 x 24    
  5627/8286     67%                          372    25 x 25    
  5958/8286     71%                          394    26 x 26    
  6289/8286     75%                          419    26 x 26    
  6620/8286     79%                          444    27 x 27    
  6951/8286     83%                          470    27 x 27    
  7282/8286     87%                          496    29 x 29    
  7613/8286     91%                          526    29 x 29    
  7944/8286     95%                          559    30 x 30    
  8275/8286     99%                          659    31 x 31    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 5696
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5696
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.001692 sec
Full Max Req/Worst Slack updates 1 in 6.8e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0023508 sec
FPGA sized to 31 x 31 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.97 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        622                                35.1447                      7.88585   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3317 out of 8254 nets, 4937 nets not absorbed.

Netlist conversion complete.

# Packing took 9.05 seconds (max_rss 113.7 MiB, delta_rss +62.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'log2_32b_syn.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.02309 seconds).
Warning 7: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 1.07 seconds (max_rss 147.1 MiB, delta_rss +33.4 MiB)
Warning 8: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 64
   inpad          : 32
   outpad         : 32
  clb             : 622
   fle            : 5696
    lut5inter     : 2769
     ble5         : 5295
      flut5       : 5295
       lut5       : 5295
        lut       : 5295
    ble6          : 2927
     lut6         : 2927
      lut         : 2927

# Create Device
## Build Device Grid
FPGA sized to 31 x 31: 961 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		928	blocks of type: io
	Netlist
		622	blocks of type: clb
	Architecture
		638	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		21	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		16	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.97 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 147.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:56234
OPIN->CHANX/CHANY edge count before creating direct connections: 324480
OPIN->CHANX/CHANY edge count after creating direct connections: 325096
CHAN->CHAN type edge count:1791784
## Build routing resource graph took 2.03 seconds (max_rss 177.9 MiB, delta_rss +30.8 MiB)
  RR Graph Nodes: 177844
  RR Graph Edges: 2173114
# Create Device took 2.16 seconds (max_rss 177.9 MiB, delta_rss +30.8 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.39 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 9: Found no more ample locations for SOURCE in io
Warning 10: Found no more ample locations for OPIN in io
Warning 11: Found no more ample locations for SOURCE in clb
Warning 12: Found no more ample locations for OPIN in clb
Warning 13: Found no more ample locations for SOURCE in mult_36
Warning 14: Found no more ample locations for OPIN in mult_36
Warning 15: Found no more ample locations for SOURCE in memory
Warning 16: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.04 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 4.43 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 21892 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 179427

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 897.136 td_cost: 1.43405e-05
Initial placement estimated Critical Path Delay (CPD): 90.289 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2538.4 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -90.289 ns

Initial placement estimated setup slack histogram:
[   -9e-08: -8.1e-08) 29 ( 90.6%) |************************************************
[ -8.1e-08: -7.2e-08)  0 (  0.0%) |
[ -7.2e-08: -6.3e-08)  0 (  0.0%) |
[ -6.3e-08: -5.4e-08)  0 (  0.0%) |
[ -5.4e-08: -4.5e-08)  0 (  0.0%) |
[ -4.5e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -2.7e-08)  0 (  0.0%) |
[ -2.7e-08: -1.8e-08)  0 (  0.0%) |
[ -1.8e-08: -9.5e-09)  0 (  0.0%) |
[ -9.5e-09: -4.8e-10)  3 (  9.4%) |*****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3024
Warning 17: Starting t: 228 of 686 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 3.2e-04   0.945     782.17 1.2754e-05  87.471  -2.44e+03  -87.471   0.537  0.0302   30.0     1.00      3024  0.200
   2    0.1 3.0e-04   0.951     690.90 1.1615e-05  77.330  -2.15e+03  -77.330   0.479  0.0249   30.0     1.00      6048  0.950
   3    0.1 2.9e-04   0.961     630.50 1.1134e-05  68.829  -1.88e+03  -68.829   0.453  0.0218   30.0     1.00      9072  0.950
   4    0.1 2.7e-04   0.972     588.33 1.0485e-05  68.021  -1.89e+03  -68.021   0.427  0.0127   30.0     1.00     12096  0.950
   5    0.1 2.6e-04   0.993     569.35 1.0214e-05  64.048  -1.78e+03  -64.048   0.397  0.0049   29.6     1.09     15120  0.950
   6    0.1 2.5e-04   0.986     552.38 9.2607e-06  66.937  -1.84e+03  -66.937   0.394  0.0075   28.3     1.40     18144  0.950
   7    0.2 2.3e-04   0.985     537.27 8.5042e-06  63.878  -1.78e+03  -63.878   0.374  0.0066   27.0     1.72     21168  0.950
   8    0.1 2.2e-04   0.996     534.58 7.9884e-06  59.282  -1.65e+03  -59.282   0.373  0.0029   25.2     2.15     24192  0.950
   9    0.1 2.1e-04   0.994     527.39 7.4605e-06  61.295  -1.71e+03  -61.295   0.345  0.0039   23.5     2.56     27216  0.950
  10    0.1 2.0e-04   0.993     520.56 6.7922e-06  59.757  -1.66e+03  -59.757   0.325  0.0026   21.3     3.10     30240  0.950
  11    0.1 1.9e-04   0.990     516.60 6.2417e-06  59.707  -1.65e+03  -59.707   0.313  0.0042   18.9     3.69     33264  0.950
  12    0.1 1.8e-04   0.996     512.57 5.9661e-06  59.352  -1.64e+03  -59.352   0.311  0.0021   16.5     4.27     36288  0.950
  13    0.1 1.7e-04   0.989     506.93 5.5603e-06  58.150  -1.61e+03  -58.150   0.301  0.0053   14.3     4.78     39312  0.950
  14    0.1 1.6e-04   0.993     501.04 5.1196e-06  57.656   -1.6e+03  -57.656   0.280  0.0047   12.3     5.26     42336  0.950
  15    0.1 1.6e-04   0.997     496.32 5.2565e-06  55.471  -1.54e+03  -55.471   0.277  0.0028   10.4     5.74     45360  0.950
  16    0.1 1.5e-04   0.993     490.72 4.9682e-06  55.921  -1.55e+03  -55.921   0.249  0.0038    8.7     6.15     48384  0.950
  17    0.1 1.4e-04   0.998     488.28 4.703e-06   54.835  -1.52e+03  -54.835   0.269  0.0014    7.0     6.55     51408  0.950
  18    0.1 1.3e-04   0.995     485.64 4.6433e-06  54.590  -1.51e+03  -54.590   0.262  0.0024    5.8     6.84     54432  0.950
  19    0.1 1.3e-04   0.993     480.67 4.4928e-06  55.438  -1.54e+03  -55.438   0.246  0.0040    4.8     7.09     57456  0.950
  20    0.1 1.2e-04   0.993     473.89 4.2788e-06  54.831  -1.52e+03  -54.831   0.377  0.0038    3.9     7.31     60480  0.950
  21    0.1 1.1e-04   0.994     467.76 4.5493e-06  53.347  -1.47e+03  -53.347   0.365  0.0036    3.6     7.37     63504  0.950
  22    0.1 1.1e-04   0.996     464.63 4.3073e-06  53.793  -1.49e+03  -53.793   0.348  0.0023    3.3     7.43     66528  0.950
  23    0.1 1.0e-04   0.998     463.16 4.375e-06   53.382  -1.48e+03  -53.382   0.333  0.0013    3.0     7.51     69552  0.950
  24    0.1 9.8e-05   0.996     461.13 4.0998e-06  54.000   -1.5e+03  -54.000   0.412  0.0039    2.7     7.59     72576  0.950
  25    0.1 9.3e-05   0.995     456.53 4.2559e-06  52.587  -1.46e+03  -52.587   0.420  0.0021    2.6     7.61     75600  0.950
  26    0.1 8.8e-05   0.997     453.89 4.1892e-06  52.771  -1.46e+03  -52.771   0.389  0.0023    2.6     7.62     78624  0.950
  27    0.1 8.4e-05   0.998     450.76 4.1856e-06  51.800  -1.43e+03  -51.800   0.377  0.0017    2.4     7.65     81648  0.950
  28    0.1 8.0e-05   0.995     448.10 4.2278e-06  52.253  -1.44e+03  -52.253   0.355  0.0016    2.3     7.69     84672  0.950
  29    0.1 7.6e-05   0.998     447.06 4.1338e-06  51.418  -1.42e+03  -51.418   0.336  0.0013    2.1     7.73     87696  0.950
  30    0.1 7.2e-05   0.996     445.18 4.2786e-06  51.455  -1.43e+03  -51.455   0.456  0.0016    1.9     7.79     90720  0.950
  31    0.1 6.8e-05   1.000     444.59 4.2243e-06  51.314  -1.42e+03  -51.314   0.433  0.0007    1.9     7.78     93744  0.950
  32    0.1 6.5e-05   0.996     443.41 4.1866e-06  51.282  -1.42e+03  -51.282   0.400  0.0019    1.9     7.78     96768  0.950
  33    0.1 6.2e-05   0.999     441.87 4.1122e-06  51.137  -1.41e+03  -51.137   0.403  0.0011    1.8     7.80     99792  0.950
  34    0.1 5.9e-05   0.998     441.21 4.1997e-06  50.501   -1.4e+03  -50.501   0.366  0.0015    1.8     7.82    102816  0.950
  35    0.1 5.6e-05   0.999     439.19 4.0771e-06  50.993  -1.41e+03  -50.993   0.363  0.0005    1.6     7.85    105840  0.950
  36    0.1 5.3e-05   0.998     437.60 4.1923e-06  50.405   -1.4e+03  -50.405   0.356  0.0010    1.5     7.88    108864  0.950
  37    0.1 5.0e-05   0.999     437.21 4.1944e-06  50.429   -1.4e+03  -50.429   0.340  0.0005    1.4     7.91    111888  0.950
  38    0.1 4.8e-05   0.997     436.49 4.1402e-06  50.532   -1.4e+03  -50.532   0.318  0.0011    1.2     7.94    114912  0.950
  39    0.1 4.5e-05   0.998     436.22 4.0939e-06  50.927  -1.41e+03  -50.927   0.315  0.0008    1.1     7.98    117936  0.950
  40    0.1 4.3e-05   0.998     435.67 4.145e-06   50.522   -1.4e+03  -50.522   0.303  0.0007    1.0     8.00    120960  0.950
  41    0.1 4.1e-05   0.999     434.84 4.094e-06   51.075  -1.41e+03  -51.075   0.293  0.0004    1.0     8.00    123984  0.950
  42    0.1 3.9e-05   0.997     434.19 4.1757e-06  50.280  -1.39e+03  -50.280   0.258  0.0012    1.0     8.00    127008  0.950
  43    0.1 3.7e-05   0.999     433.25 4.2063e-06  50.275  -1.39e+03  -50.275   0.237  0.0005    1.0     8.00    130032  0.950
  44    0.1 3.5e-05   0.999     433.27 4.2161e-06  49.886  -1.38e+03  -49.886   0.231  0.0009    1.0     8.00    133056  0.950
  45    0.1 3.3e-05   0.999     432.41 4.0689e-06  50.064  -1.39e+03  -50.064   0.216  0.0005    1.0     8.00    136080  0.950
  46    0.1 3.2e-05   1.000     432.31 4.0803e-06  49.943  -1.38e+03  -49.943   0.210  0.0002    1.0     8.00    139104  0.950
  47    0.1 3.0e-05   0.999     431.53 4.2519e-06  49.272  -1.36e+03  -49.272   0.203  0.0006    1.0     8.00    142128  0.950
  48    0.1 2.9e-05   0.999     430.69 4.0206e-06  50.224  -1.39e+03  -50.224   0.186  0.0004    1.0     8.00    145152  0.950
  49    0.1 2.7e-05   1.000     430.53 4.1409e-06  49.875  -1.38e+03  -49.875   0.187  0.0002    1.0     8.00    148176  0.950
  50    0.1 2.6e-05   1.000     430.40 4.0571e-06  49.975  -1.38e+03  -49.975   0.178  0.0002    1.0     8.00    151200  0.950
  51    0.1 2.5e-05   0.999     429.90 4.1539e-06  49.785  -1.38e+03  -49.785   0.161  0.0005    1.0     8.00    154224  0.950
  52    0.1 2.3e-05   1.000     429.39 4.1625e-06  49.672  -1.37e+03  -49.672   0.158  0.0003    1.0     8.00    157248  0.950
  53    0.1 2.2e-05   0.999     428.99 4.0859e-06  49.753  -1.38e+03  -49.753   0.150  0.0004    1.0     8.00    160272  0.950
  54    0.1 1.8e-05   0.999     428.91 4.0655e-06  49.884  -1.38e+03  -49.884   0.128  0.0005    1.0     8.00    163296  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=428.967, TD costs=4.1261e-06, CPD= 49.472 (ns) 
  55    0.1 1.4e-05   0.999     428.72 4.1222e-06  49.472  -1.37e+03  -49.472   0.088  0.0004    1.0     8.00    166320  0.800
Checkpoint saved: bb_costs=428.663, TD costs=4.09466e-06, CPD= 49.373 (ns) 
  56    0.1 1.1e-05   1.000     428.30 4.0949e-06  49.373  -1.37e+03  -49.373   0.064  0.0002    1.0     8.00    169344  0.800
Checkpoint saved: bb_costs=428.235, TD costs=4.13368e-06, CPD= 49.320 (ns) 
  57    0.1 9.1e-06   1.000     427.92 4.1332e-06  49.320  -1.37e+03  -49.320   0.046  0.0002    1.0     8.00    172368  0.800
  58    0.1 7.2e-06   1.000     427.66 4.1699e-06  49.366  -1.37e+03  -49.366   0.039  0.0000    1.0     8.00    175392  0.800
  59    0.1 5.8e-06   1.000     427.59 4.0889e-06  49.550  -1.37e+03  -49.550   0.038  0.0002    1.0     8.00    178416  0.800
  60    0.1 4.6e-06   1.000     427.34 4.1207e-06  49.771  -1.37e+03  -49.771   0.029  0.0001    1.0     8.00    181440  0.800
  61    0.1 3.7e-06   1.000     427.28 4.1429e-06  49.429  -1.37e+03  -49.429   0.025  0.0001    1.0     8.00    184464  0.800
  62    0.1 3.0e-06   1.000     427.24 4.0873e-06  49.609  -1.37e+03  -49.609   0.016  0.0000    1.0     8.00    187488  0.800
  63    0.1 2.4e-06   1.000     427.14 4.1199e-06  49.431  -1.37e+03  -49.431   0.013  0.0000    1.0     8.00    190512  0.800
  64    0.1 1.9e-06   1.000     427.20 4.0961e-06  49.497  -1.37e+03  -49.497   0.010  0.0000    1.0     8.00    193536  0.800
  65    0.1 1.5e-06   1.000     427.22 4.1064e-06  49.594  -1.37e+03  -49.594   0.011  0.0000    1.0     8.00    196560  0.800
  66    0.1 1.2e-06   1.000     427.23 4.1085e-06  49.498  -1.37e+03  -49.498   0.011  0.0000    1.0     8.00    199584  0.800
  67    0.1 0.0e+00   1.000     427.20 4.0964e-06  49.568  -1.37e+03  -49.568   0.004  0.0000    1.0     8.00    202608  0.800
## Placement Quench took 0.10 seconds (max_rss 177.9 MiB)
post-quench CPD = 49.523 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 85647

Completed placement consistency check successfully.

Swaps called: 203294

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 49.3199 ns, Fmax: 20.2758 MHz
Placement estimated setup Worst Negative Slack (sWNS): -49.3199 ns
Placement estimated setup Total Negative Slack (sTNS): -1366.43 ns

Placement estimated setup slack histogram:
[ -4.9e-08: -4.4e-08) 26 ( 81.2%) |************************************************
[ -4.4e-08:   -4e-08)  3 (  9.4%) |******
[   -4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -3.3e-10)  3 (  9.4%) |******

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 428.235, td_cost: 4.13368e-06, 

Placement resource usage:
  io  implemented as io : 64
  clb implemented as clb: 622

Placement number of temperatures: 67
Placement total # of swap attempts: 203294
	Swaps accepted:  53361 (26.2 %)
	Swaps rejected: 144207 (70.9 %)
	Swaps aborted:   5726 ( 2.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                2.07             71.06           28.94          0.00         
                   Median                 2.15             43.22           8.68           48.10        
                   Centroid               2.16             58.51           16.35          25.14        
                   W. Centroid            2.14             60.01           15.30          24.68        
                   W. Median              0.25             11.13           24.41          64.45        
                   Crit. Uniform          0.03             3.57            96.43          0.00         
                   Feasible Region        0.02             6.98            65.12          27.91        

clb                Uniform                20.86            18.03           81.97          0.00         
                   Median                 20.71            29.98           67.74          2.28         
                   Centroid               20.64            25.76           74.24          0.00         
                   W. Centroid            20.98            27.93           72.07          0.00         
                   W. Median              2.51             2.45            94.67          2.88         
                   Crit. Uniform          2.74             1.22            98.78          0.00         
                   Feasible Region        2.74             0.99            99.01          0.00         


Placement Quench timing analysis took 0.0204983 seconds (0.017231 STA, 0.0032673 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 1.73018 seconds (1.44517 STA, 0.285015 slack) (70 full updates: 70 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 7.35 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    29 (  0.1%) |
[      0.1:      0.2)   364 (  1.7%) |*
[      0.2:      0.3)   898 (  4.1%) |****
[      0.3:      0.4)  1117 (  5.1%) |*****
[      0.4:      0.5)  1018 (  4.7%) |****
[      0.5:      0.6)   837 (  3.8%) |***
[      0.6:      0.7)  1322 (  6.0%) |*****
[      0.7:      0.8)  1594 (  7.3%) |*******
[      0.8:      0.9)  3746 ( 17.1%) |***************
[      0.9:        1) 10967 ( 50.1%) |*********************************************
## Initializing router criticalities took 0.33 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.4     0.0    0 1292575    4937   21892   11435 ( 6.430%)  130857 (37.6%)   51.153     -1413.    -51.153      0.000      0.000      N/A
Incr Slack updates 70 in 0.0787658 sec
Full Max Req/Worst Slack updates 44 in 0.0002962 sec
Incr Max Req/Worst Slack updates 26 in 0.0004275 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 70 in 0.196438 sec
   2    0.3     0.5   25 1160896    4192   20034    8923 ( 5.017%)  130170 (37.4%)   51.154     -1413.    -51.154      0.000      0.000      N/A
   3    0.3     0.6    3 1157290    3880   18573    8497 ( 4.778%)  131220 (37.7%)   51.259     -1416.    -51.259      0.000      0.000      N/A
   4    0.3     0.8    7 1218528    3763   18224    7997 ( 4.497%)  132464 (38.1%)   51.202     -1414.    -51.202      0.000      0.000      N/A
   5    0.3     1.1    9 1270754    3549   17661    7199 ( 4.048%)  133377 (38.3%)   51.198     -1414.    -51.198      0.000      0.000      N/A
   6    0.3     1.4    5 1286772    3357   16650    6399 ( 3.598%)  134768 (38.7%)   51.184     -1414.    -51.184      0.000      0.000      N/A
   7    0.3     1.9    4 1310632    3104   15711    5647 ( 3.175%)  136588 (39.2%)   51.172     -1413.    -51.172      0.000      0.000      N/A
   8    0.3     2.4    5 1346735    2864   14788    4824 ( 2.712%)  138386 (39.8%)   51.150     -1412.    -51.150      0.000      0.000      N/A
   9    0.3     3.1   11 1359408    2593   13851    4050 ( 2.277%)  141310 (40.6%)   51.147     -1412.    -51.147      0.000      0.000      N/A
  10    0.3     4.1   17 1309921    2297   12271    3284 ( 1.847%)  143368 (41.2%)   51.157     -1413.    -51.157      0.000      0.000       67
  11    0.3     5.3   18 1249314    1938   10695    2494 ( 1.402%)  146609 (42.1%)   51.144     -1412.    -51.144      0.000      0.000       59
  12    0.3     6.9   10 1127383    1592    9085    1815 ( 1.021%)  149137 (42.9%)   51.141     -1412.    -51.141      0.000      0.000       53
  13    0.3     9.0   23  997700    1281    7420    1226 ( 0.689%)  151552 (43.5%)   51.131     -1412.    -51.131      0.000      0.000       46
  14    0.2    11.6   17  844265    1003    6001     824 ( 0.463%)  153666 (44.2%)   51.133     -1412.    -51.133      0.000      0.000       42
  15    0.2    15.1   15  683070     782    4777     565 ( 0.318%)  155069 (44.6%)   51.134     -1412.    -51.134      0.000      0.000       37
  16    0.2    19.7    6  553315     603    3748     390 ( 0.219%)  156174 (44.9%)   51.135     -1412.    -51.135      0.000      0.000       36
  17    0.1    25.6   12  461995     499    3016     244 ( 0.137%)  157262 (45.2%)   51.135     -1412.    -51.135      0.000      0.000       34
  18    0.1    33.3    4  390469     436    2488     153 ( 0.086%)  157838 (45.4%)   51.135     -1412.    -51.135      0.000      0.000       33
  19    0.1    43.3    5  322741     376    2083      92 ( 0.052%)  158370 (45.5%)   51.135     -1412.    -51.135      0.000      0.000       31
  20    0.1    56.2    1  251149     323    1622      54 ( 0.030%)  158676 (45.6%)   51.135     -1412.    -51.135      0.000      0.000       31
  21    0.1    73.1    0  222399     304    1443      38 ( 0.021%)  158891 (45.7%)   51.135     -1412.    -51.135      0.000      0.000       30
  22    0.1    95.0    2  195844     290    1321      20 ( 0.011%)  159071 (45.7%)   51.135     -1412.    -51.135      0.000      0.000       30
  23    0.1   123.5    0  180172     281    1228       7 ( 0.004%)  159201 (45.7%)   51.135     -1412.    -51.135      0.000      0.000       29
  24    0.1   160.6    2  156763     280    1190       1 ( 0.001%)  159207 (45.7%)   51.135     -1412.    -51.135      0.000      0.000       28
  25    0.1   208.8    0  141922     277    1166       1 ( 0.001%)  159214 (45.8%)   51.135     -1412.    -51.135      0.000      0.000       26
  26    0.1   271.4    0  145697     277    1165       1 ( 0.001%)  159215 (45.8%)   51.135     -1412.    -51.135      0.000      0.000       26
  27    0.1   352.8    0  161396     277    1165       0 ( 0.000%)  159246 (45.8%)   51.135     -1412.    -51.135      0.000      0.000       26
Restoring best routing
Critical path: 51.1352 ns
Successfully routed after 27 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    15 (  0.1%) |
[      0.1:      0.2)   318 (  1.5%) |*
[      0.2:      0.3)   885 (  4.0%) |****
[      0.3:      0.4)  1182 (  5.4%) |*****
[      0.4:      0.5)  1035 (  4.7%) |****
[      0.5:      0.6)   855 (  3.9%) |****
[      0.6:      0.7)  1375 (  6.3%) |******
[      0.7:      0.8)  1655 (  7.6%) |*******
[      0.8:      0.9)  3985 ( 18.2%) |*****************
[      0.9:        1) 10587 ( 48.4%) |*********************************************
Router Stats: total_nets_routed: 45355 total_connections_routed: 229268 total_heap_pushes: 20799105 total_heap_pops: 3457120 
# Routing took 6.45 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.04 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1844441065
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
Found 25204 mismatches between routing and packing results.
Fixed 20184 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.28 seconds (max_rss 177.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        622                                35.1447                      7.88585   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3317 out of 8254 nets, 4937 nets not absorbed.


Average number of bends per net: 3.64756  Maximum # of bends: 121

Number of global nets: 0
Number of routed nets (nonglobal): 4937
Wire length results (in units of 1 clb segments)...
	Total wirelength: 159246, average net length: 32.2556
	Maximum net length: 950

Wire length results in terms of physical segments...
	Total wiring segments used: 41284, average wire segments per net: 8.36216
	Maximum segments used by a net: 252
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  68 (  3.8%) |********
[      0.7:      0.8) 340 ( 18.9%) |****************************************
[      0.5:      0.6) 212 ( 11.8%) |*************************
[      0.4:      0.5) 400 ( 22.2%) |***********************************************
[      0.3:      0.4) 350 ( 19.4%) |*****************************************
[      0.2:      0.3) 196 ( 10.9%) |***********************
[      0.1:      0.2) 104 (  5.8%) |************
[        0:      0.1) 130 (  7.2%) |***************
Maximum routing channel utilization:      0.87 at (22,9)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     131  66.645      200
                         1     144  75.032      200
                         2     163  90.742      200
                         3     161 104.452      200
                         4     156 103.871      200
                         5     163 108.290      200
                         6     165 106.548      200
                         7     165 107.710      200
                         8     173 107.161      200
                         9     174 111.323      200
                        10     170 109.258      200
                        11     167 109.032      200
                        12     163 109.548      200
                        13     169 108.516      200
                        14     147 100.452      200
                        15     156  93.968      200
                        16     131  87.548      200
                        17     126  81.516      200
                        18     105  72.387      200
                        19      96  65.645      200
                        20     104  71.097      200
                        21     105  73.645      200
                        22     101  72.710      200
                        23      97  72.710      200
                        24      88  66.387      200
                        25      89  66.161      200
                        26      90  62.065      200
                        27      92  55.806      200
                        28      82  45.935      200
                        29      46  23.484      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      66  37.161      200
                         1      80  49.194      200
                         2      66  46.065      200
                         3     115  78.097      200
                         4     114  78.968      200
                         5      87  58.742      200
                         6      87  53.355      200
                         7     121  80.935      200
                         8     131  90.581      200
                         9     108  76.548      200
                        10     107  68.677      200
                        11     150 100.290      200
                        12     160 104.355      200
                        13     142  89.258      200
                        14     152  92.097      200
                        15     172 115.323      200
                        16     176 116.387      200
                        17     166 102.161      200
                        18     165  99.484      200
                        19     170 112.323      200
                        20     169 112.097      200
                        21     172 103.161      200
                        22     168  95.097      200
                        23     174 108.323      200
                        24     167 102.419      200
                        25     159  88.968      200
                        26     161  82.355      200
                        27     169  99.290      200
                        28     171  98.452      200
                        29     132  67.161      200

Total tracks in x-direction: 6000, in y-direction: 6000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.14688e+07
	Total used logic block area: 3.35221e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19838e+07, per logic tile: 12470.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  48000
                                                      Y      4  48000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.425

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.435

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4            0.43

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0        0.43

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:    6e-10)  3 (  9.4%) |***********
[    6e-10:  9.9e-10)  0 (  0.0%) |
[  9.9e-10:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.8e-09)  0 (  0.0%) |
[  1.8e-09:  2.2e-09)  0 (  0.0%) |
[  2.2e-09:  2.6e-09)  0 (  0.0%) |
[  2.6e-09:  2.9e-09)  6 ( 18.8%) |**********************
[  2.9e-09:  3.3e-09) 13 ( 40.6%) |************************************************
[  3.3e-09:  3.7e-09)  7 ( 21.9%) |**************************
[  3.7e-09:  4.1e-09)  3 (  9.4%) |***********

Final critical path delay (least slack): 51.1352 ns, Fmax: 19.556 MHz
Final setup Worst Negative Slack (sWNS): -51.1352 ns
Final setup Total Negative Slack (sTNS): -1412.15 ns

Final setup slack histogram:
[ -5.1e-08: -4.6e-08) 25 ( 78.1%) |************************************************
[ -4.6e-08: -4.1e-08)  4 ( 12.5%) |********
[ -4.1e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -3.1e-08)  0 (  0.0%) |
[ -3.1e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -2.1e-08)  0 (  0.0%) |
[ -2.1e-08: -1.6e-08)  0 (  0.0%) |
[ -1.6e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.4e-09)  0 (  0.0%) |
[ -5.4e-09: -2.7e-10)  3 (  9.4%) |******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 18: Power estimation completed with warnings. See power output for more details.
Power estimation took 1.51891 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0009819 sec
Full Max Req/Worst Slack updates 1 in 8.6e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0022017 sec
Flow timing analysis took 3.3135 seconds (2.8364 STA, 0.477101 slack) (100 full updates: 71 setup, 0 hold, 29 combined).
VPR succeeded
The entire flow of VPR took 34.29 seconds (max_rss 201.6 MiB)
Incr Slack updates 28 in 0.029663 sec
Full Max Req/Worst Slack updates 10 in 6.83e-05 sec
Incr Max Req/Worst Slack updates 18 in 0.0004356 sec
Incr Criticality updates 11 in 0.0133668 sec
Full Criticality updates 17 in 0.0414523 sec
