<module name="CBASS0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_map0" acronym="QOS_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_map0" offset="0x500" width="32" description="The Map Register defines the fields for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_map0" acronym="QOS_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_map0" offset="0x900" width="32" description="The Map Register defines the fields for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map0" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map0" offset="0xD00" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map1" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map1" offset="0xD04" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map2" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map2" offset="0xD08" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map3" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map3" offset="0xD0C" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map4" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map4" offset="0xD10" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map5" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_map5" offset="0xD14" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map0" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map0" offset="0x1100" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map1" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map1" offset="0x1104" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map2" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map2" offset="0x1108" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map3" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map3" offset="0x110C" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map4" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map4" offset="0x1110" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map5" acronym="QOS_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_map5" offset="0x1114" width="32" description="The Map Register defines the fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_map0" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_map0" offset="0x1900" width="32" description="The Map Register defines the fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmw per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_map0" acronym="QOS_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_map0" offset="0x1D00" width="32" description="The Map Register defines the fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_map0" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_map0" offset="0x2100" width="32" description="The Map Register defines the fields for the master Igic500ss_1_4_main_0.mem_wr_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_map0" acronym="QOS_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_map0" offset="0x2500" width="32" description="The Map Register defines the fields for the master Igic500ss_1_4_main_0.mem_rd_vbusm per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_map0" offset="0x2900" width="32" description="The Map Register defines the fields for the master Iemmcsd8ss_main_0.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_map0" offset="0x2D00" width="32" description="The Map Register defines the fields for the master Iemmcsd8ss_main_0.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" offset="0x3100" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_0.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" offset="0x3500" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_0.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_map0" offset="0x3900" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_1.emmcsdss_wr per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_map0" offset="0x3D00" width="32" description="The Map Register defines the fields for the master Iemmcsd4ss_main_1.emmcsdss_rd per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstw0_map0" offset="0x4100" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_0.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_0_mstr0_map0" offset="0x4500" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_0.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstr0_map0" offset="0x4900" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_1.mstr0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_map0" acronym="QOS_REGS_Iusb2ss_16ffc_main_1_mstw0_map0" offset="0x4D00" width="32" description="The Map Register defines the fields for the master Iusb2ss_16ffc_main_1.mstw0 per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map0" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map0" offset="0x5100" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map1" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map1" offset="0x5104" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map2" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map2" offset="0x5108" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map3" acronym="QOS_REGS_Ik3_dss_ul_main_0_vbusm_dma_map3" offset="0x510C" width="32" description="The Map Register defines the fields for the master Ik3_dss_ul_main_0.vbusm_dma per channel.">
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_map0" acronym="QOS_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_map0" offset="0x5500" width="32" description="The Map Register defines the fields for the master Isa3ss_am62_main_0.ctxcach_ext_dma per channel.">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>