$date
	Sat Oct 22 19:34:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#184975
b11010 !
1"
#184978
b11010 &
b11010 %
1$
#184979
0"
#184982
b1101 &
b1101 %
#184986
b101000 &
b101000 %
#184990
b10100 &
b10100 %
#184994
b1010 &
b1010 %
#184998
b101 &
b101 %
#185002
b10000 &
b10000 %
#185006
b1000 &
b1000 %
#185010
b100 &
b100 %
#185014
b10 &
b10 %
#185018
b1 &
b1 %
1#
#185022
b0 &
0#
b0 %
0$
#1199183
b1100 !
1"
#1199186
b1100 &
b1100 %
1$
#1199187
0"
#1199190
b110 &
b110 %
#1199194
b11 &
b11 %
#1199198
b1010 &
b1010 %
#1199202
b101 &
b101 %
#1199206
b10000 &
b10000 %
#1199210
b1000 &
b1000 %
#1199214
b100 &
b100 %
#1199218
b10 &
b10 %
#1199222
b1 &
1#
b1 %
#1199226
b0 &
b0 %
0#
0$
#2214193
b11010 !
1"
#2214194
b11010 &
b11010 %
1$
#2214195
0"
#2214198
b1101 &
b1101 %
#2214202
b101000 &
b101000 %
#2214206
b10100 &
b10100 %
#2214210
b1010 &
b1010 %
#2214214
b101 &
b101 %
#2214218
b10000 &
b10000 %
#2214222
b1000 &
b1000 %
#2214226
b100 &
b100 %
#2214230
b10 &
b10 %
#2214234
b1 &
b1 %
1#
#2214238
b0 &
0#
b0 %
0$
#4500012
