=====
SETUP
33.163
10.797
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[15]
9.698
10.797
cnt_delay_Z[15]
10.797
=====
SETUP
33.163
10.797
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[14]
9.698
10.797
cnt_delay_Z[14]
10.797
=====
SETUP
33.163
10.797
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[16]
9.698
10.797
cnt_delay_Z[16]
10.797
=====
SETUP
33.231
10.729
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[4]
9.630
10.729
cnt_delay_Z[4]
10.729
=====
SETUP
33.515
10.445
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[13]
9.623
10.445
cnt_delay_Z[13]
10.445
=====
SETUP
33.552
10.408
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[23]
9.309
10.408
cnt_delay_Z[23]
10.408
=====
SETUP
33.552
10.408
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[8]
9.309
10.408
cnt_delay_Z[8]
10.408
=====
SETUP
33.657
10.303
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[18]
9.204
10.303
cnt_delay_Z[18]
10.303
=====
SETUP
33.657
10.303
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[19]
9.204
10.303
cnt_delay_Z[19]
10.303
=====
SETUP
33.711
10.249
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[17]
9.623
10.249
cnt_delay_Z[17]
10.249
=====
SETUP
33.724
10.236
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[22]
9.204
10.236
cnt_delay_Z[22]
10.236
=====
SETUP
34.129
9.831
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.274
uart_tx/cnt_delay_2_cZ[9]
8.732
9.831
cnt_delay_Z[9]
9.831
=====
SETUP
34.129
9.831
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.274
uart_tx/cnt_delay_2_cZ[1]
8.732
9.831
cnt_delay_Z[1]
9.831
=====
SETUP
34.129
9.831
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.274
uart_tx/cnt_delay_2_cZ[2]
8.732
9.831
cnt_delay_Z[2]
9.831
=====
SETUP
34.129
9.831
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.274
uart_tx/cnt_delay_2_cZ[7]
8.732
9.831
cnt_delay_Z[7]
9.831
=====
SETUP
34.129
9.831
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.274
uart_tx/cnt_delay_2_cZ[6]
8.732
9.831
cnt_delay_Z[6]
9.831
=====
SETUP
34.195
9.765
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[21]
9.139
9.765
cnt_delay_Z[21]
9.765
=====
SETUP
34.195
9.765
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[20]
9.139
9.765
cnt_delay_Z[20]
9.765
=====
SETUP
34.526
9.434
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[11]
8.335
9.434
cnt_delay_Z[11]
9.434
=====
SETUP
34.526
9.434
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[12]
8.335
9.434
cnt_delay_Z[12]
9.434
=====
SETUP
34.526
9.434
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[3]
8.335
9.434
cnt_delay_Z[3]
9.434
=====
SETUP
34.526
9.434
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[10]
8.335
9.434
cnt_delay_Z[10]
9.434
=====
SETUP
34.526
9.434
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.275
uart_tx/cnt_delay_2_cZ[5]
8.335
9.434
cnt_delay_Z[5]
9.434
=====
SETUP
34.618
9.342
43.960
clock_ibuf
0.000
0.982
cnt_delay_Z[23]
2.893
3.351
uart_rx/un1_cnt_delay_13_cZ
4.647
5.679
uart_rx/un1_cnt_delay_21_cZ
6.169
7.230
uart_rx/un1_cnt_delay
7.649
8.274
uart_tx/cnt_delay_2_cZ[0]
8.716
9.342
cnt_delay_Z[0]
9.342
=====
SETUP
34.878
9.082
43.960
clock_ibuf
0.000
0.982
uart_tx/send_cnt_Z[1]
2.893
3.351
uart_tx/send_time_5_cZ
4.643
5.675
uart_tx/un2_send_cnt_cZ
6.513
7.539
uart_tx/un9_send_cnt_cZ[5]
7.983
9.082
uart_tx/send_cnt_Z[5]
9.082
=====
HOLD
0.709
2.989
2.280
clock_ibuf
0.000
0.844
cnt[0]
2.280
2.613
CO0_i_cZ
2.617
2.989
cnt[0]
2.989
=====
HOLD
0.710
2.990
2.280
clock_ibuf
0.000
0.844
send_Z
2.280
2.613
uart_tx/send_2
2.618
2.990
send_Z
2.990
=====
HOLD
0.809
3.089
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[6]
2.280
2.613
uart_tx/send_reg_5_0[6]
2.616
2.988
uart_tx/send_reg_5_cZ[6]
2.988
3.077
uart_tx/send_reg_Z[6]
3.089
=====
HOLD
0.809
3.089
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[1]
2.280
2.613
uart_tx/send_reg_5_0[1]
2.616
2.988
uart_tx/send_reg_5_cZ[1]
2.988
3.077
uart_tx/send_reg_Z[1]
3.089
=====
HOLD
0.810
3.090
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[4]
2.280
2.613
uart_tx/send_reg_5_0[4]
2.617
2.989
uart_tx/send_reg_5_cZ[4]
2.989
3.078
uart_tx/send_reg_Z[4]
3.090
=====
HOLD
0.810
3.090
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[2]
2.280
2.613
uart_tx/send_reg_5_0[2]
2.617
2.989
uart_tx/send_reg_5_cZ[2]
2.989
3.078
uart_tx/send_reg_Z[2]
3.090
=====
HOLD
0.892
3.172
2.280
clock_ibuf
0.000
0.844
cnt_Z[1]
2.280
2.613
SUM_cZ[1]
2.616
3.172
cnt_Z[1]
3.172
=====
HOLD
0.975
3.255
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[1]
2.280
2.613
uart_tx/send_reg_5_cZ[0]
2.883
3.255
uart_tx/send_reg[0]
3.255
=====
HOLD
0.997
3.277
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[3]
2.280
2.613
uart_tx/send_reg_5_0[3]
2.617
3.173
uart_tx/send_reg_5_cZ[3]
3.173
3.271
uart_tx/send_reg_Z[3]
3.277
=====
HOLD
0.997
3.277
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[5]
2.280
2.613
uart_tx/send_reg_5_0[5]
2.617
3.173
uart_tx/send_reg_5_cZ[5]
3.173
3.271
uart_tx/send_reg_Z[5]
3.277
=====
HOLD
0.997
3.277
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[7]
2.280
2.613
uart_tx/send_reg_5_0[7]
2.617
3.173
uart_tx/send_reg_5_cZ[7]
3.173
3.271
uart_tx/send_reg_Z[7]
3.277
=====
HOLD
1.062
3.342
2.280
clock_ibuf
0.000
0.844
cnt_Z[2]
2.280
2.613
SUM[2]
2.616
3.342
cnt_Z[2]
3.342
=====
HOLD
1.086
3.366
2.280
clock_ibuf
0.000
0.844
uart_tx/send_reg_Z[9]
2.280
2.613
uart_tx/send_reg_5_0[8]
2.618
2.990
uart_tx/send_reg_5_cZ[8]
2.994
3.366
uart_tx/send_reg_Z[8]
3.366
=====
HOLD
1.442
3.737
2.295
clock_ibuf
0.000
0.844
send_Z
2.280
2.613
uart_tx/send_reg_Z[9]
3.737
=====
HOLD
1.469
3.749
2.280
clock_ibuf
0.000
0.844
cnt_delay_Z[22]
2.280
2.613
un5_cnt_delay_cry_22_0
2.856
3.373
uart_tx/cnt_delay_2_cZ[22]
3.377
3.749
cnt_delay_Z[22]
3.749
=====
HOLD
1.775
4.055
2.280
clock_ibuf
0.000
0.844
uart_rx/cnt_Z[0]
2.280
2.613
uart_rx/un5_cnt_cry_0_0
2.879
3.417
uart_rx/un9_cnt_cZ[0]
3.683
4.055
uart_rx/cnt_Z[0]
4.055
=====
HOLD
1.799
4.079
2.280
clock_ibuf
0.000
0.844
uart_rx/cnt_Z[5]
2.280
2.613
uart_rx/recv_edge_t_0_a2_3_cZ
3.147
3.519
uart_rx/recv_edge_t_0_a2
3.523
4.079
uart_rx/recv_edge_Z
4.079
=====
HOLD
1.804
4.099
2.295
clock_ibuf
0.000
0.844
send_Z
2.280
2.613
uart_tx/un2_send_cnt_cZ
3.191
3.576
uart_tx/send_reg[0]
4.099
=====
HOLD
1.956
4.236
2.280
clock_ibuf
0.000
0.844
cnt_delay_Z[18]
2.280
2.613
un5_cnt_delay_cry_18_0
3.115
3.632
uart_tx/cnt_delay_2_cZ[18]
3.864
4.236
cnt_delay_Z[18]
4.236
=====
HOLD
2.009
4.289
2.280
clock_ibuf
0.000
0.844
cnt_delay_Z[16]
2.280
2.613
un5_cnt_delay_cry_16_0
3.113
3.651
uart_tx/cnt_delay_2_cZ[16]
3.917
4.289
cnt_delay_Z[16]
4.289
=====
HOLD
2.025
4.305
2.280
clock_ibuf
0.000
0.844
send_Z
2.280
2.613
uart_tx/un2_send_cnt_cZ
3.191
3.563
uart_tx/un9_send_cnt_cZ[4]
3.581
4.305
uart_tx/send_cnt_Z[4]
4.305
=====
HOLD
2.025
4.305
2.280
clock_ibuf
0.000
0.844
send_Z
2.280
2.613
uart_tx/un2_send_cnt_cZ
3.191
3.563
uart_tx/un9_send_cnt_cZ[3]
3.581
4.305
uart_tx/send_cnt_Z[3]
4.305
=====
HOLD
2.041
4.321
2.280
clock_ibuf
0.000
0.844
cnt_delay_Z[21]
2.280
2.613
un5_cnt_delay_cry_21_0
2.848
3.365
uart_tx/cnt_delay_2_cZ[21]
3.597
4.321
cnt_delay_Z[21]
4.321
=====
HOLD
2.043
4.323
2.280
clock_ibuf
0.000
0.844
cnt_delay_Z[19]
2.280
2.613
un5_cnt_delay_cry_19_0
2.848
3.365
uart_tx/cnt_delay_2_cZ[19]
3.597
4.323
cnt_delay_Z[19]
4.323
=====
HOLD
2.047
4.327
2.280
clock_ibuf
0.000
0.844
uart_rx/cnt_Z[3]
2.280
2.613
uart_rx/un5_cnt_cry_3_0
2.852
3.369
uart_rx/un9_cnt_cZ[3]
3.601
4.327
uart_rx/cnt_Z[3]
4.327
