
---------- Begin Simulation Statistics ----------
final_tick                                  500536000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116814                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850896                       # Number of bytes of host memory used
host_op_rate                                   132512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.56                       # Real time elapsed on the host
host_tick_rate                               58468041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1134416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000501                       # Number of seconds simulated
sim_ticks                                   500536000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.358374                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   92293                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92889                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               809                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            181500                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3097                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              202                       # Number of indirect misses.
system.cpu.branchPred.lookups                  226647                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       118031                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        60367                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       116682                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        61716                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           44                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         6619                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         4134                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         2960                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         4214                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          600                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1198                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1232                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          602                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          225                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          594                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          224                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          563                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect           69                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           31                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       154608                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          346                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1189                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         5426                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1800                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         4062                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          598                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         4854                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1199                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          596                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1232                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          602                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          594                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          225                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          224                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          369                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          194                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        23041                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit            8                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           38                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   11371                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    469065                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   445002                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               567                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     222072                       # Number of branches committed
system.cpu.commit.bw_lim_events                 63204                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14510                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000623                       # Number of instructions committed
system.cpu.commit.committedOps                1135038                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       921910                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.231181                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.320907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       599089     64.98%     64.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       111489     12.09%     77.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        58121      6.30%     83.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        30329      3.29%     86.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25620      2.78%     89.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7612      0.83%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14974      1.62%     91.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        11472      1.24%     93.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        63204      6.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       921910                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10970                       # Number of function calls committed.
system.cpu.commit.int_insts                    986971                       # Number of committed integer instructions.
system.cpu.commit.loads                        170934                       # Number of loads committed
system.cpu.commit.membars                        1232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          830      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           769661     67.81%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6011      0.53%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1895      0.17%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1893      0.17%     68.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1668      0.15%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2267      0.20%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          170934     15.06%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179876     15.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1135038                       # Class of committed instruction
system.cpu.commit.refs                         350810                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     19901                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1134416                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.001072                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.001072                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                369143                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   245                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                92282                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1154444                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   337025                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    207687                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    679                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   919                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9570                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      226647                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    151079                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        515682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   503                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1024163                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1842                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.226404                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             407448                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             106761                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.023065                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             924104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.256774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.529422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   694266     75.13%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    24064      2.60%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    21313      2.31%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29222      3.16%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37715      4.08%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20366      2.20%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6389      0.69%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    10142      1.10%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    80627      8.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               924104                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           76969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  657                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   223488                       # Number of branches executed
system.cpu.iew.exec_nop                           654                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.165904                       # Inst execution rate
system.cpu.iew.exec_refs                       376201                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     181843                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2328                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                172837                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1266                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               182525                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1150122                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                194358                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               818                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1167155                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11080                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    679                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11091                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10811                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16776                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1902                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2647                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          487                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            170                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1099277                       # num instructions consuming a value
system.cpu.iew.wb_count                       1144060                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.512096                       # average fanout of values written-back
system.cpu.iew.wb_producers                    562935                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.142834                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1144769                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1326039                       # number of integer regfile reads
system.cpu.int_regfile_writes                  763044                       # number of integer regfile writes
system.cpu.ipc                               0.998929                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.998929                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               848      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                776608     66.49%     66.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6014      0.51%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1951      0.17%     67.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1948      0.17%     67.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1706      0.15%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2303      0.20%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               194587     16.66%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182006     15.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1167974                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       28747                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024613                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6136     21.34%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     21.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7980     27.76%     49.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14627     50.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1174093                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3246005                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1123907                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1143560                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1148202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1167974                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1266                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           15046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                75                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        924104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.263899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.974668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              558743     60.46%     60.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               87176      9.43%     69.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72815      7.88%     77.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               64315      6.96%     84.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               49642      5.37%     90.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39656      4.29%     94.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               27197      2.94%     97.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14287      1.55%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10273      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          924104                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.166722                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  21780                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              42868                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        20153                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             20989                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             16339                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7820                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               172837                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              182525                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  795052                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4929                       # number of misc regfile writes
system.cpu.numCycles                          1001073                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10901                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1211210                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5977                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340701                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    119                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1857450                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1152162                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1227536                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    214110                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  97675                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    679                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                108200                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16315                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1311537                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         249513                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3792                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     38106                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1267                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            24991                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2007201                       # The number of ROB reads
system.cpu.rob.rob_writes                     2301310                       # The number of ROB writes
system.cpu.timesIdled                            7434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    24540                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10206                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        32533                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1281                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3311                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1281                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       293888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  293888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4607                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5392000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23805750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         11349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2000                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        33688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 49235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1429696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       600256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2029952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16701     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16702                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           31297500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8014500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17023500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                10829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1266                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12095                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               10829                       # number of overall hits
system.l2.overall_hits::.cpu.data                1266                       # number of overall hits
system.l2.overall_hits::total                   12095                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4072                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4592                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data              4072                       # number of overall misses
system.l2.overall_misses::total                  4592                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    355596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        396486000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40890000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    355596000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       396486000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            11349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           11349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.045819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.762833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.275184                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.045819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.762833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.275184                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78634.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87327.111984                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86342.770035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78634.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87327.111984                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86342.770035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4592                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4592                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    314876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    350566000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    314876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    350566000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.045819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.762833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.275184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.045819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.762833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275184                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68634.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77327.111984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76342.770035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68634.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77327.111984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76342.770035                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10989                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10989                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3311                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    282094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     282094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85199.033525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85199.033525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    248984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75199.033525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75199.033525                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          10829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        11349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          11349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.045819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.045819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78634.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78634.615385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.045819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.045819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68634.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68634.615385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     73502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     73502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.380500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.380500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96586.070959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96586.070959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65892000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65892000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.380500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.380500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86586.070959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86586.070959                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2520.152590                       # Cycle average of tags in use
system.l2.tags.total_refs                       32517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.061238                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.282538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       502.340959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2006.529093                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.076909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.140533                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    264861                       # Number of tag accesses
system.l2.tags.data_accesses                   264861                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         260608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             293888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4592                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          66488724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         520657855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             587146579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     66488724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66488724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         66488724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        520657855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587146579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     74344250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   22960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               160444250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16189.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34939.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.981096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   351.714124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.059059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           90     17.01%     17.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          113     21.36%     38.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      5.67%     44.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      5.29%     49.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      4.35%     53.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.21%     56.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      3.21%     60.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      6.05%     66.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          179     33.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          529                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 293888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  293888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       587.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    587.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     500327000                       # Total gap between requests
system.mem_ctrls.avgGap                     108956.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       260608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 66488724.087777905166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 520657854.779676198959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14303500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    146140750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27506.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35889.18                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14915460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        201196320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         22777440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          281127300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.652509                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     57508250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    426387750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1892100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1005675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17871420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        153099150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         63280320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          276485625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.379100                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    163110250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    320785750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       139575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           139575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       139575                       # number of overall hits
system.cpu.icache.overall_hits::total          139575                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11504                       # number of overall misses
system.cpu.icache.overall_misses::total         11504                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201794498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201794498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201794498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201794498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       151079                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       151079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       151079                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       151079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076146                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17541.246349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17541.246349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17541.246349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17541.246349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          700                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10990                       # number of writebacks
system.cpu.icache.writebacks::total             10990                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        11349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11349                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    181213498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    181213498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    181213498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    181213498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.075120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.075120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.075120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.075120                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15967.353776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15967.353776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15967.353776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15967.353776                       # average overall mshr miss latency
system.cpu.icache.replacements                  10990                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       139575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          139575                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11504                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201794498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201794498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       151079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       151079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17541.246349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17541.246349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    181213498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    181213498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.075120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.075120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15967.353776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15967.353776                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           349.312772                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              150924                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.298440                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   349.312772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.682252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.682252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            313507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           313507                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       330363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           330363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       330981                       # number of overall hits
system.cpu.dcache.overall_hits::total          330981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10003                       # number of overall misses
system.cpu.dcache.overall_misses::total         10003                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    695778273                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    695778273                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    695778273                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    695778273                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       340297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       340297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       340984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       340984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029192                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029192                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029336                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029336                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70040.091907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70040.091907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69556.960212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69556.960212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       113644                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    82.470247                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4041                       # number of writebacks
system.cpu.dcache.writebacks::total              4041                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4584                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5352                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    379118901                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    379118901                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    379303401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    379303401                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015722                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015696                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70863.345981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70863.345981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70871.338004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70871.338004                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4841                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       157984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          157984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    194832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    194832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       161655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53073.277036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53073.277036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1669                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1669                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     89929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     89929000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44919.580420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44919.580420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    500534278                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    500534278                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       178629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       178629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80085.484480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80085.484480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    288790906                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    288790906                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86593.974813                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86593.974813                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          618                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           618                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100437                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002911                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002911                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          640                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          640                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          602                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          602                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      8564000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8564000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.484702                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.484702                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14225.913621                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14225.913621                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data          601                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          601                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           473.788749                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              338206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.180646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   473.788749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            692269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           692269                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    500536000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    500536000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
