
<html>
<head>

  <meta http-equiv="Content-Type" content="text/html; charset=US-ASCII" />
  <title>power.cpp</title>

  <link rel="stylesheet" href="../style.css"/>
  <script src="../jquery-3.2.1.min.js"></script>
</head>
<body>

<pre><code class = "cpp">
<a name="ln1">/*</a>
<a name="ln2"> * Copyright 2012-2013, Haiku, Inc. All Rights Reserved.</a>
<a name="ln3"> * Distributed under the terms of the MIT License.</a>
<a name="ln4"> *</a>
<a name="ln5"> * Authors:</a>
<a name="ln6"> *	Alexander von Gluck IV, kallisti5@unixzen.com</a>
<a name="ln7"> */</a>
<a name="ln8"> </a>
<a name="ln9"> </a>
<a name="ln10">#include &quot;power.h&quot;</a>
<a name="ln11"> </a>
<a name="ln12"> </a>
<a name="ln13">#undef TRACE</a>
<a name="ln14">#define TRACE_POWER</a>
<a name="ln15">#ifdef TRACE_POWER</a>
<a name="ln16">#	define TRACE(x...) dprintf(&quot;intel_extreme:&quot; x)</a>
<a name="ln17">#else</a>
<a name="ln18">#	define TRACE(x...)</a>
<a name="ln19">#endif</a>
<a name="ln20"> </a>
<a name="ln21">#define ERROR(x...) dprintf(&quot;intel_extreme: &quot; x)</a>
<a name="ln22">#define CALLED(x...) TRACE(&quot;CALLED %s\n&quot;, __PRETTY_FUNCTION__)</a>
<a name="ln23"> </a>
<a name="ln24"> </a>
<a name="ln25">status_t</a>
<a name="ln26">intel_en_gating(intel_info &amp;info)</a>
<a name="ln27">{</a>
<a name="ln28">	CALLED();</a>
<a name="ln29">	// Fix some problems on certain chips (taken from X driver)</a>
<a name="ln30">	// TODO: clean this up</a>
<a name="ln31">	if (info.pci-&gt;device_id == 0x2a02 || info.pci-&gt;device_id == 0x2a12) {</a>
<a name="ln32">		TRACE(&quot;i965GM/i965GME quirk\n&quot;);</a>
<a name="ln33">		write32(info, 0x6204, (1L &lt;&lt; 29));</a>
<a name="ln34">	} else if (info.device_type.InGroup(INTEL_GROUP_SNB)) {</a>
<a name="ln35">		TRACE(&quot;SandyBridge clock gating\n&quot;);</a>
<a name="ln36">		write32(info, 0x42020, (1L &lt;&lt; 28) | (1L &lt;&lt; 7) | (1L &lt;&lt; 5));</a>
<a name="ln37">	} else if (info.device_type.InGroup(INTEL_GROUP_IVB)) {</a>
<a name="ln38">		TRACE(&quot;IvyBridge clock gating\n&quot;);</a>
<a name="ln39">		write32(info, 0x42020, (1L &lt;&lt; 28));</a>
<a name="ln40">	} else if (info.device_type.InGroup(INTEL_GROUP_VLV)) {</a>
<a name="ln41">		TRACE(&quot;ValleyView clock gating\n&quot;);</a>
<a name="ln42">		write32(info, VLV_DISPLAY_BASE + 0x6200, (1L &lt;&lt; 28));</a>
<a name="ln43">	} else if (info.device_type.InGroup(INTEL_GROUP_ILK)) {</a>
<a name="ln44">		TRACE(&quot;IronLake clock gating\n&quot;);</a>
<a name="ln45">		write32(info, 0x42020, (1L &lt;&lt; 7) | (1L &lt;&lt; 5));</a>
<a name="ln46">	} else if (info.device_type.InGroup(INTEL_GROUP_G4x)) {</a>
<a name="ln47">		TRACE(&quot;G4x clock gating\n&quot;);</a>
<a name="ln48">		write32(info, 0x6204, 0);</a>
<a name="ln49">		write32(info, 0x6208, (1L &lt;&lt; 9) | (1L &lt;&lt; 7) | (1L &lt;&lt; 6));</a>
<a name="ln50">		write32(info, 0x6210, 0);</a>
<a name="ln51"> </a>
<a name="ln52">		uint32 gateValue = (1L &lt;&lt; 28) | (1L &lt;&lt; 3) | (1L &lt;&lt; 2);</a>
<a name="ln53">		if ((info.device_type.type &amp; INTEL_TYPE_MOBILE) == INTEL_TYPE_MOBILE) {</a>
<a name="ln54">			TRACE(&quot;G4x mobile clock gating\n&quot;);</a>
<a name="ln55">			gateValue |= 1L &lt;&lt; 18;</a>
<a name="ln56">		}</a>
<a name="ln57">		write32(info, 0x6200, gateValue);</a>
<a name="ln58">	} else {</a>
<a name="ln59">		TRACE(&quot;i965 quirk\n&quot;);</a>
<a name="ln60">		write32(info, 0x6204, (1L &lt;&lt; 29) | (1L &lt;&lt; 23));</a>
<a name="ln61">	}</a>
<a name="ln62">	write32(info, 0x7408, 0x10);</a>
<a name="ln63"> </a>
<a name="ln64">	return B_OK;</a>
<a name="ln65">}</a>
<a name="ln66"> </a>
<a name="ln67"> </a>
<a name="ln68">status_t</a>
<a name="ln69">intel_en_downclock(intel_info &amp;info)</a>
<a name="ln70">{</a>
<a name="ln71">	CALLED();</a>
<a name="ln72"> </a>
<a name="ln73">	if (!info.device_type.InGroup(INTEL_GROUP_SNB)</a>
<a name="ln74">		&amp;&amp; !info.device_type.InGroup(INTEL_GROUP_IVB)) {</a>
<a name="ln75">		TRACE(&quot;%s: Downclocking not supported on this chipset.\n&quot;, __func__);</a>
<a name="ln76">		return B_NOT_ALLOWED;</a>
<a name="ln77">	}</a>
<a name="ln78"> </a>
<a name="ln79">	if((info.device_type.type &amp; INTEL_TYPE_MOBILE) == 0) {</a>
<a name="ln80">		// I don't see a point enabling auto-downclocking on non-mobile devices.</a>
<a name="ln81">		TRACE(&quot;%s: Skip GPU downclocking on non-mobile device.\n&quot;, __func__);</a>
<a name="ln82">		return B_NOT_ALLOWED;</a>
<a name="ln83">	}</a>
<a name="ln84">	// TODO: Check for deep RC6</a>
<a name="ln85">	// IvyBridge, SandyBridge, and Haswell can do depth 1 atm</a>
<a name="ln86">	// Some chipsets can go deeper... but this is safe for now</a>
<a name="ln87">	// Haswell should *NOT* do over depth 1;</a>
<a name="ln88">	int depth = 1;</a>
<a name="ln89"> </a>
<a name="ln90">	// Lets always print this for now incase it causes regressions for someone.</a>
<a name="ln91">	ERROR(&quot;%s: Enabling Intel GPU auto downclocking depth %d\n&quot;, __func__,</a>
<a name="ln92">		depth);</a>
<a name="ln93"> </a>
<a name="ln94">	/* Magical sequence of register writes to enable</a>
<a name="ln95">	 * downclocking from the fine folks at Xorg</a>
<a name="ln96">	 */</a>
<a name="ln97">	write32(info, INTEL6_RC_STATE, 0);</a>
<a name="ln98"> </a>
<a name="ln99">	uint32 rpStateCapacity = read32(info, INTEL6_RP_STATE_CAP);</a>
<a name="ln100">	uint32 gtPerfStatus = read32(info, INTEL6_GT_PERF_STATUS);</a>
<a name="ln101">	uint8 maxDelay = rpStateCapacity &amp; 0xff;</a>
<a name="ln102">	uint8 minDelay = (rpStateCapacity &amp; 0xff0000) &gt;&gt; 16;</a>
<a name="ln103"> </a>
<a name="ln104">	write32(info, INTEL6_RC_CONTROL, 0);</a>
<a name="ln105"> </a>
<a name="ln106">	write32(info, INTEL6_RC1_WAKE_RATE_LIMIT, 1000 &lt;&lt; 16);</a>
<a name="ln107">	write32(info, INTEL6_RC6_WAKE_RATE_LIMIT, 40 &lt;&lt; 16 | 30);</a>
<a name="ln108">	write32(info, INTEL6_RC6pp_WAKE_RATE_LIMIT, 30);</a>
<a name="ln109">	write32(info, INTEL6_RC_EVALUATION_INTERVAL, 125000);</a>
<a name="ln110">	write32(info, INTEL6_RC_IDLE_HYSTERSIS, 25);</a>
<a name="ln111"> </a>
<a name="ln112">	// TODO: Idle each ring</a>
<a name="ln113"> </a>
<a name="ln114">	write32(info, INTEL6_RC_SLEEP, 0);</a>
<a name="ln115">	write32(info, INTEL6_RC1e_THRESHOLD, 1000);</a>
<a name="ln116">	write32(info, INTEL6_RC6_THRESHOLD, 50000);</a>
<a name="ln117">	write32(info, INTEL6_RC6p_THRESHOLD, 100000);</a>
<a name="ln118">	write32(info, INTEL6_RC6pp_THRESHOLD, 64000);</a>
<a name="ln119"> </a>
<a name="ln120">	uint32 rc6Mask = INTEL6_RC_CTL_RC6_ENABLE;</a>
<a name="ln121"> </a>
<a name="ln122">	if (depth &gt; 1)</a>
<a name="ln123">		rc6Mask |= INTEL6_RC_CTL_RC6p_ENABLE;</a>
<a name="ln124">	if (depth &gt; 2)</a>
<a name="ln125">		rc6Mask |= INTEL6_RC_CTL_RC6pp_ENABLE;</a>
<a name="ln126"> </a>
<a name="ln127">	write32(info, INTEL6_RC_CONTROL, rc6Mask | INTEL6_RC_CTL_EI_MODE(1)</a>
<a name="ln128">		| INTEL6_RC_CTL_HW_ENABLE);</a>
<a name="ln129">	write32(info, INTEL6_RPNSWREQ, INTEL6_FREQUENCY(10) | INTEL6_OFFSET(0)</a>
<a name="ln130">		| INTEL6_AGGRESSIVE_TURBO);</a>
<a name="ln131">	write32(info, INTEL6_RC_VIDEO_FREQ, INTEL6_FREQUENCY(12));</a>
<a name="ln132"> </a>
<a name="ln133">	write32(info, INTEL6_RP_DOWN_TIMEOUT, 1000000);</a>
<a name="ln134">	write32(info, INTEL6_RP_INTERRUPT_LIMITS, maxDelay &lt;&lt; 24 | minDelay &lt;&lt; 16);</a>
<a name="ln135"> </a>
<a name="ln136">	write32(info, INTEL6_RP_UP_THRESHOLD, 59400);</a>
<a name="ln137">	write32(info, INTEL6_RP_DOWN_THRESHOLD, 245000);</a>
<a name="ln138">	write32(info, INTEL6_RP_UP_EI, 66000);</a>
<a name="ln139">	write32(info, INTEL6_RP_DOWN_EI, 350000);</a>
<a name="ln140"> </a>
<a name="ln141">	write32(info, INTEL6_RP_IDLE_HYSTERSIS, 10);</a>
<a name="ln142">	write32(info, INTEL6_RP_CONTROL, INTEL6_RP_MEDIA_TURBO</a>
<a name="ln143">		| INTEL6_RP_MEDIA_HW_NORMAL_MODE | INTEL6_RP_MEDIA_IS_GFX</a>
<a name="ln144">		| INTEL6_RP_ENABLE | INTEL6_RP_UP_BUSY_AVG</a>
<a name="ln145">		| INTEL6_RP_DOWN_IDLE_CONT);</a>
<a name="ln146">		// TODO: | (HASWELL ? GEN7_RP_DOWN_IDLE_AVG : INTEL6_RP_DOWN_IDLE_CONT));</a>
<a name="ln147"> </a>
<a name="ln148">	// TODO: wait for (read32(INTEL6_PCODE_MAILBOX) &amp; INTEL6_PCODE_READY)</a>
<a name="ln149">	write32(info, INTEL6_PCODE_DATA, 0);</a>
<a name="ln150">	write32(info, INTEL6_PCODE_MAILBOX, INTEL6_PCODE_READY</a>
<a name="ln151">		| INTEL6_PCODE_WRITE_MIN_FREQ_TABLE);</a>
<a name="ln152">	// TODO: wait for (read32(INTEL6_PCODE_MAILBOX) &amp; INTEL6_PCODE_READY)</a>
<a name="ln153"> </a>
<a name="ln154">	// TODO: check for overclock support and set.</a>
<a name="ln155"> </a>
<a name="ln156">	// Calculate limits and enforce them</a>
<a name="ln157">	uint8 gtPerfShift = (gtPerfStatus &amp; 0xff00) &gt;&gt; 8;</a>
<a name="ln158">	if (gtPerfShift &gt;= maxDelay)</a>
<a name="ln159">		gtPerfShift = maxDelay;</a>
<a name="ln160">	uint32 limits = maxDelay &lt;&lt; 24;</a>
<a name="ln161">	if (gtPerfShift &lt;= minDelay) {</a>
<a name="ln162">		gtPerfShift = minDelay;</a>
<a name="ln163">		limits |= minDelay &lt;&lt; 16;</a>
<a name="ln164">	}</a>
<a name="ln165">	write32(info, INTEL6_RP_INTERRUPT_LIMITS, limits);</a>
<a name="ln166"> </a>
<a name="ln167">	write32(info, INTEL6_RPNSWREQ, INTEL6_FREQUENCY(gtPerfShift)</a>
<a name="ln168">		| INTEL6_OFFSET(0) | INTEL6_AGGRESSIVE_TURBO);</a>
<a name="ln169"> </a>
<a name="ln170">	// Requires MSI to be enabled.</a>
<a name="ln171">	write32(info, INTEL6_PMIER, INTEL6_PM_DEFERRED_EVENTS);</a>
<a name="ln172">	// TODO: Review need for spin lock irq rps here?</a>
<a name="ln173">	write32(info, INTEL6_PMIMR, 0);</a>
<a name="ln174">	// TODO: Review need for spin unlock irq rps here?</a>
<a name="ln175">	write32(info, INTEL6_PMINTRMSK, 0);</a>
<a name="ln176"> </a>
<a name="ln177">	return B_OK;</a>
<a name="ln178">}</a>

</code></pre>
<div class="balloon" rel="122"><p><span style="font-size:18px">&uarr;</span> <a href="https://www.viva64.com/en/w/v547/" target="_blank">V547</a> Expression 'depth > 1' is always false.</p></div>
<div class="balloon" rel="124"><p><span style="font-size:18px">&uarr;</span> <a href="https://www.viva64.com/en/w/v547/" target="_blank">V547</a> Expression 'depth > 2' is always false.</p></div>

<link rel="stylesheet" href="highlight.css">
<script src="highlight.pack.js"></script>
<script src="highlightjs-line-numbers.js"></script>
<script>hljs.initHighlightingOnLoad();</script>
<script>hljs.initLineNumbersOnLoad();</script>
<script>
  $(document).ready(function() {
      $('.balloon').each(function () {
          var bl = $(this);
          var line = bl.attr('rel');
          var text = $('a[name="ln'+line+'"]').text();

          var space_count = 0;
          for(var i = 0; i<text.length; i++){
              var char = text[i];
              if((char !== ' ')&&(char !== '\t'))break;
              if(char === '\t')space_count++;
              space_count++;
          }

          bl.css('margin-left', space_count*8);
          $('a[name="ln'+line+'"]').after(bl);
      });

      window.location = window.location;
  });
</script>
</body>
</html>
