Riviera-PRO 2018.02.111.6909(Windows64) 2018-06-04 17:09:57

Elaboration top modules:
Verilog Module                assert_immediate


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
assert_immediate        | work    | SVA  | 2018.02.111 (Windows64) | -dbg +accb +accr +accs -protect 0 -coverage sbecam -coverage_options count+args+implicit+onevar+relational+vectors+fsmsequence+fsmselfloop
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Library                 | Comment
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work                    | None
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -t 0 -ses +accb +accr -advdataflow -dataset {C:/Users/sharon_f/workspaceSigasi/SV_ASSERTIONS_PT01_ASSERT_IMIDIATE_ASIC_WORLD} -datasetname {sim} -xtrace +access +w -acdb -acdb_cov sbecm -acdb_file ./coverage.acdb -exc control work.assert_immediate

