transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {D:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd}
vcom -93 -work work {D:/intelFPGA_lite/17.0/test_hdmi/hdmi_controller.vhd}
vcom -93 -work work {D:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd}

vcom -93 -work work {D:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd}

vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  hdmi_top_tb

add wave *
view structure
view signals
run -all
