
*** Running vivado
    with args -log bd_clk_wiz_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_clk_wiz_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_clk_wiz_1_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_clk_wiz_1_0
Command: synth_design -top bd_clk_wiz_1_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2197
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.586 ; gain = 379.738 ; free physical = 9733 ; free virtual = 13376
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.954
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3709.422; parent = 2724.559; children = 984.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_clk_wiz_1_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'bd_clk_wiz_1_0_clk_wiz' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'bd_clk_wiz_1_0_clk_wiz' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_clk_wiz_1_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2791.523 ; gain = 450.676 ; free physical = 9592 ; free virtual = 13239
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3776.391; parent = 2791.527; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.336 ; gain = 468.488 ; free physical = 9800 ; free virtual = 13447
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3794.203; parent = 2809.340; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2809.336 ; gain = 468.488 ; free physical = 9851 ; free virtual = 13498
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3794.203; parent = 2809.340; children = 984.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2815.273 ; gain = 0.000 ; free physical = 9811 ; free virtual = 13459
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_clk_wiz_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_clk_wiz_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_clk_wiz_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_clk_wiz_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.273 ; gain = 0.000 ; free physical = 9314 ; free virtual = 12975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.273 ; gain = 0.000 ; free physical = 9312 ; free virtual = 12973
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9766 ; free virtual = 13446
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9751 ; free virtual = 13437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_clk_wiz_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9746 ; free virtual = 13434
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9723 ; free virtual = 13427
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9652 ; free virtual = 13342
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.304; parent = 1813.350; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9171 ; free virtual = 12871
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.369; parent = 1864.435; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9161 ; free virtual = 12862
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.473; parent = 1864.538; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 9129 ; free virtual = 12829
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8942 ; free virtual = 12646
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8941 ; free virtual = 12645
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8940 ; free virtual = 12644
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8938 ; free virtual = 12642
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8936 ; free virtual = 12640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8935 ; free virtual = 12639
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8934 ; free virtual = 12638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.574; parent = 1864.640; children = 134.955
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3835.125; parent = 2850.262; children = 984.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2882.273 ; gain = 468.488 ; free physical = 8982 ; free virtual = 12686
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2882.273 ; gain = 541.426 ; free physical = 8978 ; free virtual = 12683
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.273 ; gain = 0.000 ; free physical = 8976 ; free virtual = 12680
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.273 ; gain = 0.000 ; free physical = 9193 ; free virtual = 12900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4f2c4bd6
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2882.273 ; gain = 848.488 ; free physical = 9683 ; free virtual = 13390
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_clk_wiz_1_0_synth_1/bd_clk_wiz_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_clk_wiz_1_0, cache-ID = 024bcf96d2d65c4f
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/bd_clk_wiz_1_0_synth_1/bd_clk_wiz_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_clk_wiz_1_0_utilization_synth.rpt -pb bd_clk_wiz_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 22:43:34 2024...
