// Seed: 1462311232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = {1{id_4 ^ id_8}} ^ id_10;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output uwire id_2,
    input tri0 id_3,
    output wand id_4
    , id_39,
    input tri id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply0 id_11,
    output logic id_12,
    input wire id_13,
    output wand id_14,
    input supply0 id_15,
    input supply1 id_16,
    output wire id_17,
    input supply0 id_18,
    output uwire id_19,
    output wand id_20,
    input supply0 id_21,
    output tri1 id_22,
    output tri id_23,
    input wor id_24,
    output tri1 id_25,
    input supply1 id_26,
    input tri1 id_27,
    input uwire id_28,
    output supply1 id_29,
    output tri1 id_30,
    output tri1 id_31,
    input tri id_32,
    input logic id_33,
    input supply0 id_34,
    output tri0 id_35,
    input supply1 id_36,
    output logic id_37
);
  always @(1'h0 or 1) begin
    id_1 <= 1;
    if (id_28) id_12 <= 1;
    else id_37 <= id_33;
  end
  module_0(
      id_39, id_39, id_39, id_39, id_39, id_39, id_39, id_39, id_39, id_39
  );
endmodule
