/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-23.10" *)
module simple_always_ifelse(clk, rst_n, unit_result, result);
  (* src = "dut.sv:4.33-4.36" *)
  input clk;
  wire clk;
  (* src = "dut.sv:7.33-7.39" *)
  output [31:0] result;
  wire [31:0] result;
  (* src = "dut.sv:5.33-5.38" *)
  input rst_n;
  wire rst_n;
  (* src = "dut.sv:6.35-6.46" *)
  input [7:0] unit_result;
  wire [7:0] unit_result;
  assign result = 32'd0;
endmodule
