// Seed: 2778854462
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 void id_3,
    output tri0 id_4,
    input wor id_5#(
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(1),
        .id_14(-1)
    ),
    input supply0 id_6,
    output supply0 id_7,
    output wire id_8
);
  assign id_13 = id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wor id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10
);
  struct packed {logic id_12;} id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_5,
      id_2,
      id_4,
      id_7,
      id_9,
      id_6
  );
endmodule
