# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:30 on May 02,2018
# vlog -reportprogress 300 ./test.sv 
# -- Compiling module timescale_check
# 
# Top level modules:
# 	timescale_check
# End time: 10:37:30 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work timescale_check 
# Start time: 10:37:31 on May 02,2018
# Loading sv_std.std
# Loading work.timescale_check
add wave -position end  sim:/timescale_check/rval
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:13 on May 02,2018
# vlog -reportprogress 300 ./test.sv 
# ** Error: (vlog-13053) ./test.sv(1): near "'t": Illegal base specifier in numeric constant.
# ** Error: (vlog-13069) ./test.sv(1): near "'t": syntax error, unexpected BASE, expecting class.
# End time: 10:40:13 on May 02,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./test.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:22 on May 02,2018
# vlog -reportprogress 300 ./test.sv 
# -- Compiling module timescale_check
# 
# Top level modules:
# 	timescale_check
# End time: 10:40:23 on May 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:40:24 on May 02,2018, Elapsed time: 0:02:53
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work timescale_check 
# Start time: 10:40:24 on May 02,2018
# Loading sv_std.std
# Loading work.timescale_check
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/timescale_check/rval
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:12 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# ** Error: (vlog-13069) ./MT1_1a.sv(6): near ";": syntax error, unexpected ';'.
# ** Error: (vlog-13069) ./MT1_1a.sv(7): near ";": syntax error, unexpected ';'.
# -- Compiling module MT1_1aTestBench
# End time: 10:57:12 on May 02,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./MT1_1a.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:48 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 10:57:48 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:57:50 on May 02,2018, Elapsed time: 0:17:26
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 10:57:50 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/MT1_1aTestBench/in
add wave -position end  sim:/MT1_1aTestBench/out
run -all
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:35 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 10:58:35 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:58:36 on May 02,2018, Elapsed time: 0:00:46
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 10:58:36 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/MT1_1aTestBench/in
add wave -position end  sim:/MT1_1aTestBench/out
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/midterm/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/midterm/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:01:51 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 11:01:51 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:01:53 on May 02,2018, Elapsed time: 0:03:17
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 11:01:53 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 11:02:38 on May 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:02:39 on May 02,2018, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 11:02:39 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:25 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 11:03:25 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:03:27 on May 02,2018, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 11:03:27 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:37 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 11:06:37 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:39 on May 02,2018, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 11:06:39 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 11:10:40 on May 02,2018, Elapsed time: 0:04:01
# Errors: 0, Warnings: 0
