Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 18:54:47 2024
| Host         : LAPTOP-V3086H9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_mul_timing_summary_routed.rpt -pb top_mul_timing_summary_routed.pb -rpx top_mul_timing_summary_routed.rpx -warn_on_violation
| Design       : top_mul
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.286ns  (logic 3.959ns (32.225%)  route 8.327ns (67.775%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE24                                              0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    AE24                 IBUF (Prop_ibuf_I_O)         0.696     0.696 r  y_IBUF[5]_inst/O
                         net (fo=68, routed)          2.761     3.457    ins/ins_pro_2/y_IBUF[2]
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.053     3.510 r  ins/ins_pro_2/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.510    ins/ins_pro_2/i__carry_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.820 r  ins/ins_pro_2/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.820    ins/ins_pro_2/_inferred__0/i__carry_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.880 r  ins/ins_pro_2/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    ins/ins_pro_2/_inferred__0/i__carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.940 r  ins/ins_pro_2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    ins/ins_pro_2/_inferred__0/i__carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.152 r  ins/ins_pro_2/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.561     4.713    ins/ins_pro_2/_inferred__0/i__carry__2_n_6
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.155     4.868 r  ins/ins_pro_2/out_OBUF[21]_inst_i_16/O
                         net (fo=4, routed)           0.868     5.736    ins/ins_pro_2/x[13]
    SLICE_X46Y93         LUT5 (Prop_lut5_I2_O)        0.053     5.789 r  ins/ins_pro_2/out_OBUF[20]_inst_i_6/O
                         net (fo=2, routed)           0.838     6.627    ins/ins_pro_3/out_OBUF[19]_inst_i_1_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.053     6.680 r  ins/ins_pro_3/out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.942     7.623    ins/ins_pro_3/out_OBUF[19]_inst_i_3_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.053     7.676 r  ins/ins_pro_3/out_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.357    10.032    out_OBUF[18]
    AG25                 OBUF (Prop_obuf_I_O)         2.254    12.286 r  out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    12.286    out[18]
    AG25                                                              r  out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[11]
                            (input port)
  Destination:            out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.099ns  (logic 3.915ns (32.358%)  route 8.184ns (67.642%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD27                                              0.000     0.000 r  y[11] (IN)
                         net (fo=0)                   0.000     0.000    y[11]
    AD27                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  y_IBUF[11]_inst/O
                         net (fo=68, routed)          3.150     3.859    ins/ins_pro_5/y_IBUF[2]
    SLICE_X39Y89         LUT5 (Prop_lut5_I2_O)        0.053     3.912 r  ins/ins_pro_5/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     3.912    ins/ins_pro_5/i__carry_i_1__3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.145 r  ins/ins_pro_5/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.145    ins/ins_pro_5/_inferred__0/i__carry_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.203 r  ins/ins_pro_5/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    ins/ins_pro_5/_inferred__0/i__carry__0_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.342 r  ins/ins_pro_5/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.718     5.060    ins/ins_pro_5/_inferred__0/i__carry__1_n_7
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.155     5.215 r  ins/ins_pro_5/out_OBUF[21]_inst_i_10/O
                         net (fo=3, routed)           0.549     5.764    ins/ins_pro_3/out_OBUF[20]_inst_i_3_3
    SLICE_X46Y90         LUT3 (Prop_lut3_I2_O)        0.066     5.830 r  ins/ins_pro_3/out_OBUF[21]_inst_i_9/O
                         net (fo=4, routed)           0.628     6.458    ins/ins_pro_3/out_OBUF[21]_inst_i_9_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.168     6.626 r  ins/ins_pro_3/out_OBUF[21]_inst_i_2/O
                         net (fo=2, routed)           1.274     7.900    ins/ins_pro_3/out_OBUF[21]_inst_i_2_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.053     7.953 r  ins/ins_pro_3/out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.866     9.818    out_OBUF[20]
    AJ26                 OBUF (Prop_obuf_I_O)         2.281    12.099 r  out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    12.099    out[20]
    AJ26                                                              r  out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[11]
                            (input port)
  Destination:            out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.074ns  (logic 3.903ns (32.324%)  route 8.171ns (67.676%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD27                                              0.000     0.000 r  y[11] (IN)
                         net (fo=0)                   0.000     0.000    y[11]
    AD27                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  y_IBUF[11]_inst/O
                         net (fo=68, routed)          3.150     3.859    ins/ins_pro_5/y_IBUF[2]
    SLICE_X39Y89         LUT5 (Prop_lut5_I2_O)        0.053     3.912 r  ins/ins_pro_5/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     3.912    ins/ins_pro_5/i__carry_i_1__3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.145 r  ins/ins_pro_5/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.145    ins/ins_pro_5/_inferred__0/i__carry_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.358 r  ins/ins_pro_5/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.405     4.763    ins/ins_pro_5/_inferred__0/i__carry__0_n_6
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.152     4.915 r  ins/ins_pro_5/out_OBUF[18]_inst_i_10/O
                         net (fo=3, routed)           0.566     5.481    ins/ins_pro_3/out_OBUF[17]_inst_i_3_1
    SLICE_X45Y89         LUT3 (Prop_lut3_I2_O)        0.063     5.544 r  ins/ins_pro_3/out_OBUF[18]_inst_i_9/O
                         net (fo=4, routed)           1.117     6.661    ins/ins_pro_3/out_OBUF[18]_inst_i_9_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.170     6.831 r  ins/ins_pro_3/out_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.942     7.773    ins/ins_pro_3/out_OBUF[17]_inst_i_2_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I3_O)        0.053     7.826 r  ins/ins_pro_3/out_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.991     9.817    out_OBUF[17]
    AH25                 OBUF (Prop_obuf_I_O)         2.257    12.074 r  out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.074    out[17]
    AH25                                                              r  out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[11]
                            (input port)
  Destination:            out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.066ns  (logic 3.906ns (32.373%)  route 8.160ns (67.627%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD27                                              0.000     0.000 r  y[11] (IN)
                         net (fo=0)                   0.000     0.000    y[11]
    AD27                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  y_IBUF[11]_inst/O
                         net (fo=68, routed)          3.150     3.859    ins/ins_pro_5/y_IBUF[2]
    SLICE_X39Y89         LUT5 (Prop_lut5_I2_O)        0.053     3.912 r  ins/ins_pro_5/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     3.912    ins/ins_pro_5/i__carry_i_1__3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.145 r  ins/ins_pro_5/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.145    ins/ins_pro_5/_inferred__0/i__carry_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.358 r  ins/ins_pro_5/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.405     4.763    ins/ins_pro_5/_inferred__0/i__carry__0_n_6
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.152     4.915 r  ins/ins_pro_5/out_OBUF[18]_inst_i_10/O
                         net (fo=3, routed)           0.566     5.481    ins/ins_pro_3/out_OBUF[17]_inst_i_3_1
    SLICE_X45Y89         LUT3 (Prop_lut3_I2_O)        0.063     5.544 r  ins/ins_pro_3/out_OBUF[18]_inst_i_9/O
                         net (fo=4, routed)           1.117     6.661    ins/ins_pro_3/out_OBUF[18]_inst_i_9_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.170     6.831 r  ins/ins_pro_3/out_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.746     7.578    ins/ins_pro_3/out_OBUF[17]_inst_i_2_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.053     7.631 r  ins/ins_pro_3/out_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.175     9.806    out_OBUF[16]
    AH24                 OBUF (Prop_obuf_I_O)         2.260    12.066 r  out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.066    out[16]
    AH24                                                              r  out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[11]
                            (input port)
  Destination:            out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.967ns  (logic 3.503ns (29.267%)  route 8.465ns (70.733%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD27                                              0.000     0.000 r  y[11] (IN)
                         net (fo=0)                   0.000     0.000    y[11]
    AD27                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  y_IBUF[11]_inst/O
                         net (fo=68, routed)          3.145     3.854    ins/ins_pro_5/y_IBUF[2]
    SLICE_X39Y89         LUT5 (Prop_lut5_I2_O)        0.053     3.907 r  ins/ins_pro_5/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000     3.907    ins/ins_pro_5/i__carry_i_2__3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.140     4.047 r  ins/ins_pro_5/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.704     4.751    ins/ins_pro_5/_inferred__0/i__carry_n_5
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.152     4.903 r  ins/ins_pro_5/out_OBUF[15]_inst_i_10/O
                         net (fo=3, routed)           0.695     5.598    ins/ins_pro_3/out_OBUF[13]_inst_i_4_0
    SLICE_X35Y88         LUT3 (Prop_lut3_I2_O)        0.053     5.651 r  ins/ins_pro_3/out_OBUF[15]_inst_i_9/O
                         net (fo=5, routed)           0.948     6.599    ins/ins_pro_3/out_OBUF[15]_inst_i_10
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.053     6.652 r  ins/ins_pro_3/out_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.598     7.251    ins/ins_pro_3/out_OBUF[14]_inst_i_2_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I3_O)        0.053     7.304 r  ins/ins_pro_3/out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.374     9.678    out_OBUF[14]
    AL25                 OBUF (Prop_obuf_I_O)         2.289    11.967 r  out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.967    out[14]
    AL25                                                              r  out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[11]
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.874ns  (logic 3.908ns (32.909%)  route 7.967ns (67.091%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD27                                              0.000     0.000 r  y[11] (IN)
                         net (fo=0)                   0.000     0.000    y[11]
    AD27                 IBUF (Prop_ibuf_I_O)         0.709     0.709 r  y_IBUF[11]_inst/O
                         net (fo=68, routed)          3.150     3.859    ins/ins_pro_5/y_IBUF[2]
    SLICE_X39Y89         LUT5 (Prop_lut5_I2_O)        0.053     3.912 r  ins/ins_pro_5/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     3.912    ins/ins_pro_5/i__carry_i_1__3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.145 r  ins/ins_pro_5/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.145    ins/ins_pro_5/_inferred__0/i__carry_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.358 r  ins/ins_pro_5/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.405     4.763    ins/ins_pro_5/_inferred__0/i__carry__0_n_6
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.152     4.915 r  ins/ins_pro_5/out_OBUF[18]_inst_i_10/O
                         net (fo=3, routed)           0.566     5.481    ins/ins_pro_3/out_OBUF[17]_inst_i_3_1
    SLICE_X45Y89         LUT3 (Prop_lut3_I2_O)        0.063     5.544 r  ins/ins_pro_3/out_OBUF[18]_inst_i_9/O
                         net (fo=4, routed)           1.022     6.566    ins/ins_pro_3/out_OBUF[18]_inst_i_9_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.170     6.736 r  ins/ins_pro_3/out_OBUF[16]_inst_i_3/O
                         net (fo=2, routed)           0.449     7.185    ins/ins_pro_3/out_OBUF[16]_inst_i_3_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I1_O)        0.053     7.238 r  ins/ins_pro_3/out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.374     9.613    out_OBUF[15]
    AJ25                 OBUF (Prop_obuf_I_O)         2.262    11.874 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.874    out[15]
    AJ25                                                              r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 3.984ns (33.948%)  route 7.751ns (66.052%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE24                                              0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    AE24                 IBUF (Prop_ibuf_I_O)         0.696     0.696 r  y_IBUF[5]_inst/O
                         net (fo=68, routed)          2.761     3.457    ins/ins_pro_2/y_IBUF[2]
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.053     3.510 r  ins/ins_pro_2/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.510    ins/ins_pro_2/i__carry_i_3__0_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.820 r  ins/ins_pro_2/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.820    ins/ins_pro_2/_inferred__0/i__carry_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.880 r  ins/ins_pro_2/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.880    ins/ins_pro_2/_inferred__0/i__carry__0_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.940 r  ins/ins_pro_2/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.940    ins/ins_pro_2/_inferred__0/i__carry__1_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.152 r  ins/ins_pro_2/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.561     4.713    ins/ins_pro_2/_inferred__0/i__carry__2_n_6
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.155     4.868 r  ins/ins_pro_2/out_OBUF[21]_inst_i_16/O
                         net (fo=4, routed)           0.868     5.736    ins/ins_pro_2/x[13]
    SLICE_X46Y93         LUT5 (Prop_lut5_I2_O)        0.053     5.789 r  ins/ins_pro_2/out_OBUF[20]_inst_i_6/O
                         net (fo=2, routed)           0.838     6.627    ins/ins_pro_3/out_OBUF[19]_inst_i_1_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.053     6.680 r  ins/ins_pro_3/out_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           0.944     7.625    ins/ins_pro_3/out_OBUF[19]_inst_i_3_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I4_O)        0.053     7.678 r  ins/ins_pro_3/out_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.779     9.456    out_OBUF[19]
    AJ27                 OBUF (Prop_obuf_I_O)         2.278    11.735 r  out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    11.735    out[19]
    AJ27                                                              r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.713ns  (logic 3.678ns (31.397%)  route 8.036ns (68.603%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE24                                              0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    AE24                 IBUF (Prop_ibuf_I_O)         0.696     0.696 r  y_IBUF[5]_inst/O
                         net (fo=68, routed)          3.058     3.755    ins/ins_pro_2/y_IBUF[2]
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.053     3.808 r  ins/ins_pro_2/i__carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     3.808    ins/ins_pro_2/i__carry__2_i_1__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     4.024 r  ins/ins_pro_2/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.024    ins/ins_pro_2/_inferred__0/i__carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     4.117 f  ins/ins_pro_2/_inferred__0/i__carry__3/CO[1]
                         net (fo=1, routed)           0.449     4.566    ins/ins_pro_2/_inferred__0/i__carry__3_n_2
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.153     4.719 r  ins/ins_pro_2/out_OBUF[31]_inst_i_18/O
                         net (fo=12, routed)          1.310     6.029    ins/ins_pro_3/out_OBUF[24]_inst_i_3_4
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.053     6.082 r  ins/ins_pro_3/out_OBUF[26]_inst_i_6/O
                         net (fo=2, routed)           0.813     6.895    ins/ins_pro_3/u_wallence_tree/p_2_in90_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I5_O)        0.053     6.948 r  ins/ins_pro_3/out_OBUF[25]_inst_i_3/O
                         net (fo=2, routed)           0.444     7.393    ins/ins_pro_3/out_OBUF[25]_inst_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I4_O)        0.053     7.446 r  ins/ins_pro_3/out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.960     9.406    out_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         2.307    11.713 r  out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.713    out[25]
    AL30                                                              r  out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.700ns  (logic 3.746ns (32.017%)  route 7.954ns (67.983%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    AD24                 IBUF (Prop_ibuf_I_O)         0.704     0.704 r  y_IBUF[1]_inst/O
                         net (fo=68, routed)          2.560     3.264    ins/ins_pro_0/y_IBUF[1]
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.053     3.317 r  ins/ins_pro_0/i__carry__1_i_1__6/O
                         net (fo=1, routed)           0.000     3.317    ins/ins_pro_0/i__carry__1_i_1__6_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     3.533 r  ins/ins_pro_0/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.533    ins/ins_pro_0/_inferred__0/i__carry__1_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.593 r  ins/ins_pro_0/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.593    ins/ins_pro_0/_inferred__0/i__carry__2_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     3.686 f  ins/ins_pro_0/_inferred__0/i__carry__3/CO[1]
                         net (fo=1, routed)           0.678     4.364    ins/ins_pro_0/_inferred__0/i__carry__3_n_2
    SLICE_X38Y93         LUT4 (Prop_lut4_I3_O)        0.153     4.517 r  ins/ins_pro_0/out_OBUF[31]_inst_i_17/O
                         net (fo=24, routed)          1.688     6.205    ins/ins_pro_1/out_OBUF[30]_inst_i_3
    SLICE_X45Y96         LUT6 (Prop_lut6_I1_O)        0.053     6.258 r  ins/ins_pro_1/out_OBUF[31]_inst_i_9/O
                         net (fo=5, routed)           0.315     6.573    ins/ins_pro_6/out_OBUF[30]_inst_i_1_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.053     6.626 r  ins/ins_pro_6/out_OBUF[31]_inst_i_3/O
                         net (fo=2, routed)           1.024     7.650    ins/ins_pro_4/out[30]
    SLICE_X47Y94         LUT6 (Prop_lut6_I0_O)        0.053     7.703 r  ins/ins_pro_4/out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.689     9.392    out_OBUF[30]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308    11.700 r  out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    11.700    out[30]
    AJ29                                                              r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.679ns  (logic 3.665ns (31.380%)  route 8.014ns (68.620%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE24                                              0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    AE24                 IBUF (Prop_ibuf_I_O)         0.696     0.696 r  y_IBUF[5]_inst/O
                         net (fo=68, routed)          3.058     3.755    ins/ins_pro_2/y_IBUF[2]
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.053     3.808 r  ins/ins_pro_2/i__carry__2_i_1__0/O
                         net (fo=1, routed)           0.000     3.808    ins/ins_pro_2/i__carry__2_i_1__0_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     4.024 r  ins/ins_pro_2/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.024    ins/ins_pro_2/_inferred__0/i__carry__2_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     4.117 f  ins/ins_pro_2/_inferred__0/i__carry__3/CO[1]
                         net (fo=1, routed)           0.449     4.566    ins/ins_pro_2/_inferred__0/i__carry__3_n_2
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.153     4.719 r  ins/ins_pro_2/out_OBUF[31]_inst_i_18/O
                         net (fo=12, routed)          1.310     6.029    ins/ins_pro_3/out_OBUF[24]_inst_i_3_4
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.053     6.082 r  ins/ins_pro_3/out_OBUF[26]_inst_i_6/O
                         net (fo=2, routed)           0.813     6.895    ins/ins_pro_3/u_wallence_tree/p_2_in90_in
    SLICE_X44Y94         LUT6 (Prop_lut6_I5_O)        0.053     6.948 r  ins/ins_pro_3/out_OBUF[25]_inst_i_3/O
                         net (fo=2, routed)           0.467     7.415    ins/ins_pro_3/out_OBUF[25]_inst_i_3_n_0
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.053     7.468 r  ins/ins_pro_3/out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.916     9.385    out_OBUF[24]
    AK28                 OBUF (Prop_obuf_I_O)         2.295    11.679 r  out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.679    out[24]
    AK28                                                              r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.305ns (48.339%)  route 1.395ns (51.661%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  x_IBUF[1]_inst/O
                         net (fo=31, routed)          0.501     0.645    ins/ins_pro_0/x_IBUF[1]
    SLICE_X46Y86         LUT4 (Prop_lut4_I0_O)        0.028     0.673 r  ins/ins_pro_0/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.894     1.567    out_OBUF[1]
    AP27                 OBUF (Prop_obuf_I_O)         1.133     2.700 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.700    out[1]
    AP27                                                              r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[15]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.421ns (52.047%)  route 1.310ns (47.953%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN34                                              0.000     0.000 r  x[15] (IN)
                         net (fo=0)                   0.000     0.000    x[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.183 r  x_IBUF[15]_inst/O
                         net (fo=48, routed)          0.459     0.642    ins/ins_pro_7/x_IBUF[15]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.028     0.670 r  ins/ins_pro_7/out_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.190     0.859    ins/ins_pro_7/x[15]_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I2_O)        0.028     0.887 r  ins/ins_pro_7/out_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.051     0.939    ins/ins_pro_7/out_OBUF[31]_inst_i_2_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I0_O)        0.028     0.967 r  ins/ins_pro_7/out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.576    out_OBUF[31]
    AN30                 OBUF (Prop_obuf_I_O)         1.155     2.731 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.731    out[31]
    AN30                                                              r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[9]
                            (input port)
  Destination:            out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.363ns (47.645%)  route 1.498ns (52.355%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  x[9] (IN)
                         net (fo=0)                   0.000     0.000    x[9]
    AK33                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  x_IBUF[9]_inst/O
                         net (fo=31, routed)          0.435     0.588    ins/ins_pro_4/x_IBUF[9]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.028     0.616 r  ins/ins_pro_4/out_OBUF[21]_inst_i_11/O
                         net (fo=3, routed)           0.124     0.740    ins/ins_pro_5/out_OBUF[21]_inst_i_1
    SLICE_X46Y90         LUT5 (Prop_lut5_I1_O)        0.028     0.768 r  ins/ins_pro_5/out_OBUF[21]_inst_i_4/O
                         net (fo=2, routed)           0.237     1.004    ins/ins_pro_3/out[20]
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.028     1.032 r  ins/ins_pro_3/out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.702     1.735    out_OBUF[21]
    AK27                 OBUF (Prop_obuf_I_O)         1.127     2.862 r  out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.862    out[21]
    AK27                                                              r  out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[14]
                            (input port)
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.384ns (48.200%)  route 1.487ns (51.800%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK34                                              0.000     0.000 r  x[14] (IN)
                         net (fo=0)                   0.000     0.000    x[14]
    AK34                 IBUF (Prop_ibuf_I_O)         0.158     0.158 r  x_IBUF[14]_inst/O
                         net (fo=31, routed)          0.590     0.748    ins/ins_pro_7/x_IBUF[14]
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.776 r  ins/ins_pro_7/out_OBUF[30]_inst_i_7/O
                         net (fo=3, routed)           0.193     0.969    ins/ins_pro_5/out_OBUF[30]_inst_i_1_1
    SLICE_X46Y95         LUT5 (Prop_lut5_I2_O)        0.028     0.997 r  ins/ins_pro_5/out_OBUF[30]_inst_i_3/O
                         net (fo=2, routed)           0.105     1.102    ins/ins_pro_4/out[30]_1
    SLICE_X47Y94         LUT6 (Prop_lut6_I3_O)        0.028     1.130 r  ins/ins_pro_4/out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.600     1.730    out_OBUF[30]
    AJ29                 OBUF (Prop_obuf_I_O)         1.141     2.871 r  out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.871    out[30]
    AJ29                                                              r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[9]
                            (input port)
  Destination:            out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.363ns (47.348%)  route 1.515ns (52.652%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  x[9] (IN)
                         net (fo=0)                   0.000     0.000    x[9]
    AK33                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  x_IBUF[9]_inst/O
                         net (fo=31, routed)          0.534     0.686    ins/ins_pro_6/x_IBUF[9]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.028     0.714 r  ins/ins_pro_6/out_OBUF[23]_inst_i_13/O
                         net (fo=2, routed)           0.104     0.818    ins/ins_pro_5/out_OBUF[23]_inst_i_1_1
    SLICE_X45Y92         LUT5 (Prop_lut5_I3_O)        0.028     0.846 r  ins/ins_pro_5/out_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.174     1.021    ins/ins_pro_3/out[22]
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.028     1.049 r  ins/ins_pro_3/out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.703     1.752    out_OBUF[22]
    AK26                 OBUF (Prop_obuf_I_O)         1.126     2.878 r  out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.878    out[22]
    AK26                                                              r  out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 1.338ns (46.389%)  route 1.547ns (53.611%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    AJ30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  x_IBUF[2]_inst/O
                         net (fo=31, routed)          0.488     0.631    ins/ins_pro_0/x_IBUF[2]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.028     0.659 r  ins/ins_pro_0/out_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.197     0.856    ins/ins_pro_0/x[2]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.028     0.884 r  ins/ins_pro_0/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.861     1.745    out_OBUF[2]
    AN27                 OBUF (Prop_obuf_I_O)         1.140     2.885 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.885    out[2]
    AN27                                                              r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.337ns (46.271%)  route 1.552ns (53.729%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    AJ30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  x_IBUF[2]_inst/O
                         net (fo=31, routed)          0.488     0.631    ins/ins_pro_0/x_IBUF[2]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.028     0.659 r  ins/ins_pro_0/out_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.203     0.861    ins/ins_pro_0/x[2]
    SLICE_X44Y84         LUT5 (Prop_lut5_I1_O)        0.028     0.889 r  ins/ins_pro_0/out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.861     1.751    out_OBUF[4]
    AP25                 OBUF (Prop_obuf_I_O)         1.138     2.889 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.889    out[4]
    AP25                                                              r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.361ns (46.819%)  route 1.546ns (53.181%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM33                                              0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    AM33                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  x_IBUF[5]_inst/O
                         net (fo=31, routed)          0.465     0.630    ins/ins_pro_6/x_IBUF[5]
    SLICE_X47Y89         LUT6 (Prop_lut6_I0_O)        0.028     0.658 r  ins/ins_pro_6/out_OBUF[19]_inst_i_13/O
                         net (fo=2, routed)           0.182     0.840    ins/ins_pro_5/out_OBUF[18]_inst_i_1_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I3_O)        0.028     0.868 r  ins/ins_pro_5/out_OBUF[19]_inst_i_4/O
                         net (fo=2, routed)           0.241     1.109    ins/ins_pro_3/out[19]_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.028     1.137 r  ins/ins_pro_3/out_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.658     1.794    out_OBUF[19]
    AJ27                 OBUF (Prop_obuf_I_O)         1.112     2.907 r  out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.907    out[19]
    AJ27                                                              r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.337ns (45.773%)  route 1.584ns (54.227%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    AJ30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  x_IBUF[2]_inst/O
                         net (fo=31, routed)          0.488     0.631    ins/ins_pro_0/x_IBUF[2]
    SLICE_X44Y86         LUT4 (Prop_lut4_I0_O)        0.028     0.659 r  ins/ins_pro_0/out_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.297     0.956    ins/ins_pro_0/x[2]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.028     0.984 r  ins/ins_pro_0/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.799     1.783    out_OBUF[5]
    AN28                 OBUF (Prop_obuf_I_O)         1.139     2.922 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.922    out[5]
    AN28                                                              r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[14]
                            (input port)
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.385ns (47.124%)  route 1.554ns (52.876%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK34                                              0.000     0.000 r  x[14] (IN)
                         net (fo=0)                   0.000     0.000    x[14]
    AK34                 IBUF (Prop_ibuf_I_O)         0.158     0.158 r  x_IBUF[14]_inst/O
                         net (fo=31, routed)          0.590     0.748    ins/ins_pro_7/x_IBUF[14]
    SLICE_X45Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.776 r  ins/ins_pro_7/out_OBUF[30]_inst_i_7/O
                         net (fo=3, routed)           0.183     0.959    ins/ins_pro_3/out_OBUF[30]_inst_i_1_1
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.028     0.987 r  ins/ins_pro_3/out_OBUF[30]_inst_i_5/O
                         net (fo=2, routed)           0.094     1.082    ins/ins_pro_5/out[29]_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I2_O)        0.028     1.110 r  ins/ins_pro_5/out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.687     1.796    out_OBUF[29]
    AK29                 OBUF (Prop_obuf_I_O)         1.142     2.939 r  out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.939    out[29]
    AK29                                                              r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------





