// Seed: 2977934878
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd32,
    parameter id_2 = 32'd61
) (
    _id_1,
    _id_2
);
  output wire _id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  wire [id_2 : "" -  id_1] id_3;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    input  tri   id_0,
    input  tri1  id_1,
    output logic id_2,
    output logic id_3
);
  always @(id_0, -1 == id_1 or -1'b0) begin : LABEL_0
    if (1'b0) begin : LABEL_1
      id_3 <= #id_0 "";
      id_2 <= id_0 ==? id_1;
    end else id_2 <= -1 ~^ -1;
  end
  module_0 modCall_1 ();
endmodule
