\hypertarget{stm32f0xx__hal__rcc__ex_8h}{}\doxysection{Drivers/\+STM32\+F0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32f0xx__hal__rcc__ex_8h}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_rcc\_ex.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_rcc\_ex.h}}


Header file of RCC HAL Extension module.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga3da0bb3923503cb8e84e5bd75912fbb8}{IS\+\_\+\+RCC\+\_\+\+OSCILLATORTYPE}}(OSCILLATOR)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga0797bfc445903525324cbd06a6cebbd2}{IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga55fe3ff7663af37558fe49d92f670ebe}{IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_gae1aef66aae2c0374be3c7c62d389282f}{IS\+\_\+\+RCC\+\_\+\+PLLSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga073031d9c90c555f7874912b7e4905f6}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9663a4607082db6e39894950087850}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_ga152403e1f22fd14bb9a5d86406fe593f}{IS\+\_\+\+RCC\+\_\+\+MCODIV}}(DIV)~(((DIV) == \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___private___macros_gad52778efb019c0bae5ac6dfb3592c290}{IS\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+DRIVE}}(\+\_\+\+\_\+\+DRIVE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_gab5fa5b50304710db2d7f6d583a225da3}{RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga1151beb7f9869e91fe7617936ad0efff}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga295eed1e1368d526fa0f6356ceecbc48}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga90b0854f3813d7ab2781519bfa58fd95}{RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e___configuration_ga9e21c193560567cfc3f908d733d9b19b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE) drive capability. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\+\_\+\+RCCEx\+\_\+\+Periph\+CLKConfig}} (RCC\+\_\+\+Periph\+CLKInit\+Type\+Def $\ast$Periph\+Clk\+Init)
\item 
void \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKConfig}} (RCC\+\_\+\+Periph\+CLKInit\+Type\+Def $\ast$Periph\+Clk\+Init)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKFreq}} (uint32\+\_\+t Periph\+Clk)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL Extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2016 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

