// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv2d_fix16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_depth,
        input_height,
        input_width,
        output_depth,
        output_height,
        output_width,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        output_r_q0,
        Padding2D_4_array_address0,
        Padding2D_4_array_ce0,
        Padding2D_4_array_q0
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] input_depth;
input  [15:0] input_height;
input  [15:0] input_width;
input  [15:0] output_depth;
input  [15:0] output_height;
input  [15:0] output_width;
output  [9:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;
input  [15:0] output_r_q0;
output  [13:0] Padding2D_4_array_address0;
output   Padding2D_4_array_ce0;
input  [15:0] Padding2D_4_array_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[15:0] output_r_d0;
reg Padding2D_4_array_ce0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] Conv2D_4_w_0_address0;
reg    Conv2D_4_w_0_ce0;
wire   [12:0] Conv2D_4_w_0_q0;
wire   [31:0] tmp_s_fu_238_p1;
reg   [31:0] tmp_s_reg_578;
wire   [31:0] tmp_100_fu_242_p1;
reg   [31:0] tmp_100_reg_583;
wire   [31:0] tmp_101_fu_246_p1;
reg   [31:0] tmp_101_reg_588;
wire   [31:0] tmp_102_fu_250_p1;
reg   [31:0] tmp_102_reg_593;
wire   [31:0] tmp_103_fu_254_p1;
reg   [31:0] tmp_103_reg_598;
wire   [31:0] next_mul6_fu_258_p2;
reg   [31:0] next_mul6_reg_603;
wire    ap_CS_fsm_state2;
wire   [31:0] next_mul3_fu_263_p2;
reg   [31:0] next_mul3_reg_608;
wire   [15:0] out_d_3_fu_273_p2;
reg   [15:0] out_d_3_reg_616;
wire   [15:0] out_h_3_fu_284_p2;
reg   [15:0] out_h_3_reg_624;
wire    ap_CS_fsm_state3;
wire  signed [31:0] tmp_fu_294_p2;
reg  signed [31:0] tmp_reg_629;
wire   [0:0] exitcond4_fu_279_p2;
wire   [16:0] tmp_108_cast_fu_300_p1;
reg   [16:0] tmp_108_cast_reg_634;
wire    ap_CS_fsm_state4;
wire   [31:0] tmp1_fu_304_p2;
reg   [31:0] tmp1_reg_639;
wire   [15:0] out_w_3_fu_313_p2;
reg   [15:0] out_w_3_reg_647;
wire    ap_CS_fsm_state5;
wire   [16:0] tmp_109_cast_fu_323_p1;
reg   [16:0] tmp_109_cast_reg_652;
wire   [0:0] exitcond3_fu_308_p2;
reg   [9:0] output_addr11_reg_657;
wire   [31:0] next_mul_fu_337_p2;
reg   [31:0] next_mul_reg_662;
wire    ap_CS_fsm_state6;
wire   [15:0] in_d_1_fu_347_p2;
reg   [15:0] in_d_1_reg_670;
wire   [31:0] tmp6_fu_369_p2;
reg   [31:0] tmp6_reg_675;
wire   [0:0] exitcond2_fu_342_p2;
wire   [1:0] k_h_1_fu_381_p2;
reg   [1:0] k_h_1_reg_683;
wire    ap_CS_fsm_state7;
wire  signed [31:0] tmp2_fu_400_p2;
reg  signed [31:0] tmp2_reg_688;
wire   [0:0] exitcond1_fu_375_p2;
wire   [4:0] tmp_119_fu_422_p2;
reg   [4:0] tmp_119_reg_693;
wire    ap_CS_fsm_state8;
wire   [31:0] tmp3_fu_428_p2;
reg   [31:0] tmp3_reg_698;
wire   [1:0] k_w_1_fu_438_p2;
reg   [1:0] k_w_1_reg_706;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond_fu_432_p2;
reg  signed [15:0] Padding2D_4_array_lo_reg_721;
wire    ap_CS_fsm_state10;
reg  signed [12:0] Conv2D_4_w_0_load_reg_726;
reg   [14:0] tmp_39_reg_731;
wire    ap_CS_fsm_state11;
wire   [14:0] p_tmp_s_fu_539_p3;
reg   [14:0] p_tmp_s_reg_736;
wire    ap_CS_fsm_state13;
reg   [15:0] out_d_reg_134;
reg   [31:0] phi_mul2_reg_145;
reg   [31:0] phi_mul5_reg_157;
reg   [15:0] out_h_reg_169;
wire   [0:0] exitcond5_fu_268_p2;
reg   [15:0] out_w_reg_181;
wire    ap_CS_fsm_state14;
reg   [15:0] in_d_reg_192;
reg   [31:0] phi_mul_reg_203;
reg   [1:0] k_h_reg_215;
reg   [1:0] k_w_reg_227;
wire    ap_CS_fsm_state12;
wire  signed [63:0] tmp_111_fu_332_p1;
wire  signed [63:0] tmp_124_fu_466_p1;
wire  signed [63:0] tmp_128_fu_485_p1;
wire   [15:0] tmp_133_fu_508_p2;
wire   [15:0] p_tmp_cast_fu_547_p1;
wire   [31:0] tmp_108_fu_290_p1;
wire   [15:0] tmp1_fu_304_p1;
wire   [31:0] tmp_109_fu_319_p1;
wire   [31:0] tmp_110_fu_327_p2;
wire   [31:0] tmp_114_fu_353_p1;
wire   [31:0] tmp_116_fu_357_p2;
wire   [31:0] tmp_38_fu_363_p2;
wire   [16:0] tmp_118_cast9_fu_387_p1;
wire   [16:0] tmp4_fu_391_p2;
wire   [31:0] tmp4_cast_fu_396_p1;
wire   [3:0] p_shl5_fu_410_p3;
wire   [4:0] p_shl5_cast_fu_418_p1;
wire   [4:0] tmp_118_cast_fu_406_p1;
wire   [15:0] tmp3_fu_428_p0;
wire   [16:0] tmp_120_cast_fu_448_p1;
wire   [16:0] tmp5_fu_452_p2;
wire   [31:0] tmp5_cast_fu_457_p1;
wire   [31:0] tmp_123_fu_461_p2;
wire   [4:0] tmp_120_cast8_fu_444_p1;
wire   [4:0] tmp7_fu_471_p2;
wire  signed [31:0] tmp7_cast_fu_476_p1;
wire   [31:0] tmp_127_fu_480_p2;
wire  signed [28:0] tmp_130_fu_551_p2;
wire  signed [15:0] tmp_132_fu_505_p1;
wire   [14:0] tmp_36_fu_515_p1;
wire   [15:0] tmp_112_fu_519_p2;
wire   [0:0] tmp_37_fu_531_p3;
wire   [14:0] tmp_112_cast_fu_525_p2;
reg   [13:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
end

conv2d_fix16_Conv2D_4_w_0 #(
    .DataWidth( 13 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
Conv2D_4_w_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Conv2D_4_w_0_address0),
    .ce0(Conv2D_4_w_0_ce0),
    .q0(Conv2D_4_w_0_q0)
);

network_mul_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
network_mul_mul_16s_13s_29_1_1_U106(
    .din0(Padding2D_4_array_lo_reg_721),
    .din1(Conv2D_4_w_0_load_reg_726),
    .dout(tmp_130_fu_551_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond1_fu_375_p2 == 1'd1))) begin
        in_d_reg_192 <= in_d_1_reg_670;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_308_p2 == 1'd0))) begin
        in_d_reg_192 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond_fu_432_p2 == 1'd1))) begin
        k_h_reg_215 <= k_h_1_reg_683;
    end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond2_fu_342_p2 == 1'd0))) begin
        k_h_reg_215 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        k_w_reg_227 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        k_w_reg_227 <= k_w_1_reg_706;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond4_fu_279_p2 == 1'd1))) begin
        out_d_reg_134 <= out_d_3_reg_616;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        out_d_reg_134 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond5_fu_268_p2 == 1'd0))) begin
        out_h_reg_169 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_308_p2 == 1'd1))) begin
        out_h_reg_169 <= out_h_3_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_w_reg_181 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_w_reg_181 <= out_w_3_reg_647;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond4_fu_279_p2 == 1'd1))) begin
        phi_mul2_reg_145 <= next_mul3_reg_608;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul2_reg_145 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond4_fu_279_p2 == 1'd1))) begin
        phi_mul5_reg_157 <= next_mul6_reg_603;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul5_reg_157 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond1_fu_375_p2 == 1'd1))) begin
        phi_mul_reg_203 <= next_mul_reg_662;
    end else if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_308_p2 == 1'd0))) begin
        phi_mul_reg_203 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Conv2D_4_w_0_load_reg_726 <= Conv2D_4_w_0_q0;
        Padding2D_4_array_lo_reg_721 <= Padding2D_4_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_d_1_reg_670 <= in_d_1_fu_347_p2;
        next_mul_reg_662 <= next_mul_fu_337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        k_h_1_reg_683 <= k_h_1_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        k_w_1_reg_706 <= k_w_1_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        next_mul3_reg_608 <= next_mul3_fu_263_p2;
        next_mul6_reg_603 <= next_mul6_fu_258_p2;
        out_d_3_reg_616 <= out_d_3_fu_273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_3_reg_624 <= out_h_3_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_w_3_reg_647 <= out_w_3_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_308_p2 == 1'd0))) begin
        output_addr11_reg_657 <= tmp_111_fu_332_p1;
        tmp_109_cast_reg_652[15 : 0] <= tmp_109_cast_fu_323_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_tmp_s_reg_736 <= p_tmp_s_fu_539_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp1_reg_639 <= tmp1_fu_304_p2;
        tmp_108_cast_reg_634[15 : 0] <= tmp_108_cast_fu_300_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond1_fu_375_p2 == 1'd0))) begin
        tmp2_reg_688 <= tmp2_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp3_reg_698 <= tmp3_fu_428_p2;
        tmp_119_reg_693 <= tmp_119_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond2_fu_342_p2 == 1'd0))) begin
        tmp6_reg_675 <= tmp6_fu_369_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_100_reg_583[15 : 0] <= tmp_100_fu_242_p1[15 : 0];
        tmp_101_reg_588[15 : 0] <= tmp_101_fu_246_p1[15 : 0];
        tmp_102_reg_593[15 : 0] <= tmp_102_fu_250_p1[15 : 0];
        tmp_103_reg_598[15 : 0] <= tmp_103_fu_254_p1[15 : 0];
        tmp_s_reg_578[15 : 0] <= tmp_s_fu_238_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_39_reg_731 <= {{tmp_130_fu_551_p2[28:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond4_fu_279_p2 == 1'd0))) begin
        tmp_reg_629 <= tmp_fu_294_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Conv2D_4_w_0_ce0 = 1'b1;
    end else begin
        Conv2D_4_w_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Padding2D_4_array_ce0 = 1'b1;
    end else begin
        Padding2D_4_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond5_fu_268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond5_fu_268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        output_r_address0 = output_addr11_reg_657;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_r_address0 = tmp_111_fu_332_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        output_r_d0 = p_tmp_cast_fu_547_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        output_r_d0 = tmp_133_fu_508_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_r_d0 = 16'd0;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_308_p2 == 1'd0)))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond5_fu_268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond4_fu_279_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond3_fu_308_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond2_fu_342_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond1_fu_375_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond_fu_432_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Conv2D_4_w_0_address0 = tmp_128_fu_485_p1;

assign Padding2D_4_array_address0 = tmp_124_fu_466_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond1_fu_375_p2 = ((k_h_reg_215 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond2_fu_342_p2 = ((in_d_reg_192 == input_depth) ? 1'b1 : 1'b0);

assign exitcond3_fu_308_p2 = ((out_w_reg_181 == output_width) ? 1'b1 : 1'b0);

assign exitcond4_fu_279_p2 = ((out_h_reg_169 == output_height) ? 1'b1 : 1'b0);

assign exitcond5_fu_268_p2 = ((out_d_reg_134 == output_depth) ? 1'b1 : 1'b0);

assign exitcond_fu_432_p2 = ((k_w_reg_227 == 2'd3) ? 1'b1 : 1'b0);

assign in_d_1_fu_347_p2 = (in_d_reg_192 + 16'd1);

assign k_h_1_fu_381_p2 = (k_h_reg_215 + 2'd1);

assign k_w_1_fu_438_p2 = (k_w_reg_227 + 2'd1);

assign next_mul3_fu_263_p2 = (phi_mul2_reg_145 + tmp_s_reg_578);

assign next_mul6_fu_258_p2 = (phi_mul5_reg_157 + tmp_103_reg_598);

assign next_mul_fu_337_p2 = (phi_mul_reg_203 + tmp_101_reg_588);

assign out_d_3_fu_273_p2 = (out_d_reg_134 + 16'd1);

assign out_h_3_fu_284_p2 = (out_h_reg_169 + 16'd1);

assign out_w_3_fu_313_p2 = (out_w_reg_181 + 16'd1);

assign p_shl5_cast_fu_418_p1 = p_shl5_fu_410_p3;

assign p_shl5_fu_410_p3 = {{k_h_reg_215}, {2'd0}};

assign p_tmp_cast_fu_547_p1 = p_tmp_s_reg_736;

assign p_tmp_s_fu_539_p3 = ((tmp_37_fu_531_p3[0:0] === 1'b1) ? 15'd0 : tmp_112_cast_fu_525_p2);

assign tmp1_fu_304_p1 = tmp_100_reg_583;

assign tmp1_fu_304_p2 = ($signed(tmp_reg_629) * $signed({{1'b0}, {tmp1_fu_304_p1}}));

assign tmp2_fu_400_p2 = (phi_mul_reg_203 + tmp4_cast_fu_396_p1);

assign tmp3_fu_428_p0 = tmp_102_reg_593;

assign tmp3_fu_428_p2 = ($signed({{1'b0}, {tmp3_fu_428_p0}}) * $signed(tmp2_reg_688));

assign tmp4_cast_fu_396_p1 = tmp4_fu_391_p2;

assign tmp4_fu_391_p2 = (tmp_118_cast9_fu_387_p1 + tmp_108_cast_reg_634);

assign tmp5_cast_fu_457_p1 = tmp5_fu_452_p2;

assign tmp5_fu_452_p2 = (tmp_109_cast_reg_652 + tmp_120_cast_fu_448_p1);

assign tmp6_fu_369_p2 = (tmp_38_fu_363_p2 + tmp_116_fu_357_p2);

assign tmp7_cast_fu_476_p1 = $signed(tmp7_fu_471_p2);

assign tmp7_fu_471_p2 = (tmp_120_cast8_fu_444_p1 + tmp_119_reg_693);

assign tmp_100_fu_242_p1 = output_width;

assign tmp_101_fu_246_p1 = input_height;

assign tmp_102_fu_250_p1 = input_width;

assign tmp_103_fu_254_p1 = input_depth;

assign tmp_108_cast_fu_300_p1 = out_h_reg_169;

assign tmp_108_fu_290_p1 = out_h_reg_169;

assign tmp_109_cast_fu_323_p1 = out_w_reg_181;

assign tmp_109_fu_319_p1 = out_w_reg_181;

assign tmp_110_fu_327_p2 = (tmp1_reg_639 + tmp_109_fu_319_p1);

assign tmp_111_fu_332_p1 = $signed(tmp_110_fu_327_p2);

assign tmp_112_cast_fu_525_p2 = ($signed(15'd31499) + $signed(tmp_36_fu_515_p1));

assign tmp_112_fu_519_p2 = ($signed(16'd64267) + $signed(output_r_q0));

assign tmp_114_fu_353_p1 = in_d_reg_192;

assign tmp_116_fu_357_p2 = (phi_mul5_reg_157 + tmp_114_fu_353_p1);

assign tmp_118_cast9_fu_387_p1 = k_h_reg_215;

assign tmp_118_cast_fu_406_p1 = k_h_reg_215;

assign tmp_119_fu_422_p2 = (p_shl5_cast_fu_418_p1 - tmp_118_cast_fu_406_p1);

assign tmp_120_cast8_fu_444_p1 = k_w_reg_227;

assign tmp_120_cast_fu_448_p1 = k_w_reg_227;

assign tmp_123_fu_461_p2 = (tmp3_reg_698 + tmp5_cast_fu_457_p1);

assign tmp_124_fu_466_p1 = $signed(tmp_123_fu_461_p2);

assign tmp_127_fu_480_p2 = ($signed(tmp6_reg_675) + $signed(tmp7_cast_fu_476_p1));

assign tmp_128_fu_485_p1 = $signed(tmp_127_fu_480_p2);

assign tmp_132_fu_505_p1 = $signed(tmp_39_reg_731);

assign tmp_133_fu_508_p2 = ($signed(tmp_132_fu_505_p1) + $signed(output_r_q0));

assign tmp_36_fu_515_p1 = output_r_q0[14:0];

assign tmp_37_fu_531_p3 = tmp_112_fu_519_p2[32'd15];

assign tmp_38_fu_363_p2 = tmp_116_fu_357_p2 << 32'd3;

assign tmp_fu_294_p2 = (phi_mul2_reg_145 + tmp_108_fu_290_p1);

assign tmp_s_fu_238_p1 = output_height;

always @ (posedge ap_clk) begin
    tmp_s_reg_578[31:16] <= 16'b0000000000000000;
    tmp_100_reg_583[31:16] <= 16'b0000000000000000;
    tmp_101_reg_588[31:16] <= 16'b0000000000000000;
    tmp_102_reg_593[31:16] <= 16'b0000000000000000;
    tmp_103_reg_598[31:16] <= 16'b0000000000000000;
    tmp_108_cast_reg_634[16] <= 1'b0;
    tmp_109_cast_reg_652[16] <= 1'b0;
end

endmodule //conv2d_fix16
