
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//scriptreplay_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401658 <.init>:
  401658:	stp	x29, x30, [sp, #-16]!
  40165c:	mov	x29, sp
  401660:	bl	401b30 <ferror@plt+0x60>
  401664:	ldp	x29, x30, [sp], #16
  401668:	ret

Disassembly of section .plt:

0000000000401670 <memcpy@plt-0x20>:
  401670:	stp	x16, x30, [sp, #-16]!
  401674:	adrp	x16, 417000 <ferror@plt+0x15530>
  401678:	ldr	x17, [x16, #4088]
  40167c:	add	x16, x16, #0xff8
  401680:	br	x17
  401684:	nop
  401688:	nop
  40168c:	nop

0000000000401690 <memcpy@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16530>
  401694:	ldr	x17, [x16]
  401698:	add	x16, x16, #0x0
  40169c:	br	x17

00000000004016a0 <_exit@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4016a4:	ldr	x17, [x16, #8]
  4016a8:	add	x16, x16, #0x8
  4016ac:	br	x17

00000000004016b0 <strtoul@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4016b4:	ldr	x17, [x16, #16]
  4016b8:	add	x16, x16, #0x10
  4016bc:	br	x17

00000000004016c0 <strlen@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4016c4:	ldr	x17, [x16, #24]
  4016c8:	add	x16, x16, #0x18
  4016cc:	br	x17

00000000004016d0 <fputs@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4016d4:	ldr	x17, [x16, #32]
  4016d8:	add	x16, x16, #0x20
  4016dc:	br	x17

00000000004016e0 <exit@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4016e4:	ldr	x17, [x16, #40]
  4016e8:	add	x16, x16, #0x28
  4016ec:	br	x17

00000000004016f0 <dup@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4016f4:	ldr	x17, [x16, #48]
  4016f8:	add	x16, x16, #0x30
  4016fc:	br	x17

0000000000401700 <getegid@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16530>
  401704:	ldr	x17, [x16, #56]
  401708:	add	x16, x16, #0x38
  40170c:	br	x17

0000000000401710 <strtod@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16530>
  401714:	ldr	x17, [x16, #64]
  401718:	add	x16, x16, #0x40
  40171c:	br	x17

0000000000401720 <geteuid@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16530>
  401724:	ldr	x17, [x16, #72]
  401728:	add	x16, x16, #0x48
  40172c:	br	x17

0000000000401730 <getuid@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16530>
  401734:	ldr	x17, [x16, #80]
  401738:	add	x16, x16, #0x50
  40173c:	br	x17

0000000000401740 <__cxa_atexit@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16530>
  401744:	ldr	x17, [x16, #88]
  401748:	add	x16, x16, #0x58
  40174c:	br	x17

0000000000401750 <fputc@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16530>
  401754:	ldr	x17, [x16, #96]
  401758:	add	x16, x16, #0x60
  40175c:	br	x17

0000000000401760 <snprintf@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16530>
  401764:	ldr	x17, [x16, #104]
  401768:	add	x16, x16, #0x68
  40176c:	br	x17

0000000000401770 <localeconv@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16530>
  401774:	ldr	x17, [x16, #112]
  401778:	add	x16, x16, #0x70
  40177c:	br	x17

0000000000401780 <fileno@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16530>
  401784:	ldr	x17, [x16, #120]
  401788:	add	x16, x16, #0x78
  40178c:	br	x17

0000000000401790 <fclose@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16530>
  401794:	ldr	x17, [x16, #128]
  401798:	add	x16, x16, #0x80
  40179c:	br	x17

00000000004017a0 <getpid@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4017a4:	ldr	x17, [x16, #136]
  4017a8:	add	x16, x16, #0x88
  4017ac:	br	x17

00000000004017b0 <fopen@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4017b4:	ldr	x17, [x16, #144]
  4017b8:	add	x16, x16, #0x90
  4017bc:	br	x17

00000000004017c0 <malloc@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4017c4:	ldr	x17, [x16, #152]
  4017c8:	add	x16, x16, #0x98
  4017cc:	br	x17

00000000004017d0 <__isoc99_fscanf@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4017d4:	ldr	x17, [x16, #160]
  4017d8:	add	x16, x16, #0xa0
  4017dc:	br	x17

00000000004017e0 <__strtol_internal@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4017e4:	ldr	x17, [x16, #168]
  4017e8:	add	x16, x16, #0xa8
  4017ec:	br	x17

00000000004017f0 <strncmp@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4017f4:	ldr	x17, [x16, #176]
  4017f8:	add	x16, x16, #0xb0
  4017fc:	br	x17

0000000000401800 <bindtextdomain@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16530>
  401804:	ldr	x17, [x16, #184]
  401808:	add	x16, x16, #0xb8
  40180c:	br	x17

0000000000401810 <__libc_start_main@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16530>
  401814:	ldr	x17, [x16, #192]
  401818:	add	x16, x16, #0xc0
  40181c:	br	x17

0000000000401820 <fgetc@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16530>
  401824:	ldr	x17, [x16, #200]
  401828:	add	x16, x16, #0xc8
  40182c:	br	x17

0000000000401830 <__strtoul_internal@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16530>
  401834:	ldr	x17, [x16, #208]
  401838:	add	x16, x16, #0xd0
  40183c:	br	x17

0000000000401840 <calloc@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16530>
  401844:	ldr	x17, [x16, #216]
  401848:	add	x16, x16, #0xd8
  40184c:	br	x17

0000000000401850 <dprintf@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16530>
  401854:	ldr	x17, [x16, #224]
  401858:	add	x16, x16, #0xe0
  40185c:	br	x17

0000000000401860 <realloc@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16530>
  401864:	ldr	x17, [x16, #232]
  401868:	add	x16, x16, #0xe8
  40186c:	br	x17

0000000000401870 <strdup@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16530>
  401874:	ldr	x17, [x16, #240]
  401878:	add	x16, x16, #0xf0
  40187c:	br	x17

0000000000401880 <close@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16530>
  401884:	ldr	x17, [x16, #248]
  401888:	add	x16, x16, #0xf8
  40188c:	br	x17

0000000000401890 <__gmon_start__@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16530>
  401894:	ldr	x17, [x16, #256]
  401898:	add	x16, x16, #0x100
  40189c:	br	x17

00000000004018a0 <write@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4018a4:	ldr	x17, [x16, #264]
  4018a8:	add	x16, x16, #0x108
  4018ac:	br	x17

00000000004018b0 <fseek@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4018b4:	ldr	x17, [x16, #272]
  4018b8:	add	x16, x16, #0x110
  4018bc:	br	x17

00000000004018c0 <abort@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4018c4:	ldr	x17, [x16, #280]
  4018c8:	add	x16, x16, #0x118
  4018cc:	br	x17

00000000004018d0 <feof@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4018d4:	ldr	x17, [x16, #288]
  4018d8:	add	x16, x16, #0x120
  4018dc:	br	x17

00000000004018e0 <textdomain@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4018e4:	ldr	x17, [x16, #296]
  4018e8:	add	x16, x16, #0x128
  4018ec:	br	x17

00000000004018f0 <getopt_long@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4018f4:	ldr	x17, [x16, #304]
  4018f8:	add	x16, x16, #0x130
  4018fc:	br	x17

0000000000401900 <strcmp@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16530>
  401904:	ldr	x17, [x16, #312]
  401908:	add	x16, x16, #0x138
  40190c:	br	x17

0000000000401910 <warn@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16530>
  401914:	ldr	x17, [x16, #320]
  401918:	add	x16, x16, #0x140
  40191c:	br	x17

0000000000401920 <__ctype_b_loc@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16530>
  401924:	ldr	x17, [x16, #328]
  401928:	add	x16, x16, #0x148
  40192c:	br	x17

0000000000401930 <strtol@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16530>
  401934:	ldr	x17, [x16, #336]
  401938:	add	x16, x16, #0x150
  40193c:	br	x17

0000000000401940 <fread@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16530>
  401944:	ldr	x17, [x16, #344]
  401948:	add	x16, x16, #0x158
  40194c:	br	x17

0000000000401950 <free@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16530>
  401954:	ldr	x17, [x16, #352]
  401958:	add	x16, x16, #0x160
  40195c:	br	x17

0000000000401960 <ungetc@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16530>
  401964:	ldr	x17, [x16, #360]
  401968:	add	x16, x16, #0x168
  40196c:	br	x17

0000000000401970 <getgid@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16530>
  401974:	ldr	x17, [x16, #368]
  401978:	add	x16, x16, #0x170
  40197c:	br	x17

0000000000401980 <nanosleep@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16530>
  401984:	ldr	x17, [x16, #376]
  401988:	add	x16, x16, #0x178
  40198c:	br	x17

0000000000401990 <vasprintf@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16530>
  401994:	ldr	x17, [x16, #384]
  401998:	add	x16, x16, #0x180
  40199c:	br	x17

00000000004019a0 <strndup@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4019a4:	ldr	x17, [x16, #392]
  4019a8:	add	x16, x16, #0x188
  4019ac:	br	x17

00000000004019b0 <strspn@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4019b4:	ldr	x17, [x16, #400]
  4019b8:	add	x16, x16, #0x190
  4019bc:	br	x17

00000000004019c0 <strchr@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4019c4:	ldr	x17, [x16, #408]
  4019c8:	add	x16, x16, #0x198
  4019cc:	br	x17

00000000004019d0 <fflush@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4019d4:	ldr	x17, [x16, #416]
  4019d8:	add	x16, x16, #0x1a0
  4019dc:	br	x17

00000000004019e0 <warnx@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4019e4:	ldr	x17, [x16, #424]
  4019e8:	add	x16, x16, #0x1a8
  4019ec:	br	x17

00000000004019f0 <memchr@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16530>
  4019f4:	ldr	x17, [x16, #432]
  4019f8:	add	x16, x16, #0x1b0
  4019fc:	br	x17

0000000000401a00 <dcgettext@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a04:	ldr	x17, [x16, #440]
  401a08:	add	x16, x16, #0x1b8
  401a0c:	br	x17

0000000000401a10 <errx@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a14:	ldr	x17, [x16, #448]
  401a18:	add	x16, x16, #0x1c0
  401a1c:	br	x17

0000000000401a20 <strcspn@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a24:	ldr	x17, [x16, #456]
  401a28:	add	x16, x16, #0x1c8
  401a2c:	br	x17

0000000000401a30 <vfprintf@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a34:	ldr	x17, [x16, #464]
  401a38:	add	x16, x16, #0x1d0
  401a3c:	br	x17

0000000000401a40 <printf@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a44:	ldr	x17, [x16, #472]
  401a48:	add	x16, x16, #0x1d8
  401a4c:	br	x17

0000000000401a50 <__assert_fail@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a54:	ldr	x17, [x16, #480]
  401a58:	add	x16, x16, #0x1e0
  401a5c:	br	x17

0000000000401a60 <__errno_location@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a64:	ldr	x17, [x16, #488]
  401a68:	add	x16, x16, #0x1e8
  401a6c:	br	x17

0000000000401a70 <getenv@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a74:	ldr	x17, [x16, #496]
  401a78:	add	x16, x16, #0x1f0
  401a7c:	br	x17

0000000000401a80 <putchar@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a84:	ldr	x17, [x16, #504]
  401a88:	add	x16, x16, #0x1f8
  401a8c:	br	x17

0000000000401a90 <fprintf@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16530>
  401a94:	ldr	x17, [x16, #512]
  401a98:	add	x16, x16, #0x200
  401a9c:	br	x17

0000000000401aa0 <fgets@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16530>
  401aa4:	ldr	x17, [x16, #520]
  401aa8:	add	x16, x16, #0x208
  401aac:	br	x17

0000000000401ab0 <err@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16530>
  401ab4:	ldr	x17, [x16, #528]
  401ab8:	add	x16, x16, #0x210
  401abc:	br	x17

0000000000401ac0 <setlocale@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16530>
  401ac4:	ldr	x17, [x16, #536]
  401ac8:	add	x16, x16, #0x218
  401acc:	br	x17

0000000000401ad0 <ferror@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16530>
  401ad4:	ldr	x17, [x16, #544]
  401ad8:	add	x16, x16, #0x220
  401adc:	br	x17

Disassembly of section .text:

0000000000401ae0 <.text>:
  401ae0:	mov	x29, #0x0                   	// #0
  401ae4:	mov	x30, #0x0                   	// #0
  401ae8:	mov	x5, x0
  401aec:	ldr	x1, [sp]
  401af0:	add	x2, sp, #0x8
  401af4:	mov	x6, sp
  401af8:	movz	x0, #0x0, lsl #48
  401afc:	movk	x0, #0x0, lsl #32
  401b00:	movk	x0, #0x40, lsl #16
  401b04:	movk	x0, #0x1bec
  401b08:	movz	x3, #0x0, lsl #48
  401b0c:	movk	x3, #0x0, lsl #32
  401b10:	movk	x3, #0x40, lsl #16
  401b14:	movk	x3, #0x5d40
  401b18:	movz	x4, #0x0, lsl #48
  401b1c:	movk	x4, #0x0, lsl #32
  401b20:	movk	x4, #0x40, lsl #16
  401b24:	movk	x4, #0x5dc0
  401b28:	bl	401810 <__libc_start_main@plt>
  401b2c:	bl	4018c0 <abort@plt>
  401b30:	adrp	x0, 417000 <ferror@plt+0x15530>
  401b34:	ldr	x0, [x0, #4064]
  401b38:	cbz	x0, 401b40 <ferror@plt+0x70>
  401b3c:	b	401890 <__gmon_start__@plt>
  401b40:	ret
  401b44:	nop
  401b48:	adrp	x0, 418000 <ferror@plt+0x16530>
  401b4c:	add	x0, x0, #0x240
  401b50:	adrp	x1, 418000 <ferror@plt+0x16530>
  401b54:	add	x1, x1, #0x240
  401b58:	cmp	x1, x0
  401b5c:	b.eq	401b74 <ferror@plt+0xa4>  // b.none
  401b60:	adrp	x1, 405000 <ferror@plt+0x3530>
  401b64:	ldr	x1, [x1, #3568]
  401b68:	cbz	x1, 401b74 <ferror@plt+0xa4>
  401b6c:	mov	x16, x1
  401b70:	br	x16
  401b74:	ret
  401b78:	adrp	x0, 418000 <ferror@plt+0x16530>
  401b7c:	add	x0, x0, #0x240
  401b80:	adrp	x1, 418000 <ferror@plt+0x16530>
  401b84:	add	x1, x1, #0x240
  401b88:	sub	x1, x1, x0
  401b8c:	lsr	x2, x1, #63
  401b90:	add	x1, x2, x1, asr #3
  401b94:	cmp	xzr, x1, asr #1
  401b98:	asr	x1, x1, #1
  401b9c:	b.eq	401bb4 <ferror@plt+0xe4>  // b.none
  401ba0:	adrp	x2, 405000 <ferror@plt+0x3530>
  401ba4:	ldr	x2, [x2, #3576]
  401ba8:	cbz	x2, 401bb4 <ferror@plt+0xe4>
  401bac:	mov	x16, x2
  401bb0:	br	x16
  401bb4:	ret
  401bb8:	stp	x29, x30, [sp, #-32]!
  401bbc:	mov	x29, sp
  401bc0:	str	x19, [sp, #16]
  401bc4:	adrp	x19, 418000 <ferror@plt+0x16530>
  401bc8:	ldrb	w0, [x19, #616]
  401bcc:	cbnz	w0, 401bdc <ferror@plt+0x10c>
  401bd0:	bl	401b48 <ferror@plt+0x78>
  401bd4:	mov	w0, #0x1                   	// #1
  401bd8:	strb	w0, [x19, #616]
  401bdc:	ldr	x19, [sp, #16]
  401be0:	ldp	x29, x30, [sp], #32
  401be4:	ret
  401be8:	b	401b78 <ferror@plt+0xa8>
  401bec:	sub	sp, sp, #0xd0
  401bf0:	stp	x24, x23, [sp, #160]
  401bf4:	mov	x24, x1
  401bf8:	adrp	x1, 406000 <ferror@plt+0x4530>
  401bfc:	stp	x29, x30, [sp, #112]
  401c00:	stp	x26, x25, [sp, #144]
  401c04:	add	x29, sp, #0x60
  401c08:	mov	w25, w0
  401c0c:	add	x1, x1, #0x602
  401c10:	mov	w0, #0x6                   	// #6
  401c14:	str	d8, [sp, #96]
  401c18:	stp	x28, x27, [sp, #128]
  401c1c:	stp	x22, x21, [sp, #176]
  401c20:	stp	x20, x19, [sp, #192]
  401c24:	str	xzr, [x29, #8]
  401c28:	strh	wzr, [sp, #44]
  401c2c:	str	wzr, [sp, #40]
  401c30:	bl	401ac0 <setlocale@plt>
  401c34:	adrp	x1, 406000 <ferror@plt+0x4530>
  401c38:	add	x1, x1, #0x15d
  401c3c:	mov	w0, #0x1                   	// #1
  401c40:	bl	401ac0 <setlocale@plt>
  401c44:	adrp	x19, 406000 <ferror@plt+0x4530>
  401c48:	add	x19, x19, #0x15f
  401c4c:	adrp	x1, 406000 <ferror@plt+0x4530>
  401c50:	add	x1, x1, #0x16a
  401c54:	mov	x0, x19
  401c58:	bl	401800 <bindtextdomain@plt>
  401c5c:	mov	x0, x19
  401c60:	bl	4018e0 <textdomain@plt>
  401c64:	adrp	x0, 402000 <ferror@plt+0x530>
  401c68:	add	x0, x0, #0x964
  401c6c:	bl	405dc8 <ferror@plt+0x42f8>
  401c70:	bl	402b04 <ferror@plt+0x1034>
  401c74:	adrp	x2, 406000 <ferror@plt+0x4530>
  401c78:	adrp	x3, 405000 <ferror@plt+0x3530>
  401c7c:	add	x2, x2, #0x17c
  401c80:	add	x3, x3, #0xed0
  401c84:	mov	w0, w25
  401c88:	mov	x1, x24
  401c8c:	mov	x4, xzr
  401c90:	stp	xzr, xzr, [sp, #48]
  401c94:	bl	4018f0 <getopt_long@plt>
  401c98:	cmn	w0, #0x1
  401c9c:	b.eq	402228 <ferror@plt+0x758>  // b.none
  401ca0:	adrp	x20, 405000 <ferror@plt+0x3530>
  401ca4:	adrp	x26, 406000 <ferror@plt+0x4530>
  401ca8:	adrp	x27, 405000 <ferror@plt+0x3530>
  401cac:	mov	w28, wzr
  401cb0:	mov	w19, wzr
  401cb4:	mov	w23, wzr
  401cb8:	fmov	d8, #1.000000000000000000e+00
  401cbc:	add	x20, x20, #0xe81
  401cc0:	adrp	x21, 418000 <ferror@plt+0x16530>
  401cc4:	add	x26, x26, #0x17c
  401cc8:	add	x27, x27, #0xed0
  401ccc:	str	wzr, [sp, #4]
  401cd0:	stp	xzr, xzr, [sp, #16]
  401cd4:	str	xzr, [sp, #8]
  401cd8:	str	xzr, [sp, #32]
  401cdc:	b	401d0c <ferror@plt+0x23c>
  401ce0:	ldr	x8, [x21, #584]
  401ce4:	str	x8, [sp, #24]
  401ce8:	mov	w28, w22
  401cec:	mov	w0, w25
  401cf0:	mov	x1, x24
  401cf4:	mov	x2, x26
  401cf8:	mov	x3, x27
  401cfc:	mov	x4, xzr
  401d00:	bl	4018f0 <getopt_long@plt>
  401d04:	cmn	w0, #0x1
  401d08:	b.eq	401ff0 <ferror@plt+0x520>  // b.none
  401d0c:	cmp	w0, #0x4f
  401d10:	mov	w8, w23
  401d14:	mov	w22, w28
  401d18:	b.ge	401d4c <ferror@plt+0x27c>  // b.tcont
  401d1c:	mov	w23, w8
  401d20:	sub	w8, w0, #0x42
  401d24:	cmp	w8, #0x3e
  401d28:	b.hi	401f88 <ferror@plt+0x4b8>  // b.pmore
  401d2c:	adr	x9, 401ce0 <ferror@plt+0x210>
  401d30:	ldrb	w10, [x20, x8]
  401d34:	add	x9, x9, x10, lsl #2
  401d38:	mov	w28, #0x1                   	// #1
  401d3c:	br	x9
  401d40:	ldr	x8, [x21, #584]
  401d44:	str	x8, [sp, #32]
  401d48:	b	401ce8 <ferror@plt+0x218>
  401d4c:	adrp	x9, 406000 <ferror@plt+0x4530>
  401d50:	mov	w10, #0x4f                  	// #79
  401d54:	add	x9, x9, #0x94
  401d58:	cmp	w10, w0
  401d5c:	b.eq	401d74 <ferror@plt+0x2a4>  // b.none
  401d60:	ldr	w10, [x9], #4
  401d64:	cbz	w10, 401d1c <ferror@plt+0x24c>
  401d68:	cmp	w10, w0
  401d6c:	b.le	401d58 <ferror@plt+0x288>
  401d70:	b	401d1c <ferror@plt+0x24c>
  401d74:	mov	w23, w0
  401d78:	cbz	w8, 401d20 <ferror@plt+0x250>
  401d7c:	cmp	w8, w0
  401d80:	mov	w23, w0
  401d84:	b.eq	401d20 <ferror@plt+0x250>  // b.none
  401d88:	b	40205c <ferror@plt+0x58c>
  401d8c:	ldr	x19, [x21, #584]
  401d90:	adrp	x0, 406000 <ferror@plt+0x4530>
  401d94:	add	x0, x0, #0x193
  401d98:	mov	x1, x19
  401d9c:	bl	401900 <strcmp@plt>
  401da0:	cbz	w0, 401edc <ferror@plt+0x40c>
  401da4:	adrp	x0, 406000 <ferror@plt+0x4530>
  401da8:	add	x0, x0, #0x198
  401dac:	mov	x1, x19
  401db0:	bl	401900 <strcmp@plt>
  401db4:	cbz	w0, 401f18 <ferror@plt+0x448>
  401db8:	adrp	x0, 406000 <ferror@plt+0x4530>
  401dbc:	add	x0, x0, #0x19e
  401dc0:	mov	x1, x19
  401dc4:	bl	401900 <strcmp@plt>
  401dc8:	cbnz	w0, 4021f8 <ferror@plt+0x728>
  401dcc:	mov	w19, #0x2                   	// #2
  401dd0:	b	401ce8 <ferror@plt+0x218>
  401dd4:	ldr	x28, [x21, #584]
  401dd8:	adrp	x1, 406000 <ferror@plt+0x4530>
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	add	x1, x1, #0x30c
  401de8:	bl	401a00 <dcgettext@plt>
  401dec:	mov	x1, x0
  401df0:	mov	x0, x28
  401df4:	bl	404bc0 <ferror@plt+0x30f0>
  401df8:	fcmp	d0, d0
  401dfc:	b.vs	4021c0 <ferror@plt+0x6f0>
  401e00:	mov	w8, #0x1                   	// #1
  401e04:	mov	v8.16b, v0.16b
  401e08:	str	w8, [sp, #4]
  401e0c:	b	401ce8 <ferror@plt+0x218>
  401e10:	ldr	x28, [x21, #584]
  401e14:	adrp	x0, 406000 <ferror@plt+0x4530>
  401e18:	add	x0, x0, #0x127
  401e1c:	mov	x1, x28
  401e20:	bl	401900 <strcmp@plt>
  401e24:	cbz	w0, 401ee4 <ferror@plt+0x414>
  401e28:	adrp	x0, 406000 <ferror@plt+0x4530>
  401e2c:	add	x0, x0, #0x12e
  401e30:	mov	x1, x28
  401e34:	bl	401900 <strcmp@plt>
  401e38:	cbz	w0, 401f20 <ferror@plt+0x450>
  401e3c:	adrp	x0, 406000 <ferror@plt+0x4530>
  401e40:	add	x0, x0, #0x1e8
  401e44:	mov	x1, x28
  401e48:	bl	401900 <strcmp@plt>
  401e4c:	cbz	w0, 401f54 <ferror@plt+0x484>
  401e50:	adrp	x0, 406000 <ferror@plt+0x4530>
  401e54:	add	x0, x0, #0x1ef
  401e58:	mov	x1, x28
  401e5c:	bl	401900 <strcmp@plt>
  401e60:	cbnz	w0, 402204 <ferror@plt+0x734>
  401e64:	add	x0, sp, #0x28
  401e68:	mov	w1, #0x48                  	// #72
  401e6c:	bl	4019c0 <strchr@plt>
  401e70:	cbnz	x0, 401ce8 <ferror@plt+0x218>
  401e74:	add	x0, sp, #0x28
  401e78:	bl	4016c0 <strlen@plt>
  401e7c:	add	x8, x0, #0x1
  401e80:	cmp	x8, #0x5
  401e84:	b.hi	401ce8 <ferror@plt+0x218>  // b.pmore
  401e88:	add	x8, sp, #0x28
  401e8c:	mov	w9, #0x48                  	// #72
  401e90:	strb	w9, [x8, x0]
  401e94:	b	401ce8 <ferror@plt+0x218>
  401e98:	ldr	x8, [x21, #584]
  401e9c:	str	x8, [sp, #8]
  401ea0:	b	401ce8 <ferror@plt+0x218>
  401ea4:	ldr	x8, [x21, #584]
  401ea8:	str	x8, [sp, #16]
  401eac:	b	401ce8 <ferror@plt+0x218>
  401eb0:	ldr	x28, [x21, #584]
  401eb4:	adrp	x1, 406000 <ferror@plt+0x4530>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	add	x1, x1, #0x1c1
  401ec4:	bl	401a00 <dcgettext@plt>
  401ec8:	mov	x2, x0
  401ecc:	add	x1, sp, #0x30
  401ed0:	mov	x0, x28
  401ed4:	bl	404e40 <ferror@plt+0x3370>
  401ed8:	b	401ce8 <ferror@plt+0x218>
  401edc:	mov	w19, wzr
  401ee0:	b	401ce8 <ferror@plt+0x218>
  401ee4:	add	x0, sp, #0x28
  401ee8:	mov	w1, #0x49                  	// #73
  401eec:	bl	4019c0 <strchr@plt>
  401ef0:	cbnz	x0, 401ce8 <ferror@plt+0x218>
  401ef4:	add	x0, sp, #0x28
  401ef8:	bl	4016c0 <strlen@plt>
  401efc:	add	x8, x0, #0x1
  401f00:	cmp	x8, #0x5
  401f04:	b.hi	401ce8 <ferror@plt+0x218>  // b.pmore
  401f08:	add	x8, sp, #0x28
  401f0c:	mov	w9, #0x49                  	// #73
  401f10:	strb	w9, [x8, x0]
  401f14:	b	401ce8 <ferror@plt+0x218>
  401f18:	mov	w19, #0x1                   	// #1
  401f1c:	b	401ce8 <ferror@plt+0x218>
  401f20:	add	x0, sp, #0x28
  401f24:	mov	w1, #0x4f                  	// #79
  401f28:	bl	4019c0 <strchr@plt>
  401f2c:	cbnz	x0, 401ce8 <ferror@plt+0x218>
  401f30:	add	x0, sp, #0x28
  401f34:	bl	4016c0 <strlen@plt>
  401f38:	add	x8, x0, #0x1
  401f3c:	cmp	x8, #0x5
  401f40:	b.hi	401ce8 <ferror@plt+0x218>  // b.pmore
  401f44:	add	x8, sp, #0x28
  401f48:	mov	w9, #0x4f                  	// #79
  401f4c:	strb	w9, [x8, x0]
  401f50:	b	401ce8 <ferror@plt+0x218>
  401f54:	add	x0, sp, #0x28
  401f58:	mov	w1, #0x53                  	// #83
  401f5c:	bl	4019c0 <strchr@plt>
  401f60:	cbnz	x0, 401ce8 <ferror@plt+0x218>
  401f64:	add	x0, sp, #0x28
  401f68:	bl	4016c0 <strlen@plt>
  401f6c:	add	x8, x0, #0x1
  401f70:	cmp	x8, #0x5
  401f74:	b.hi	401ce8 <ferror@plt+0x218>  // b.pmore
  401f78:	add	x8, sp, #0x28
  401f7c:	mov	w9, #0x53                  	// #83
  401f80:	strb	w9, [x8, x0]
  401f84:	b	401ce8 <ferror@plt+0x218>
  401f88:	adrp	x8, 418000 <ferror@plt+0x16530>
  401f8c:	ldr	x19, [x8, #576]
  401f90:	adrp	x1, 406000 <ferror@plt+0x4530>
  401f94:	add	x1, x1, #0x230
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	mov	x0, xzr
  401fa0:	bl	401a00 <dcgettext@plt>
  401fa4:	adrp	x8, 418000 <ferror@plt+0x16530>
  401fa8:	ldr	x2, [x8, #608]
  401fac:	mov	x1, x0
  401fb0:	mov	x0, x19
  401fb4:	bl	401a90 <fprintf@plt>
  401fb8:	mov	w0, #0x1                   	// #1
  401fbc:	bl	4016e0 <exit@plt>
  401fc0:	adrp	x1, 406000 <ferror@plt+0x4530>
  401fc4:	add	x1, x1, #0x212
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	mov	x0, xzr
  401fd0:	bl	401a00 <dcgettext@plt>
  401fd4:	adrp	x8, 418000 <ferror@plt+0x16530>
  401fd8:	ldr	x1, [x8, #608]
  401fdc:	adrp	x2, 406000 <ferror@plt+0x4530>
  401fe0:	add	x2, x2, #0x21e
  401fe4:	bl	401a40 <printf@plt>
  401fe8:	mov	w0, wzr
  401fec:	bl	4016e0 <exit@plt>
  401ff0:	adrp	x8, 418000 <ferror@plt+0x16530>
  401ff4:	ldrsw	x9, [x8, #592]
  401ff8:	sub	w8, w25, w9
  401ffc:	add	x9, x24, x9, lsl #3
  402000:	cbnz	w28, 402034 <ferror@plt+0x564>
  402004:	mov	w20, wzr
  402008:	ldp	x22, x21, [sp, #8]
  40200c:	ldp	x25, x23, [sp, #24]
  402010:	ldr	w11, [sp, #4]
  402014:	cbnz	x25, 402050 <ferror@plt+0x580>
  402018:	cmp	w8, #0x1
  40201c:	b.lt	40225c <ferror@plt+0x78c>  // b.tstop
  402020:	ldr	x25, [x9]
  402024:	mov	w10, #0x1                   	// #1
  402028:	cbz	x22, 402268 <ferror@plt+0x798>
  40202c:	b	402284 <ferror@plt+0x7b4>
  402030:	bl	4026e0 <ferror@plt+0xc10>
  402034:	mov	w10, #0x48                  	// #72
  402038:	mov	w20, #0x1                   	// #1
  40203c:	strh	w10, [sp, #40]
  402040:	ldp	x22, x21, [sp, #8]
  402044:	ldp	x25, x23, [sp, #24]
  402048:	ldr	w11, [sp, #4]
  40204c:	cbz	x25, 402018 <ferror@plt+0x548>
  402050:	mov	w10, wzr
  402054:	cbz	x22, 402268 <ferror@plt+0x798>
  402058:	b	402284 <ferror@plt+0x7b4>
  40205c:	adrp	x21, 418000 <ferror@plt+0x16530>
  402060:	ldr	x19, [x21, #576]
  402064:	adrp	x1, 406000 <ferror@plt+0x4530>
  402068:	add	x1, x1, #0x2df
  40206c:	mov	w2, #0x5                   	// #5
  402070:	mov	x0, xzr
  402074:	bl	401a00 <dcgettext@plt>
  402078:	adrp	x8, 418000 <ferror@plt+0x16530>
  40207c:	ldr	x2, [x8, #608]
  402080:	mov	x1, x0
  402084:	mov	x0, x19
  402088:	bl	401a90 <fprintf@plt>
  40208c:	adrp	x23, 406000 <ferror@plt+0x4530>
  402090:	adrp	x24, 406000 <ferror@plt+0x4530>
  402094:	adrp	x25, 405000 <ferror@plt+0x3530>
  402098:	adrp	x20, 406000 <ferror@plt+0x4530>
  40209c:	adrp	x26, 406000 <ferror@plt+0x4530>
  4020a0:	adrp	x27, 406000 <ferror@plt+0x4530>
  4020a4:	adrp	x28, 406000 <ferror@plt+0x4530>
  4020a8:	adrp	x19, 406000 <ferror@plt+0x4530>
  4020ac:	mov	x22, xzr
  4020b0:	add	x23, x23, #0x90
  4020b4:	add	x24, x24, #0x110
  4020b8:	add	x25, x25, #0xe00
  4020bc:	add	x20, x20, #0x301
  4020c0:	add	x26, x26, #0x139
  4020c4:	add	x27, x27, #0x11c
  4020c8:	add	x28, x28, #0xac9
  4020cc:	add	x19, x19, #0x155
  4020d0:	ldr	w8, [x23, x22]
  4020d4:	cmp	w8, #0x80
  4020d8:	b.hi	402188 <ferror@plt+0x6b8>  // b.pmore
  4020dc:	adr	x9, 4020f0 <ferror@plt+0x620>
  4020e0:	ldrb	w10, [x25, x8]
  4020e4:	add	x9, x9, x10, lsl #2
  4020e8:	mov	x2, x24
  4020ec:	br	x9
  4020f0:	adrp	x2, 406000 <ferror@plt+0x4530>
  4020f4:	add	x2, x2, #0x132
  4020f8:	b	40216c <ferror@plt+0x69c>
  4020fc:	adrp	x2, 406000 <ferror@plt+0x4530>
  402100:	add	x2, x2, #0x123
  402104:	b	40216c <ferror@plt+0x69c>
  402108:	adrp	x2, 406000 <ferror@plt+0x4530>
  40210c:	add	x2, x2, #0x12a
  402110:	b	40216c <ferror@plt+0x69c>
  402114:	adrp	x2, 406000 <ferror@plt+0x4530>
  402118:	add	x2, x2, #0x118
  40211c:	b	40216c <ferror@plt+0x69c>
  402120:	adrp	x2, 406000 <ferror@plt+0x4530>
  402124:	add	x2, x2, #0x686
  402128:	b	40216c <ferror@plt+0x69c>
  40212c:	adrp	x2, 406000 <ferror@plt+0x4530>
  402130:	add	x2, x2, #0x144
  402134:	b	40216c <ferror@plt+0x69c>
  402138:	adrp	x2, 406000 <ferror@plt+0x4530>
  40213c:	add	x2, x2, #0x66a
  402140:	b	40216c <ferror@plt+0x69c>
  402144:	adrp	x2, 406000 <ferror@plt+0x4530>
  402148:	add	x2, x2, #0x14c
  40214c:	b	40216c <ferror@plt+0x69c>
  402150:	mov	x2, x26
  402154:	b	40216c <ferror@plt+0x69c>
  402158:	mov	x2, x27
  40215c:	b	40216c <ferror@plt+0x69c>
  402160:	mov	x2, x28
  402164:	b	40216c <ferror@plt+0x69c>
  402168:	mov	x2, x19
  40216c:	ldr	x0, [x21, #576]
  402170:	mov	x1, x20
  402174:	bl	401a90 <fprintf@plt>
  402178:	add	x22, x22, #0x4
  40217c:	cmp	x22, #0x3c
  402180:	b.ne	4020d0 <ferror@plt+0x600>  // b.any
  402184:	b	4021ac <ferror@plt+0x6dc>
  402188:	sub	w9, w8, #0x21
  40218c:	cmp	w9, #0x5d
  402190:	b.hi	402178 <ferror@plt+0x6a8>  // b.pmore
  402194:	ldr	x0, [x21, #576]
  402198:	adrp	x1, 406000 <ferror@plt+0x4530>
  40219c:	add	x1, x1, #0x307
  4021a0:	mov	w2, w8
  4021a4:	bl	401a90 <fprintf@plt>
  4021a8:	b	402178 <ferror@plt+0x6a8>
  4021ac:	ldr	x1, [x21, #576]
  4021b0:	mov	w0, #0xa                   	// #10
  4021b4:	bl	401750 <fputc@plt>
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	bl	4016e0 <exit@plt>
  4021c0:	bl	401a60 <__errno_location@plt>
  4021c4:	mov	w8, #0x16                  	// #22
  4021c8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4021cc:	str	w8, [x0]
  4021d0:	add	x1, x1, #0x30c
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	401a00 <dcgettext@plt>
  4021e0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4021e4:	mov	x2, x0
  4021e8:	add	x1, x1, #0x323
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	mov	x3, x28
  4021f4:	bl	401ab0 <err@plt>
  4021f8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4021fc:	add	x1, x1, #0x1a5
  402200:	b	40220c <ferror@plt+0x73c>
  402204:	adrp	x1, 406000 <ferror@plt+0x4530>
  402208:	add	x1, x1, #0x1f4
  40220c:	mov	w2, #0x5                   	// #5
  402210:	mov	x0, xzr
  402214:	bl	401a00 <dcgettext@plt>
  402218:	ldr	x2, [x21, #584]
  40221c:	mov	x1, x0
  402220:	mov	w0, #0x1                   	// #1
  402224:	bl	401a10 <errx@plt>
  402228:	adrp	x8, 418000 <ferror@plt+0x16530>
  40222c:	ldrsw	x9, [x8, #592]
  402230:	mov	x23, xzr
  402234:	mov	x21, xzr
  402238:	mov	x22, xzr
  40223c:	mov	w11, wzr
  402240:	mov	w19, wzr
  402244:	mov	w20, wzr
  402248:	sub	w8, w25, w9
  40224c:	add	x9, x24, x9, lsl #3
  402250:	fmov	d8, #1.000000000000000000e+00
  402254:	cmp	w8, #0x1
  402258:	b.ge	402020 <ferror@plt+0x550>  // b.tcont
  40225c:	mov	x25, xzr
  402260:	mov	w10, wzr
  402264:	cbnz	x22, 402284 <ferror@plt+0x7b4>
  402268:	cbnz	x21, 402284 <ferror@plt+0x7b4>
  40226c:	cbnz	x23, 402284 <ferror@plt+0x7b4>
  402270:	tbnz	w20, #0, 402284 <ferror@plt+0x7b4>
  402274:	cmp	w10, w8
  402278:	b.ge	40228c <ferror@plt+0x7bc>  // b.tcont
  40227c:	ldr	x23, [x9, w10, uxtw #3]
  402280:	add	w10, w10, #0x1
  402284:	cbz	w11, 402298 <ferror@plt+0x7c8>
  402288:	b	40230c <ferror@plt+0x83c>
  40228c:	adrp	x23, 406000 <ferror@plt+0x4530>
  402290:	add	x23, x23, #0x139
  402294:	cbnz	w11, 40230c <ferror@plt+0x83c>
  402298:	cmp	w10, w8
  40229c:	b.ge	402308 <ferror@plt+0x838>  // b.tcont
  4022a0:	ldr	x24, [x9, w10, uxtw #3]
  4022a4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4022a8:	add	x1, x1, #0x30c
  4022ac:	mov	w2, #0x5                   	// #5
  4022b0:	mov	x0, xzr
  4022b4:	bl	401a00 <dcgettext@plt>
  4022b8:	mov	x1, x0
  4022bc:	mov	x0, x24
  4022c0:	bl	404bc0 <ferror@plt+0x30f0>
  4022c4:	mov	v8.16b, v0.16b
  4022c8:	fcmp	d0, d0
  4022cc:	b.vc	40230c <ferror@plt+0x83c>
  4022d0:	bl	401a60 <__errno_location@plt>
  4022d4:	mov	w8, #0x16                  	// #22
  4022d8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4022dc:	str	w8, [x0]
  4022e0:	add	x1, x1, #0x30c
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	mov	x0, xzr
  4022ec:	bl	401a00 <dcgettext@plt>
  4022f0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4022f4:	mov	x2, x0
  4022f8:	add	x1, x1, #0x323
  4022fc:	mov	w0, #0x1                   	// #1
  402300:	mov	x3, x24
  402304:	bl	401ab0 <err@plt>
  402308:	fmov	d8, #1.000000000000000000e+00
  40230c:	cbnz	x25, 40231c <ferror@plt+0x84c>
  402310:	adrp	x1, 406000 <ferror@plt+0x4530>
  402314:	add	x1, x1, #0x257
  402318:	b	4023e4 <ferror@plt+0x914>
  40231c:	orr	x8, x21, x23
  402320:	orr	x8, x22, x8
  402324:	cmp	x8, #0x0
  402328:	cset	w8, ne  // ne = any
  40232c:	orr	w8, w20, w8
  402330:	tbz	w8, #0, 4023dc <ferror@plt+0x90c>
  402334:	bl	402bec <ferror@plt+0x111c>
  402338:	mov	x1, x25
  40233c:	mov	x24, x0
  402340:	bl	402d04 <ferror@plt+0x1234>
  402344:	cbnz	w0, 4023fc <ferror@plt+0x92c>
  402348:	cbz	x23, 402364 <ferror@plt+0x894>
  40234c:	adrp	x1, 406000 <ferror@plt+0x4530>
  402350:	add	x1, x1, #0x29f
  402354:	mov	x0, x24
  402358:	mov	x2, x23
  40235c:	bl	40303c <ferror@plt+0x156c>
  402360:	cbnz	w0, 402420 <ferror@plt+0x950>
  402364:	cbz	x21, 402380 <ferror@plt+0x8b0>
  402368:	adrp	x1, 406000 <ferror@plt+0x4530>
  40236c:	add	x1, x1, #0x29c
  402370:	mov	x0, x24
  402374:	mov	x2, x21
  402378:	bl	40303c <ferror@plt+0x156c>
  40237c:	cbnz	w0, 402444 <ferror@plt+0x974>
  402380:	cbz	x22, 40239c <ferror@plt+0x8cc>
  402384:	adrp	x1, 406000 <ferror@plt+0x4530>
  402388:	add	x1, x1, #0x29e
  40238c:	mov	x0, x24
  402390:	mov	x2, x22
  402394:	bl	40303c <ferror@plt+0x156c>
  402398:	cbnz	w0, 402468 <ferror@plt+0x998>
  40239c:	ldrb	w8, [sp, #40]
  4023a0:	cbnz	w8, 4024c0 <ferror@plt+0x9f0>
  4023a4:	orr	x8, x22, x23
  4023a8:	cbz	x8, 40248c <ferror@plt+0x9bc>
  4023ac:	add	x0, sp, #0x28
  4023b0:	mov	w1, #0x4f                  	// #79
  4023b4:	bl	4019c0 <strchr@plt>
  4023b8:	cbnz	x0, 4024c0 <ferror@plt+0x9f0>
  4023bc:	add	x0, sp, #0x28
  4023c0:	add	x21, sp, #0x28
  4023c4:	bl	4016c0 <strlen@plt>
  4023c8:	add	x8, x0, #0x1
  4023cc:	cmp	x8, #0x5
  4023d0:	b.hi	4024c0 <ferror@plt+0x9f0>  // b.pmore
  4023d4:	mov	w8, #0x4f                  	// #79
  4023d8:	b	4024bc <ferror@plt+0x9ec>
  4023dc:	adrp	x1, 406000 <ferror@plt+0x4530>
  4023e0:	add	x1, x1, #0x271
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	mov	x0, xzr
  4023ec:	bl	401a00 <dcgettext@plt>
  4023f0:	mov	x1, x0
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	bl	401a10 <errx@plt>
  4023fc:	adrp	x1, 406000 <ferror@plt+0x4530>
  402400:	add	x1, x1, #0x28d
  402404:	mov	w2, #0x5                   	// #5
  402408:	mov	x0, xzr
  40240c:	bl	401a00 <dcgettext@plt>
  402410:	mov	x1, x0
  402414:	mov	w0, #0x1                   	// #1
  402418:	mov	x2, x25
  40241c:	bl	401ab0 <err@plt>
  402420:	adrp	x1, 406000 <ferror@plt+0x4530>
  402424:	add	x1, x1, #0x28d
  402428:	mov	w2, #0x5                   	// #5
  40242c:	mov	x0, xzr
  402430:	bl	401a00 <dcgettext@plt>
  402434:	mov	x1, x0
  402438:	mov	w0, #0x1                   	// #1
  40243c:	mov	x2, x23
  402440:	bl	401ab0 <err@plt>
  402444:	adrp	x1, 406000 <ferror@plt+0x4530>
  402448:	add	x1, x1, #0x28d
  40244c:	mov	w2, #0x5                   	// #5
  402450:	mov	x0, xzr
  402454:	bl	401a00 <dcgettext@plt>
  402458:	mov	x1, x0
  40245c:	mov	w0, #0x1                   	// #1
  402460:	mov	x2, x21
  402464:	bl	401ab0 <err@plt>
  402468:	adrp	x1, 406000 <ferror@plt+0x4530>
  40246c:	add	x1, x1, #0x28d
  402470:	mov	w2, #0x5                   	// #5
  402474:	mov	x0, xzr
  402478:	bl	401a00 <dcgettext@plt>
  40247c:	mov	x1, x0
  402480:	mov	w0, #0x1                   	// #1
  402484:	mov	x2, x22
  402488:	bl	401ab0 <err@plt>
  40248c:	cbz	x21, 4024c0 <ferror@plt+0x9f0>
  402490:	add	x0, sp, #0x28
  402494:	mov	w1, #0x49                  	// #73
  402498:	bl	4019c0 <strchr@plt>
  40249c:	cbnz	x0, 4024c0 <ferror@plt+0x9f0>
  4024a0:	add	x0, sp, #0x28
  4024a4:	add	x21, sp, #0x28
  4024a8:	bl	4016c0 <strlen@plt>
  4024ac:	add	x8, x0, #0x1
  4024b0:	cmp	x8, #0x5
  4024b4:	b.hi	4024c0 <ferror@plt+0x9f0>  // b.pmore
  4024b8:	mov	w8, #0x49                  	// #73
  4024bc:	strb	w8, [x21, x0]
  4024c0:	ldrb	w8, [sp, #41]
  4024c4:	ldrb	w9, [sp, #40]
  4024c8:	mov	w10, #0x4f                  	// #79
  4024cc:	mov	x0, x24
  4024d0:	cmp	w8, #0x0
  4024d4:	csel	w8, w9, w10, eq  // eq = none
  4024d8:	cmp	w9, #0x0
  4024dc:	csel	w1, w10, w8, eq  // eq = none
  4024e0:	bl	402c60 <ferror@plt+0x1190>
  4024e4:	mov	x0, x24
  4024e8:	mov	w1, w19
  4024ec:	bl	402c9c <ferror@plt+0x11cc>
  4024f0:	fmov	d0, #1.000000000000000000e+00
  4024f4:	fcmp	d8, d0
  4024f8:	b.eq	402508 <ferror@plt+0xa38>  // b.none
  4024fc:	mov	x0, x24
  402500:	mov	v0.16b, v8.16b
  402504:	bl	402cf8 <ferror@plt+0x1228>
  402508:	ldp	x8, x9, [sp, #48]
  40250c:	orr	x8, x9, x8
  402510:	cbz	x8, 402520 <ferror@plt+0xa50>
  402514:	add	x1, sp, #0x30
  402518:	mov	x0, x24
  40251c:	bl	402ce8 <ferror@plt+0x1218>
  402520:	adrp	x1, 405000 <ferror@plt+0x3530>
  402524:	add	x1, x1, #0xec0
  402528:	mov	x0, x24
  40252c:	bl	402cd8 <ferror@plt+0x1208>
  402530:	tbz	w20, #0, 402560 <ferror@plt+0xa90>
  402534:	add	x1, sp, #0x28
  402538:	add	x2, x29, #0x8
  40253c:	mov	x0, x24
  402540:	bl	4032e4 <ferror@plt+0x1814>
  402544:	cbnz	w0, 402644 <ferror@plt+0xb74>
  402548:	ldr	x1, [x29, #8]
  40254c:	mov	w2, #0x1                   	// #1
  402550:	mov	x0, x24
  402554:	bl	403b9c <ferror@plt+0x20cc>
  402558:	cbz	w0, 402534 <ferror@plt+0xa64>
  40255c:	b	402644 <ferror@plt+0xb74>
  402560:	adrp	x19, 406000 <ferror@plt+0x4530>
  402564:	adrp	x20, 406000 <ferror@plt+0x4530>
  402568:	adrp	x21, 406000 <ferror@plt+0x4530>
  40256c:	mov	w25, #0x3e8                 	// #1000
  402570:	adrp	x26, 418000 <ferror@plt+0x16530>
  402574:	adrp	x27, 418000 <ferror@plt+0x16530>
  402578:	add	x19, x19, #0x6b9
  40257c:	add	x20, x20, #0x6c7
  402580:	add	x21, x21, #0x6d4
  402584:	add	x1, sp, #0x28
  402588:	add	x2, x29, #0x8
  40258c:	mov	x0, x24
  402590:	bl	4032e4 <ferror@plt+0x1814>
  402594:	cbnz	w0, 402644 <ferror@plt+0xb74>
  402598:	ldr	x0, [x29, #8]
  40259c:	bl	403220 <ferror@plt+0x1750>
  4025a0:	cbz	x0, 402630 <ferror@plt+0xb60>
  4025a4:	ldp	x8, x9, [x0]
  4025a8:	mov	x22, x0
  4025ac:	orr	x10, x8, x9
  4025b0:	cbz	x10, 402630 <ferror@plt+0xb60>
  4025b4:	ldrb	w10, [x26, #620]
  4025b8:	mul	x9, x9, x25
  4025bc:	stp	x8, x9, [x29, #-16]
  4025c0:	tbz	w10, #2, 4025ec <ferror@plt+0xb1c>
  4025c4:	ldr	x23, [x27, #576]
  4025c8:	bl	4017a0 <getpid@plt>
  4025cc:	mov	w2, w0
  4025d0:	mov	x0, x23
  4025d4:	mov	x1, x19
  4025d8:	mov	x3, x20
  4025dc:	mov	x4, x21
  4025e0:	bl	401a90 <fprintf@plt>
  4025e4:	ldp	x1, x2, [x22]
  4025e8:	bl	402a74 <ferror@plt+0xfa4>
  4025ec:	sub	x0, x29, #0x10
  4025f0:	sub	x1, x29, #0x20
  4025f4:	bl	401980 <nanosleep@plt>
  4025f8:	cmn	w0, #0x1
  4025fc:	b.ne	402630 <ferror@plt+0xb60>  // b.any
  402600:	bl	401a60 <__errno_location@plt>
  402604:	mov	x22, x0
  402608:	ldr	w8, [x22]
  40260c:	cmp	w8, #0x4
  402610:	b.ne	402630 <ferror@plt+0xb60>  // b.any
  402614:	ldur	q0, [x29, #-32]
  402618:	sub	x0, x29, #0x10
  40261c:	sub	x1, x29, #0x20
  402620:	stur	q0, [x29, #-16]
  402624:	bl	401980 <nanosleep@plt>
  402628:	cmn	w0, #0x1
  40262c:	b.eq	402608 <ferror@plt+0xb38>  // b.none
  402630:	ldr	x1, [x29, #8]
  402634:	mov	w2, #0x1                   	// #1
  402638:	mov	x0, x24
  40263c:	bl	403b9c <ferror@plt+0x20cc>
  402640:	cbz	w0, 402584 <ferror@plt+0xab4>
  402644:	tbz	w0, #31, 402684 <ferror@plt+0xbb4>
  402648:	ldr	x8, [x29, #8]
  40264c:	cbz	x8, 402684 <ferror@plt+0xbb4>
  402650:	adrp	x1, 406000 <ferror@plt+0x4530>
  402654:	add	x1, x1, #0x2a1
  402658:	mov	w2, #0x5                   	// #5
  40265c:	mov	x0, xzr
  402660:	bl	401a00 <dcgettext@plt>
  402664:	ldr	x8, [x29, #8]
  402668:	mov	x19, x0
  40266c:	mov	x0, x8
  402670:	bl	403254 <ferror@plt+0x1784>
  402674:	mov	x2, x0
  402678:	mov	w0, #0x1                   	// #1
  40267c:	mov	x1, x19
  402680:	bl	401ab0 <err@plt>
  402684:	tbz	w0, #31, 4026c8 <ferror@plt+0xbf8>
  402688:	adrp	x1, 406000 <ferror@plt+0x4530>
  40268c:	add	x1, x1, #0x2b4
  402690:	mov	w2, #0x5                   	// #5
  402694:	mov	x0, xzr
  402698:	bl	401a00 <dcgettext@plt>
  40269c:	mov	x19, x0
  4026a0:	mov	x0, x24
  4026a4:	bl	402fcc <ferror@plt+0x14fc>
  4026a8:	mov	x20, x0
  4026ac:	mov	x0, x24
  4026b0:	bl	403004 <ferror@plt+0x1534>
  4026b4:	mov	w3, w0
  4026b8:	mov	w0, #0x1                   	// #1
  4026bc:	mov	x1, x19
  4026c0:	mov	x2, x20
  4026c4:	bl	401ab0 <err@plt>
  4026c8:	mov	w0, #0xa                   	// #10
  4026cc:	bl	401a80 <putchar@plt>
  4026d0:	mov	x0, x24
  4026d4:	bl	402c20 <ferror@plt+0x1150>
  4026d8:	mov	w0, wzr
  4026dc:	bl	4016e0 <exit@plt>
  4026e0:	stp	x29, x30, [sp, #-32]!
  4026e4:	adrp	x8, 418000 <ferror@plt+0x16530>
  4026e8:	stp	x20, x19, [sp, #16]
  4026ec:	ldr	x19, [x8, #600]
  4026f0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4026f4:	add	x1, x1, #0x32a
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	mov	x0, xzr
  402700:	mov	x29, sp
  402704:	bl	401a00 <dcgettext@plt>
  402708:	mov	x1, x19
  40270c:	bl	4016d0 <fputs@plt>
  402710:	adrp	x1, 406000 <ferror@plt+0x4530>
  402714:	add	x1, x1, #0x333
  402718:	mov	w2, #0x5                   	// #5
  40271c:	mov	x0, xzr
  402720:	bl	401a00 <dcgettext@plt>
  402724:	adrp	x20, 418000 <ferror@plt+0x16530>
  402728:	ldr	x2, [x20, #608]
  40272c:	mov	x1, x0
  402730:	mov	x0, x19
  402734:	bl	401a90 <fprintf@plt>
  402738:	adrp	x1, 406000 <ferror@plt+0x4530>
  40273c:	add	x1, x1, #0x342
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401a00 <dcgettext@plt>
  40274c:	ldr	x2, [x20, #608]
  402750:	mov	x1, x0
  402754:	mov	x0, x19
  402758:	bl	401a90 <fprintf@plt>
  40275c:	mov	w0, #0xa                   	// #10
  402760:	mov	x1, x19
  402764:	bl	401750 <fputc@plt>
  402768:	adrp	x1, 406000 <ferror@plt+0x4530>
  40276c:	add	x1, x1, #0x36e
  402770:	mov	w2, #0x5                   	// #5
  402774:	mov	x0, xzr
  402778:	bl	401a00 <dcgettext@plt>
  40277c:	mov	x1, x19
  402780:	bl	4016d0 <fputs@plt>
  402784:	adrp	x1, 406000 <ferror@plt+0x4530>
  402788:	add	x1, x1, #0x3a9
  40278c:	mov	w2, #0x5                   	// #5
  402790:	mov	x0, xzr
  402794:	bl	401a00 <dcgettext@plt>
  402798:	mov	x1, x19
  40279c:	bl	4016d0 <fputs@plt>
  4027a0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4027a4:	add	x1, x1, #0x3b4
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	mov	x0, xzr
  4027b0:	bl	401a00 <dcgettext@plt>
  4027b4:	mov	x1, x19
  4027b8:	bl	4016d0 <fputs@plt>
  4027bc:	adrp	x1, 406000 <ferror@plt+0x4530>
  4027c0:	add	x1, x1, #0x3e5
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	mov	x0, xzr
  4027cc:	bl	401a00 <dcgettext@plt>
  4027d0:	mov	x1, x19
  4027d4:	bl	4016d0 <fputs@plt>
  4027d8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4027dc:	add	x1, x1, #0x40c
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	mov	x0, xzr
  4027e8:	bl	401a00 <dcgettext@plt>
  4027ec:	mov	x1, x19
  4027f0:	bl	4016d0 <fputs@plt>
  4027f4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4027f8:	add	x1, x1, #0x43c
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	mov	x0, xzr
  402804:	bl	401a00 <dcgettext@plt>
  402808:	mov	x1, x19
  40280c:	bl	4016d0 <fputs@plt>
  402810:	adrp	x1, 406000 <ferror@plt+0x4530>
  402814:	add	x1, x1, #0x477
  402818:	mov	w2, #0x5                   	// #5
  40281c:	mov	x0, xzr
  402820:	bl	401a00 <dcgettext@plt>
  402824:	mov	x1, x19
  402828:	bl	4016d0 <fputs@plt>
  40282c:	mov	w0, #0xa                   	// #10
  402830:	mov	x1, x19
  402834:	bl	401750 <fputc@plt>
  402838:	adrp	x1, 406000 <ferror@plt+0x4530>
  40283c:	add	x1, x1, #0x4b2
  402840:	mov	w2, #0x5                   	// #5
  402844:	mov	x0, xzr
  402848:	bl	401a00 <dcgettext@plt>
  40284c:	mov	x1, x19
  402850:	bl	4016d0 <fputs@plt>
  402854:	mov	w0, #0xa                   	// #10
  402858:	mov	x1, x19
  40285c:	bl	401750 <fputc@plt>
  402860:	adrp	x1, 406000 <ferror@plt+0x4530>
  402864:	add	x1, x1, #0x4e3
  402868:	mov	w2, #0x5                   	// #5
  40286c:	mov	x0, xzr
  402870:	bl	401a00 <dcgettext@plt>
  402874:	mov	x1, x19
  402878:	bl	4016d0 <fputs@plt>
  40287c:	adrp	x1, 406000 <ferror@plt+0x4530>
  402880:	add	x1, x1, #0x52e
  402884:	mov	w2, #0x5                   	// #5
  402888:	mov	x0, xzr
  40288c:	bl	401a00 <dcgettext@plt>
  402890:	mov	x1, x19
  402894:	bl	4016d0 <fputs@plt>
  402898:	adrp	x1, 406000 <ferror@plt+0x4530>
  40289c:	add	x1, x1, #0x57a
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	mov	x0, xzr
  4028a8:	bl	401a00 <dcgettext@plt>
  4028ac:	mov	x1, x19
  4028b0:	bl	4016d0 <fputs@plt>
  4028b4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4028b8:	add	x1, x1, #0x5c3
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	mov	x0, xzr
  4028c4:	bl	401a00 <dcgettext@plt>
  4028c8:	mov	x1, x19
  4028cc:	bl	4016d0 <fputs@plt>
  4028d0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4028d4:	add	x1, x1, #0x603
  4028d8:	mov	w2, #0x5                   	// #5
  4028dc:	mov	x0, xzr
  4028e0:	bl	401a00 <dcgettext@plt>
  4028e4:	mov	x1, x19
  4028e8:	bl	4016d0 <fputs@plt>
  4028ec:	adrp	x1, 406000 <ferror@plt+0x4530>
  4028f0:	add	x1, x1, #0x65d
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	mov	x0, xzr
  4028fc:	bl	401a00 <dcgettext@plt>
  402900:	adrp	x1, 406000 <ferror@plt+0x4530>
  402904:	mov	x19, x0
  402908:	add	x1, x1, #0x67e
  40290c:	mov	w2, #0x5                   	// #5
  402910:	mov	x0, xzr
  402914:	bl	401a00 <dcgettext@plt>
  402918:	mov	x4, x0
  40291c:	adrp	x0, 406000 <ferror@plt+0x4530>
  402920:	adrp	x1, 406000 <ferror@plt+0x4530>
  402924:	adrp	x3, 406000 <ferror@plt+0x4530>
  402928:	add	x0, x0, #0x640
  40292c:	add	x1, x1, #0x651
  402930:	add	x3, x3, #0x66f
  402934:	mov	x2, x19
  402938:	bl	401a40 <printf@plt>
  40293c:	adrp	x1, 406000 <ferror@plt+0x4530>
  402940:	add	x1, x1, #0x68e
  402944:	mov	w2, #0x5                   	// #5
  402948:	mov	x0, xzr
  40294c:	bl	401a00 <dcgettext@plt>
  402950:	adrp	x1, 406000 <ferror@plt+0x4530>
  402954:	add	x1, x1, #0x6a9
  402958:	bl	401a40 <printf@plt>
  40295c:	mov	w0, wzr
  402960:	bl	4016e0 <exit@plt>
  402964:	stp	x29, x30, [sp, #-32]!
  402968:	adrp	x8, 418000 <ferror@plt+0x16530>
  40296c:	stp	x20, x19, [sp, #16]
  402970:	ldr	x20, [x8, #600]
  402974:	mov	x29, sp
  402978:	bl	401a60 <__errno_location@plt>
  40297c:	mov	x19, x0
  402980:	str	wzr, [x0]
  402984:	mov	x0, x20
  402988:	bl	401ad0 <ferror@plt>
  40298c:	cbnz	w0, 402a2c <ferror@plt+0xf5c>
  402990:	mov	x0, x20
  402994:	bl	4019d0 <fflush@plt>
  402998:	cbz	w0, 4029ec <ferror@plt+0xf1c>
  40299c:	ldr	w20, [x19]
  4029a0:	cmp	w20, #0x9
  4029a4:	b.eq	4029b0 <ferror@plt+0xee0>  // b.none
  4029a8:	cmp	w20, #0x20
  4029ac:	b.ne	402a44 <ferror@plt+0xf74>  // b.any
  4029b0:	adrp	x8, 418000 <ferror@plt+0x16530>
  4029b4:	ldr	x20, [x8, #576]
  4029b8:	str	wzr, [x19]
  4029bc:	mov	x0, x20
  4029c0:	bl	401ad0 <ferror@plt>
  4029c4:	cbnz	w0, 402a6c <ferror@plt+0xf9c>
  4029c8:	mov	x0, x20
  4029cc:	bl	4019d0 <fflush@plt>
  4029d0:	cbz	w0, 402a0c <ferror@plt+0xf3c>
  4029d4:	ldr	w8, [x19]
  4029d8:	cmp	w8, #0x9
  4029dc:	b.ne	402a6c <ferror@plt+0xf9c>  // b.any
  4029e0:	ldp	x20, x19, [sp, #16]
  4029e4:	ldp	x29, x30, [sp], #32
  4029e8:	ret
  4029ec:	mov	x0, x20
  4029f0:	bl	401780 <fileno@plt>
  4029f4:	tbnz	w0, #31, 40299c <ferror@plt+0xecc>
  4029f8:	bl	4016f0 <dup@plt>
  4029fc:	tbnz	w0, #31, 40299c <ferror@plt+0xecc>
  402a00:	bl	401880 <close@plt>
  402a04:	cbnz	w0, 40299c <ferror@plt+0xecc>
  402a08:	b	4029b0 <ferror@plt+0xee0>
  402a0c:	mov	x0, x20
  402a10:	bl	401780 <fileno@plt>
  402a14:	tbnz	w0, #31, 4029d4 <ferror@plt+0xf04>
  402a18:	bl	4016f0 <dup@plt>
  402a1c:	tbnz	w0, #31, 4029d4 <ferror@plt+0xf04>
  402a20:	bl	401880 <close@plt>
  402a24:	cbnz	w0, 4029d4 <ferror@plt+0xf04>
  402a28:	b	4029e0 <ferror@plt+0xf10>
  402a2c:	adrp	x1, 406000 <ferror@plt+0x4530>
  402a30:	add	x1, x1, #0x2d3
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	bl	401a00 <dcgettext@plt>
  402a40:	b	402a5c <ferror@plt+0xf8c>
  402a44:	adrp	x1, 406000 <ferror@plt+0x4530>
  402a48:	add	x1, x1, #0x2d3
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	mov	x0, xzr
  402a54:	bl	401a00 <dcgettext@plt>
  402a58:	cbnz	w20, 402a68 <ferror@plt+0xf98>
  402a5c:	bl	4019e0 <warnx@plt>
  402a60:	mov	w0, #0x1                   	// #1
  402a64:	bl	4016a0 <_exit@plt>
  402a68:	bl	401910 <warn@plt>
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	bl	4016a0 <_exit@plt>
  402a74:	sub	sp, sp, #0x120
  402a78:	stp	x29, x30, [sp, #256]
  402a7c:	add	x29, sp, #0x100
  402a80:	mov	x8, #0xffffffffffffffc8    	// #-56
  402a84:	mov	x9, sp
  402a88:	sub	x10, x29, #0x78
  402a8c:	movk	x8, #0xff80, lsl #32
  402a90:	add	x11, x29, #0x20
  402a94:	add	x9, x9, #0x80
  402a98:	add	x10, x10, #0x38
  402a9c:	stp	x28, x19, [sp, #272]
  402aa0:	adrp	x19, 418000 <ferror@plt+0x16530>
  402aa4:	stp	x9, x8, [x29, #-16]
  402aa8:	stp	x11, x10, [x29, #-32]
  402aac:	stp	x1, x2, [x29, #-120]
  402ab0:	stp	x3, x4, [x29, #-104]
  402ab4:	stp	x5, x6, [x29, #-88]
  402ab8:	stur	x7, [x29, #-72]
  402abc:	stp	q0, q1, [sp]
  402ac0:	ldr	x0, [x19, #576]
  402ac4:	ldp	q0, q1, [x29, #-32]
  402ac8:	adrp	x1, 406000 <ferror@plt+0x4530>
  402acc:	add	x1, x1, #0x6db
  402ad0:	sub	x2, x29, #0x40
  402ad4:	stp	q2, q3, [sp, #32]
  402ad8:	stp	q4, q5, [sp, #64]
  402adc:	stp	q6, q7, [sp, #96]
  402ae0:	stp	q0, q1, [x29, #-64]
  402ae4:	bl	401a30 <vfprintf@plt>
  402ae8:	ldr	x1, [x19, #576]
  402aec:	mov	w0, #0xa                   	// #10
  402af0:	bl	401750 <fputc@plt>
  402af4:	ldp	x28, x19, [sp, #272]
  402af8:	ldp	x29, x30, [sp, #256]
  402afc:	add	sp, sp, #0x120
  402b00:	ret
  402b04:	sub	sp, sp, #0x30
  402b08:	adrp	x0, 406000 <ferror@plt+0x4530>
  402b0c:	add	x0, x0, #0x704
  402b10:	stp	x29, x30, [sp, #16]
  402b14:	stp	x20, x19, [sp, #32]
  402b18:	add	x29, sp, #0x10
  402b1c:	bl	401a70 <getenv@plt>
  402b20:	adrp	x20, 418000 <ferror@plt+0x16530>
  402b24:	ldr	w19, [x20, #620]
  402b28:	tbnz	w19, #1, 402b68 <ferror@plt+0x1098>
  402b2c:	cbz	x0, 402bcc <ferror@plt+0x10fc>
  402b30:	add	x1, sp, #0x8
  402b34:	mov	w2, wzr
  402b38:	bl	4016b0 <strtoul@plt>
  402b3c:	ldr	x8, [sp, #8]
  402b40:	mov	x19, x0
  402b44:	cbz	x8, 402b64 <ferror@plt+0x1094>
  402b48:	adrp	x1, 406000 <ferror@plt+0x4530>
  402b4c:	add	x1, x1, #0xcc1
  402b50:	mov	x0, x8
  402b54:	bl	401900 <strcmp@plt>
  402b58:	cmp	w0, #0x0
  402b5c:	mov	w8, #0xffff                	// #65535
  402b60:	csel	w19, w8, w19, eq  // eq = none
  402b64:	str	w19, [x20, #620]
  402b68:	cbz	w19, 402bd0 <ferror@plt+0x1100>
  402b6c:	bl	401730 <getuid@plt>
  402b70:	mov	w19, w0
  402b74:	bl	401720 <geteuid@plt>
  402b78:	cmp	w19, w0
  402b7c:	b.ne	402b94 <ferror@plt+0x10c4>  // b.any
  402b80:	bl	401970 <getgid@plt>
  402b84:	mov	w19, w0
  402b88:	bl	401700 <getegid@plt>
  402b8c:	cmp	w19, w0
  402b90:	b.eq	402bd0 <ferror@plt+0x1100>  // b.none
  402b94:	ldr	w8, [x20, #620]
  402b98:	adrp	x9, 418000 <ferror@plt+0x16530>
  402b9c:	ldr	x19, [x9, #576]
  402ba0:	orr	w8, w8, #0x1000000
  402ba4:	str	w8, [x20, #620]
  402ba8:	bl	4017a0 <getpid@plt>
  402bac:	adrp	x1, 406000 <ferror@plt+0x4530>
  402bb0:	adrp	x3, 406000 <ferror@plt+0x4530>
  402bb4:	mov	w2, w0
  402bb8:	add	x1, x1, #0x717
  402bbc:	add	x3, x3, #0x6c7
  402bc0:	mov	x0, x19
  402bc4:	bl	401a90 <fprintf@plt>
  402bc8:	b	402bd0 <ferror@plt+0x1100>
  402bcc:	str	wzr, [x20, #620]
  402bd0:	ldr	w8, [x20, #620]
  402bd4:	ldp	x29, x30, [sp, #16]
  402bd8:	orr	w8, w8, #0x2
  402bdc:	str	w8, [x20, #620]
  402be0:	ldp	x20, x19, [sp, #32]
  402be4:	add	sp, sp, #0x30
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-16]!
  402bf0:	mov	w0, #0x1                   	// #1
  402bf4:	mov	w1, #0x90                  	// #144
  402bf8:	mov	x29, sp
  402bfc:	bl	401840 <calloc@plt>
  402c00:	cbz	x0, 402c0c <ferror@plt+0x113c>
  402c04:	ldp	x29, x30, [sp], #16
  402c08:	ret
  402c0c:	adrp	x1, 406000 <ferror@plt+0x4530>
  402c10:	add	x1, x1, #0xcc5
  402c14:	mov	w0, #0x1                   	// #1
  402c18:	mov	w2, #0x90                  	// #144
  402c1c:	bl	401ab0 <err@plt>
  402c20:	cbz	x0, 402c5c <ferror@plt+0x118c>
  402c24:	stp	x29, x30, [sp, #-32]!
  402c28:	str	x19, [sp, #16]
  402c2c:	mov	x19, x0
  402c30:	ldr	x0, [x0]
  402c34:	mov	x29, sp
  402c38:	bl	401950 <free@plt>
  402c3c:	ldr	x0, [x19, #32]
  402c40:	bl	401950 <free@plt>
  402c44:	ldr	x0, [x19, #40]
  402c48:	bl	401950 <free@plt>
  402c4c:	mov	x0, x19
  402c50:	ldr	x19, [sp, #16]
  402c54:	ldp	x29, x30, [sp], #32
  402c58:	b	401950 <free@plt>
  402c5c:	ret
  402c60:	stp	x29, x30, [sp, #-16]!
  402c64:	mov	x29, sp
  402c68:	cbz	x0, 402c7c <ferror@plt+0x11ac>
  402c6c:	strb	w1, [x0, #136]
  402c70:	mov	w0, wzr
  402c74:	ldp	x29, x30, [sp], #16
  402c78:	ret
  402c7c:	adrp	x0, 406000 <ferror@plt+0x4530>
  402c80:	adrp	x1, 406000 <ferror@plt+0x4530>
  402c84:	adrp	x3, 406000 <ferror@plt+0x4530>
  402c88:	add	x0, x0, #0x750
  402c8c:	add	x1, x1, #0x754
  402c90:	add	x3, x3, #0x772
  402c94:	mov	w2, #0x7b                  	// #123
  402c98:	bl	401a50 <__assert_fail@plt>
  402c9c:	stp	x29, x30, [sp, #-16]!
  402ca0:	mov	x29, sp
  402ca4:	cbz	x0, 402cb8 <ferror@plt+0x11e8>
  402ca8:	str	w1, [x0, #140]
  402cac:	mov	w0, wzr
  402cb0:	ldp	x29, x30, [sp], #16
  402cb4:	ret
  402cb8:	adrp	x0, 406000 <ferror@plt+0x4530>
  402cbc:	adrp	x1, 406000 <ferror@plt+0x4530>
  402cc0:	adrp	x3, 406000 <ferror@plt+0x4530>
  402cc4:	add	x0, x0, #0x750
  402cc8:	add	x1, x1, #0x754
  402ccc:	add	x3, x3, #0x7ab
  402cd0:	mov	w2, #0x83                  	// #131
  402cd4:	bl	401a50 <__assert_fail@plt>
  402cd8:	ldr	q0, [x1]
  402cdc:	str	q0, [x0, #112]
  402ce0:	mov	w0, wzr
  402ce4:	ret
  402ce8:	ldr	q0, [x1]
  402cec:	str	q0, [x0, #96]
  402cf0:	mov	w0, wzr
  402cf4:	ret
  402cf8:	str	d0, [x0, #128]
  402cfc:	mov	w0, wzr
  402d00:	ret
  402d04:	stp	x29, x30, [sp, #-64]!
  402d08:	str	x23, [sp, #16]
  402d0c:	stp	x22, x21, [sp, #32]
  402d10:	stp	x20, x19, [sp, #48]
  402d14:	mov	x29, sp
  402d18:	cbz	x0, 402ee8 <ferror@plt+0x1418>
  402d1c:	mov	x19, x1
  402d20:	cbz	x1, 402f08 <ferror@plt+0x1438>
  402d24:	adrp	x1, 406000 <ferror@plt+0x4530>
  402d28:	mov	x20, x0
  402d2c:	str	x19, [x0, #80]
  402d30:	str	wzr, [x0, #92]
  402d34:	add	x1, x1, #0x321
  402d38:	mov	x0, x19
  402d3c:	bl	4017b0 <fopen@plt>
  402d40:	adrp	x23, 418000 <ferror@plt+0x16530>
  402d44:	str	x0, [x20, #72]
  402d48:	cbz	x0, 402d84 <ferror@plt+0x12b4>
  402d4c:	bl	401820 <fgetc@plt>
  402d50:	cmn	w0, #0x1
  402d54:	b.eq	402d8c <ferror@plt+0x12bc>  // b.none
  402d58:	mov	w21, w0
  402d5c:	bl	401920 <__ctype_b_loc@plt>
  402d60:	ldr	x8, [x0]
  402d64:	ldr	x1, [x20, #72]
  402d68:	mov	w9, #0x1                   	// #1
  402d6c:	mov	w0, w21
  402d70:	ldrh	w8, [x8, w21, sxtw #1]
  402d74:	bic	w8, w9, w8, lsr #11
  402d78:	str	w8, [x20, #88]
  402d7c:	bl	401960 <ungetc@plt>
  402d80:	b	402dc8 <ferror@plt+0x12f8>
  402d84:	mov	x22, xzr
  402d88:	b	402d9c <ferror@plt+0x12cc>
  402d8c:	ldr	x22, [x20, #72]
  402d90:	mov	x0, x22
  402d94:	bl	401ad0 <ferror@plt>
  402d98:	cbz	w0, 402dc8 <ferror@plt+0x12f8>
  402d9c:	bl	401a60 <__errno_location@plt>
  402da0:	ldr	w8, [x0]
  402da4:	cbz	w8, 402dc8 <ferror@plt+0x12f8>
  402da8:	neg	w21, w8
  402dac:	cbz	x22, 402e30 <ferror@plt+0x1360>
  402db0:	mov	x0, x22
  402db4:	bl	401790 <fclose@plt>
  402db8:	str	xzr, [x20, #72]
  402dbc:	ldrb	w8, [x23, #620]
  402dc0:	tbz	w8, #2, 402e38 <ferror@plt+0x1368>
  402dc4:	b	402e5c <ferror@plt+0x138c>
  402dc8:	ldr	w8, [x20, #88]
  402dcc:	cmp	w8, #0x1
  402dd0:	b.ne	402e2c <ferror@plt+0x135c>  // b.any
  402dd4:	ldp	x0, x8, [x20]
  402dd8:	ldr	x22, [x20, #72]
  402ddc:	lsl	x8, x8, #5
  402de0:	add	x21, x8, #0x20
  402de4:	mov	x1, x21
  402de8:	bl	401860 <realloc@plt>
  402dec:	cbnz	x0, 402df4 <ferror@plt+0x1324>
  402df0:	cbnz	x21, 402f28 <ferror@plt+0x1458>
  402df4:	ldr	x8, [x20, #8]
  402df8:	adrp	x9, 406000 <ferror@plt+0x4530>
  402dfc:	add	x9, x9, #0x826
  402e00:	add	x10, x8, #0x1
  402e04:	add	x8, x0, x8, lsl #5
  402e08:	stp	x0, x10, [x20]
  402e0c:	stp	x9, x19, [x8]
  402e10:	stp	x22, xzr, [x8, #16]
  402e14:	cbz	x0, 402e50 <ferror@plt+0x1380>
  402e18:	ldrb	w9, [x8, #24]
  402e1c:	ldrb	w10, [x23, #620]
  402e20:	orr	w9, w9, #0x1
  402e24:	strb	w9, [x8, #24]
  402e28:	tbnz	w10, #3, 402ea4 <ferror@plt+0x13d4>
  402e2c:	mov	w21, wzr
  402e30:	ldrb	w8, [x23, #620]
  402e34:	tbnz	w8, #2, 402e5c <ferror@plt+0x138c>
  402e38:	mov	w0, w21
  402e3c:	ldp	x20, x19, [sp, #48]
  402e40:	ldp	x22, x21, [sp, #32]
  402e44:	ldr	x23, [sp, #16]
  402e48:	ldp	x29, x30, [sp], #64
  402e4c:	ret
  402e50:	mov	w21, #0xfffffff4            	// #-12
  402e54:	ldrb	w8, [x23, #620]
  402e58:	tbz	w8, #2, 402e38 <ferror@plt+0x1368>
  402e5c:	adrp	x8, 418000 <ferror@plt+0x16530>
  402e60:	ldr	x20, [x8, #576]
  402e64:	bl	4017a0 <getpid@plt>
  402e68:	adrp	x1, 406000 <ferror@plt+0x4530>
  402e6c:	adrp	x3, 406000 <ferror@plt+0x4530>
  402e70:	adrp	x4, 406000 <ferror@plt+0x4530>
  402e74:	mov	w2, w0
  402e78:	add	x1, x1, #0x6b9
  402e7c:	add	x3, x3, #0x6c7
  402e80:	add	x4, x4, #0x6d4
  402e84:	mov	x0, x20
  402e88:	bl	401a90 <fprintf@plt>
  402e8c:	adrp	x0, 406000 <ferror@plt+0x4530>
  402e90:	add	x0, x0, #0x852
  402e94:	mov	x1, x19
  402e98:	mov	w2, w21
  402e9c:	bl	402f3c <ferror@plt+0x146c>
  402ea0:	b	402e38 <ferror@plt+0x1368>
  402ea4:	adrp	x8, 418000 <ferror@plt+0x16530>
  402ea8:	ldr	x20, [x8, #576]
  402eac:	bl	4017a0 <getpid@plt>
  402eb0:	adrp	x1, 406000 <ferror@plt+0x4530>
  402eb4:	adrp	x3, 406000 <ferror@plt+0x4530>
  402eb8:	adrp	x4, 406000 <ferror@plt+0x4530>
  402ebc:	mov	w2, w0
  402ec0:	add	x1, x1, #0x6b9
  402ec4:	add	x3, x3, #0x6c7
  402ec8:	add	x4, x4, #0x829
  402ecc:	mov	x0, x20
  402ed0:	bl	401a90 <fprintf@plt>
  402ed4:	adrp	x0, 406000 <ferror@plt+0x4530>
  402ed8:	add	x0, x0, #0x82d
  402edc:	mov	x1, x19
  402ee0:	bl	402f3c <ferror@plt+0x146c>
  402ee4:	b	402e2c <ferror@plt+0x135c>
  402ee8:	adrp	x0, 406000 <ferror@plt+0x4530>
  402eec:	adrp	x1, 406000 <ferror@plt+0x4530>
  402ef0:	adrp	x3, 406000 <ferror@plt+0x4530>
  402ef4:	add	x0, x0, #0x750
  402ef8:	add	x1, x1, #0x754
  402efc:	add	x3, x3, #0x7dd
  402f00:	mov	w2, #0xb8                  	// #184
  402f04:	bl	401a50 <__assert_fail@plt>
  402f08:	adrp	x0, 406000 <ferror@plt+0x4530>
  402f0c:	adrp	x1, 406000 <ferror@plt+0x4530>
  402f10:	adrp	x3, 406000 <ferror@plt+0x4530>
  402f14:	add	x0, x0, #0x81d
  402f18:	add	x1, x1, #0x754
  402f1c:	add	x3, x3, #0x7dd
  402f20:	mov	w2, #0xb9                  	// #185
  402f24:	bl	401a50 <__assert_fail@plt>
  402f28:	adrp	x1, 406000 <ferror@plt+0x4530>
  402f2c:	add	x1, x1, #0xcc5
  402f30:	mov	w0, #0x1                   	// #1
  402f34:	mov	x2, x21
  402f38:	bl	401ab0 <err@plt>
  402f3c:	sub	sp, sp, #0x120
  402f40:	stp	x29, x30, [sp, #256]
  402f44:	add	x29, sp, #0x100
  402f48:	mov	x9, #0xffffffffffffffc8    	// #-56
  402f4c:	mov	x10, sp
  402f50:	sub	x11, x29, #0x78
  402f54:	movk	x9, #0xff80, lsl #32
  402f58:	add	x12, x29, #0x20
  402f5c:	add	x10, x10, #0x80
  402f60:	add	x11, x11, #0x38
  402f64:	stp	x28, x19, [sp, #272]
  402f68:	adrp	x19, 418000 <ferror@plt+0x16530>
  402f6c:	stp	x10, x9, [x29, #-16]
  402f70:	stp	x12, x11, [x29, #-32]
  402f74:	mov	x8, x0
  402f78:	stp	x1, x2, [x29, #-120]
  402f7c:	stp	x3, x4, [x29, #-104]
  402f80:	stp	x5, x6, [x29, #-88]
  402f84:	stur	x7, [x29, #-72]
  402f88:	stp	q0, q1, [sp]
  402f8c:	ldr	x0, [x19, #576]
  402f90:	ldp	q0, q1, [x29, #-32]
  402f94:	sub	x2, x29, #0x40
  402f98:	mov	x1, x8
  402f9c:	stp	q2, q3, [sp, #32]
  402fa0:	stp	q4, q5, [sp, #64]
  402fa4:	stp	q6, q7, [sp, #96]
  402fa8:	stp	q0, q1, [x29, #-64]
  402fac:	bl	401a30 <vfprintf@plt>
  402fb0:	ldr	x1, [x19, #576]
  402fb4:	mov	w0, #0xa                   	// #10
  402fb8:	bl	401750 <fputc@plt>
  402fbc:	ldp	x28, x19, [sp, #272]
  402fc0:	ldp	x29, x30, [sp, #256]
  402fc4:	add	sp, sp, #0x120
  402fc8:	ret
  402fcc:	stp	x29, x30, [sp, #-16]!
  402fd0:	mov	x29, sp
  402fd4:	cbz	x0, 402fe4 <ferror@plt+0x1514>
  402fd8:	ldr	x0, [x0, #80]
  402fdc:	ldp	x29, x30, [sp], #16
  402fe0:	ret
  402fe4:	adrp	x0, 406000 <ferror@plt+0x4530>
  402fe8:	adrp	x1, 406000 <ferror@plt+0x4530>
  402fec:	adrp	x3, 406000 <ferror@plt+0x4530>
  402ff0:	add	x0, x0, #0x872
  402ff4:	add	x1, x1, #0x754
  402ff8:	add	x3, x3, #0x878
  402ffc:	mov	w2, #0xe5                  	// #229
  403000:	bl	401a50 <__assert_fail@plt>
  403004:	stp	x29, x30, [sp, #-16]!
  403008:	mov	x29, sp
  40300c:	cbz	x0, 40301c <ferror@plt+0x154c>
  403010:	ldr	w0, [x0, #92]
  403014:	ldp	x29, x30, [sp], #16
  403018:	ret
  40301c:	adrp	x0, 406000 <ferror@plt+0x4530>
  403020:	adrp	x1, 406000 <ferror@plt+0x4530>
  403024:	adrp	x3, 406000 <ferror@plt+0x4530>
  403028:	add	x0, x0, #0x872
  40302c:	add	x1, x1, #0x754
  403030:	add	x3, x3, #0x8b2
  403034:	mov	w2, #0xeb                  	// #235
  403038:	bl	401a50 <__assert_fail@plt>
  40303c:	stp	x29, x30, [sp, #-64]!
  403040:	stp	x24, x23, [sp, #16]
  403044:	stp	x22, x21, [sp, #32]
  403048:	stp	x20, x19, [sp, #48]
  40304c:	mov	x29, sp
  403050:	cbz	x0, 4031ac <ferror@plt+0x16dc>
  403054:	mov	x19, x1
  403058:	cbz	x1, 4031cc <ferror@plt+0x16fc>
  40305c:	mov	x20, x2
  403060:	cbz	x2, 4031ec <ferror@plt+0x171c>
  403064:	adrp	x1, 406000 <ferror@plt+0x4530>
  403068:	mov	x21, x0
  40306c:	add	x1, x1, #0x321
  403070:	mov	x0, x20
  403074:	bl	4017b0 <fopen@plt>
  403078:	mov	x22, x0
  40307c:	adrp	x24, 418000 <ferror@plt+0x16530>
  403080:	cbz	x0, 4030a8 <ferror@plt+0x15d8>
  403084:	mov	x0, x22
  403088:	bl	401820 <fgetc@plt>
  40308c:	cmp	w0, #0xa
  403090:	b.eq	40309c <ferror@plt+0x15cc>  // b.none
  403094:	cmn	w0, #0x1
  403098:	b.ne	403084 <ferror@plt+0x15b4>  // b.any
  40309c:	mov	x0, x22
  4030a0:	bl	401ad0 <ferror@plt>
  4030a4:	cbz	w0, 40310c <ferror@plt+0x163c>
  4030a8:	bl	401a60 <__errno_location@plt>
  4030ac:	ldr	w8, [x0]
  4030b0:	cbz	w8, 403114 <ferror@plt+0x1644>
  4030b4:	neg	w23, w8
  4030b8:	ldrb	w8, [x24, #620]
  4030bc:	tbz	w8, #3, 403154 <ferror@plt+0x1684>
  4030c0:	adrp	x8, 418000 <ferror@plt+0x16530>
  4030c4:	ldr	x21, [x8, #576]
  4030c8:	bl	4017a0 <getpid@plt>
  4030cc:	adrp	x1, 406000 <ferror@plt+0x4530>
  4030d0:	adrp	x3, 406000 <ferror@plt+0x4530>
  4030d4:	adrp	x4, 406000 <ferror@plt+0x4530>
  4030d8:	mov	w2, w0
  4030dc:	add	x1, x1, #0x6b9
  4030e0:	add	x3, x3, #0x6c7
  4030e4:	add	x4, x4, #0x829
  4030e8:	mov	x0, x21
  4030ec:	bl	401a90 <fprintf@plt>
  4030f0:	adrp	x0, 406000 <ferror@plt+0x4530>
  4030f4:	add	x0, x0, #0x938
  4030f8:	mov	x1, x20
  4030fc:	mov	x2, x19
  403100:	mov	w3, w23
  403104:	bl	402f3c <ferror@plt+0x146c>
  403108:	b	403154 <ferror@plt+0x1684>
  40310c:	ldrb	w8, [x24, #620]
  403110:	tbnz	w8, #3, 40316c <ferror@plt+0x169c>
  403114:	ldp	x0, x8, [x21]
  403118:	lsl	x8, x8, #5
  40311c:	add	x23, x8, #0x20
  403120:	mov	x1, x23
  403124:	bl	401860 <realloc@plt>
  403128:	cbnz	x0, 403130 <ferror@plt+0x1660>
  40312c:	cbnz	x23, 40320c <ferror@plt+0x173c>
  403130:	ldr	x8, [x21, #8]
  403134:	mov	w23, wzr
  403138:	add	x9, x8, #0x1
  40313c:	add	x8, x0, x8, lsl #5
  403140:	stp	x0, x9, [x21]
  403144:	stp	x19, x20, [x8]
  403148:	stp	x22, xzr, [x8, #16]
  40314c:	ldrb	w8, [x24, #620]
  403150:	tbnz	w8, #3, 4030c0 <ferror@plt+0x15f0>
  403154:	mov	w0, w23
  403158:	ldp	x20, x19, [sp, #48]
  40315c:	ldp	x22, x21, [sp, #32]
  403160:	ldp	x24, x23, [sp, #16]
  403164:	ldp	x29, x30, [sp], #64
  403168:	ret
  40316c:	adrp	x8, 418000 <ferror@plt+0x16530>
  403170:	ldr	x23, [x8, #576]
  403174:	bl	4017a0 <getpid@plt>
  403178:	adrp	x1, 406000 <ferror@plt+0x4530>
  40317c:	adrp	x3, 406000 <ferror@plt+0x4530>
  403180:	adrp	x4, 406000 <ferror@plt+0x4530>
  403184:	mov	w2, w0
  403188:	add	x1, x1, #0x6b9
  40318c:	add	x3, x3, #0x6c7
  403190:	add	x4, x4, #0x829
  403194:	mov	x0, x23
  403198:	bl	401a90 <fprintf@plt>
  40319c:	adrp	x0, 406000 <ferror@plt+0x4530>
  4031a0:	add	x0, x0, #0xcdf
  4031a4:	bl	402f3c <ferror@plt+0x146c>
  4031a8:	b	403114 <ferror@plt+0x1644>
  4031ac:	adrp	x0, 406000 <ferror@plt+0x4530>
  4031b0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4031b4:	adrp	x3, 406000 <ferror@plt+0x4530>
  4031b8:	add	x0, x0, #0x750
  4031bc:	add	x1, x1, #0x754
  4031c0:	add	x3, x3, #0x8e4
  4031c4:	mov	w2, #0xf5                  	// #245
  4031c8:	bl	401a50 <__assert_fail@plt>
  4031cc:	adrp	x0, 406000 <ferror@plt+0x4530>
  4031d0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4031d4:	adrp	x3, 406000 <ferror@plt+0x4530>
  4031d8:	add	x0, x0, #0x930
  4031dc:	add	x1, x1, #0x754
  4031e0:	add	x3, x3, #0x8e4
  4031e4:	mov	w2, #0xf6                  	// #246
  4031e8:	bl	401a50 <__assert_fail@plt>
  4031ec:	adrp	x0, 406000 <ferror@plt+0x4530>
  4031f0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4031f4:	adrp	x3, 406000 <ferror@plt+0x4530>
  4031f8:	add	x0, x0, #0x81d
  4031fc:	add	x1, x1, #0x754
  403200:	add	x3, x3, #0x8e4
  403204:	mov	w2, #0xf7                  	// #247
  403208:	bl	401a50 <__assert_fail@plt>
  40320c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403210:	add	x1, x1, #0xcc5
  403214:	mov	w0, #0x1                   	// #1
  403218:	mov	x2, x23
  40321c:	bl	401ab0 <err@plt>
  403220:	cbz	x0, 40322c <ferror@plt+0x175c>
  403224:	add	x0, x0, #0x20
  403228:	ret
  40322c:	stp	x29, x30, [sp, #-16]!
  403230:	adrp	x0, 406000 <ferror@plt+0x4530>
  403234:	adrp	x1, 406000 <ferror@plt+0x4530>
  403238:	adrp	x3, 406000 <ferror@plt+0x4530>
  40323c:	add	x0, x0, #0xa7d
  403240:	add	x1, x1, #0x754
  403244:	add	x3, x3, #0x966
  403248:	mov	w2, #0x119                 	// #281
  40324c:	mov	x29, sp
  403250:	bl	401a50 <__assert_fail@plt>
  403254:	stp	x29, x30, [sp, #-16]!
  403258:	mov	x29, sp
  40325c:	cbz	x0, 403270 <ferror@plt+0x17a0>
  403260:	ldr	x8, [x0, #48]
  403264:	ldr	x0, [x8, #8]
  403268:	ldp	x29, x30, [sp], #16
  40326c:	ret
  403270:	adrp	x0, 406000 <ferror@plt+0x4530>
  403274:	adrp	x1, 406000 <ferror@plt+0x4530>
  403278:	adrp	x3, 406000 <ferror@plt+0x4530>
  40327c:	add	x0, x0, #0xa7d
  403280:	add	x1, x1, #0x754
  403284:	add	x3, x3, #0x9a2
  403288:	mov	w2, #0x120                 	// #288
  40328c:	bl	401a50 <__assert_fail@plt>
  403290:	stp	x29, x30, [sp, #-16]!
  403294:	mov	x29, sp
  403298:	cbz	x0, 4032c4 <ferror@plt+0x17f4>
  40329c:	ldr	x8, [x0, #8]
  4032a0:	cbz	x8, 4032b0 <ferror@plt+0x17e0>
  4032a4:	mov	w0, wzr
  4032a8:	ldp	x29, x30, [sp], #16
  4032ac:	ret
  4032b0:	ldrb	w8, [x0]
  4032b4:	cmp	w8, #0x0
  4032b8:	cset	w0, eq  // eq = none
  4032bc:	ldp	x29, x30, [sp], #16
  4032c0:	ret
  4032c4:	adrp	x0, 406000 <ferror@plt+0x4530>
  4032c8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4032cc:	adrp	x3, 406000 <ferror@plt+0x4530>
  4032d0:	add	x0, x0, #0xa7d
  4032d4:	add	x1, x1, #0x754
  4032d8:	add	x3, x3, #0x9dd
  4032dc:	mov	w2, #0x126                 	// #294
  4032e0:	bl	401a50 <__assert_fail@plt>
  4032e4:	sub	sp, sp, #0x70
  4032e8:	stp	x29, x30, [sp, #16]
  4032ec:	stp	x28, x27, [sp, #32]
  4032f0:	stp	x26, x25, [sp, #48]
  4032f4:	stp	x24, x23, [sp, #64]
  4032f8:	stp	x22, x21, [sp, #80]
  4032fc:	stp	x20, x19, [sp, #96]
  403300:	add	x29, sp, #0x10
  403304:	cbz	x0, 4038c0 <ferror@plt+0x1df0>
  403308:	ldr	x8, [x0, #72]
  40330c:	mov	x19, x0
  403310:	cbz	x8, 4038e0 <ferror@plt+0x1e10>
  403314:	mov	x20, x2
  403318:	cbz	x2, 403900 <ferror@plt+0x1e30>
  40331c:	str	xzr, [x20]
  403320:	ldr	x0, [x19, #72]
  403324:	mov	x21, x1
  403328:	bl	4018d0 <feof@plt>
  40332c:	adrp	x27, 418000 <ferror@plt+0x16530>
  403330:	cbz	w0, 403448 <ferror@plt+0x1978>
  403334:	mov	x20, xzr
  403338:	mov	x21, xzr
  40333c:	mov	w28, #0x1                   	// #1
  403340:	orr	x8, x21, x20
  403344:	cbz	x8, 403378 <ferror@plt+0x18a8>
  403348:	ldp	x8, x9, [x19, #48]
  40334c:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  403350:	mov	w11, #0x423f                	// #16959
  403354:	movk	x10, #0xfff0, lsl #16
  403358:	movk	w11, #0xf, lsl #16
  40335c:	add	x9, x9, x20
  403360:	add	x8, x8, x21
  403364:	add	x10, x9, x10
  403368:	cmp	x9, x11
  40336c:	csel	x9, x10, x9, gt
  403370:	cinc	x8, x8, gt
  403374:	stp	x8, x9, [x19, #48]
  403378:	ldrb	w8, [x27, #620]
  40337c:	tbnz	w8, #2, 403738 <ferror@plt+0x1c68>
  403380:	ldr	d0, [x19, #128]
  403384:	fcmp	d0, #0.0
  403388:	b.eq	4033ac <ferror@plt+0x18dc>  // b.none
  40338c:	ldrb	w8, [x27, #620]
  403390:	tbnz	w8, #2, 4037b0 <ferror@plt+0x1ce0>
  403394:	ldr	q1, [x19, #48]
  403398:	dup	v0.2d, v0.d[0]
  40339c:	scvtf	v1.2d, v1.2d
  4033a0:	fdiv	v0.2d, v1.2d, v0.2d
  4033a4:	fcvtzs	v0.2d, v0.2d
  4033a8:	str	q0, [x19, #48]
  4033ac:	ldr	x8, [x19, #96]
  4033b0:	cbnz	x8, 4033bc <ferror@plt+0x18ec>
  4033b4:	ldr	x9, [x19, #104]
  4033b8:	cbz	x9, 4033e8 <ferror@plt+0x1918>
  4033bc:	ldr	x9, [x19, #48]
  4033c0:	cmp	x9, x8
  4033c4:	b.ne	4033d4 <ferror@plt+0x1904>  // b.any
  4033c8:	ldr	x9, [x19, #56]
  4033cc:	ldr	x10, [x19, #104]
  4033d0:	cmp	x9, x10
  4033d4:	b.le	4033e8 <ferror@plt+0x1918>
  4033d8:	ldrb	w9, [x27, #620]
  4033dc:	tbnz	w9, #2, 4037f4 <ferror@plt+0x1d24>
  4033e0:	ldr	x9, [x19, #104]
  4033e4:	stp	x8, x9, [x19, #48]
  4033e8:	ldr	x8, [x19, #112]
  4033ec:	cbnz	x8, 4033f8 <ferror@plt+0x1928>
  4033f0:	ldr	x9, [x19, #120]
  4033f4:	cbz	x9, 403424 <ferror@plt+0x1954>
  4033f8:	mov	x20, x19
  4033fc:	ldr	x9, [x20, #48]!
  403400:	cmp	x9, x8
  403404:	b.ne	403414 <ferror@plt+0x1944>  // b.any
  403408:	ldr	x8, [x19, #56]
  40340c:	ldr	x9, [x19, #120]
  403410:	cmp	x8, x9
  403414:	b.ge	403424 <ferror@plt+0x1954>  // b.tcont
  403418:	ldrb	w8, [x27, #620]
  40341c:	tbnz	w8, #2, 403838 <ferror@plt+0x1d68>
  403420:	stp	xzr, xzr, [x20]
  403424:	mov	w0, w28
  403428:	ldp	x20, x19, [sp, #96]
  40342c:	ldp	x22, x21, [sp, #80]
  403430:	ldp	x24, x23, [sp, #64]
  403434:	ldp	x26, x25, [sp, #48]
  403438:	ldp	x28, x27, [sp, #32]
  40343c:	ldp	x29, x30, [sp, #16]
  403440:	add	sp, sp, #0x70
  403444:	ret
  403448:	stp	x20, x21, [sp]
  40344c:	mov	x21, xzr
  403450:	mov	x20, xzr
  403454:	add	x24, x19, #0x10
  403458:	add	x25, x19, #0x30
  40345c:	ldrb	w8, [x27, #620]
  403460:	tbnz	w8, #2, 403564 <ferror@plt+0x1a94>
  403464:	str	xzr, [x19, #24]
  403468:	strb	wzr, [x19, #16]
  40346c:	stp	xzr, xzr, [x25]
  403470:	str	xzr, [x25, #16]
  403474:	ldp	w8, w9, [x19, #88]
  403478:	add	w9, w9, #0x1
  40347c:	cmp	w8, #0x1
  403480:	str	w9, [x19, #92]
  403484:	b.eq	4034ac <ferror@plt+0x19dc>  // b.none
  403488:	cbnz	w8, 40333c <ferror@plt+0x186c>
  40348c:	ldr	x1, [x19, #72]
  403490:	ldrb	w2, [x19, #136]
  403494:	mov	x0, x24
  403498:	bl	403920 <ferror@plt+0x1e50>
  40349c:	cbnz	w0, 403710 <ferror@plt+0x1c40>
  4034a0:	ldrb	w8, [x19, #136]
  4034a4:	strb	w8, [x19, #16]
  4034a8:	b	4034dc <ferror@plt+0x1a0c>
  4034ac:	ldr	x0, [x19, #72]
  4034b0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4034b4:	add	x1, x1, #0xa82
  4034b8:	mov	x2, x24
  4034bc:	bl	4017d0 <__isoc99_fscanf@plt>
  4034c0:	cmp	w0, #0x1
  4034c4:	b.ne	403798 <ferror@plt+0x1cc8>  // b.any
  4034c8:	ldr	x1, [x19, #72]
  4034cc:	ldrb	w2, [x19, #16]
  4034d0:	mov	x0, x24
  4034d4:	bl	403920 <ferror@plt+0x1e50>
  4034d8:	cbnz	w0, 403710 <ferror@plt+0x1c40>
  4034dc:	ldrb	w8, [x27, #620]
  4034e0:	tbnz	w8, #2, 4035a4 <ferror@plt+0x1ad4>
  4034e4:	ldr	x23, [x19, #8]
  4034e8:	cbz	x23, 4035ec <ferror@plt+0x1b1c>
  4034ec:	ldr	x22, [x19]
  4034f0:	ldrsb	w28, [x19, #16]
  4034f4:	mov	x26, x22
  4034f8:	ldr	x0, [x26]
  4034fc:	cbz	x0, 403520 <ferror@plt+0x1a50>
  403500:	mov	w1, w28
  403504:	bl	4019c0 <strchr@plt>
  403508:	cbnz	x0, 40351c <ferror@plt+0x1a4c>
  40350c:	subs	x23, x23, #0x1
  403510:	add	x26, x26, #0x20
  403514:	b.ne	4034f8 <ferror@plt+0x1a28>  // b.any
  403518:	b	4035ec <ferror@plt+0x1b1c>
  40351c:	cbz	x22, 4035ec <ferror@plt+0x1b1c>
  403520:	ldr	x0, [sp, #8]
  403524:	cbz	x0, 40371c <ferror@plt+0x1c4c>
  403528:	mov	w1, w28
  40352c:	bl	4019c0 <strchr@plt>
  403530:	cbnz	x0, 40371c <ferror@plt+0x1c4c>
  403534:	ldrb	w8, [x26, #24]
  403538:	tbnz	w8, #0, 4035f4 <ferror@plt+0x1b24>
  40353c:	ldrb	w8, [x27, #620]
  403540:	ldr	x28, [x19, #24]
  403544:	tbnz	w8, #3, 4036c8 <ferror@plt+0x1bf8>
  403548:	ldr	x0, [x26, #16]
  40354c:	mov	w2, #0x1                   	// #1
  403550:	mov	x1, x28
  403554:	bl	4018b0 <fseek@plt>
  403558:	ldrb	w8, [x27, #620]
  40355c:	tbz	w8, #2, 4035fc <ferror@plt+0x1b2c>
  403560:	b	403680 <ferror@plt+0x1bb0>
  403564:	adrp	x8, 418000 <ferror@plt+0x16530>
  403568:	ldr	x28, [x8, #576]
  40356c:	bl	4017a0 <getpid@plt>
  403570:	adrp	x1, 406000 <ferror@plt+0x4530>
  403574:	adrp	x3, 406000 <ferror@plt+0x4530>
  403578:	adrp	x4, 406000 <ferror@plt+0x4530>
  40357c:	mov	w2, w0
  403580:	mov	x0, x28
  403584:	add	x1, x1, #0x6b9
  403588:	add	x3, x3, #0x6c7
  40358c:	add	x4, x4, #0x6d4
  403590:	bl	401a90 <fprintf@plt>
  403594:	adrp	x0, 406000 <ferror@plt+0x4530>
  403598:	add	x0, x0, #0xa70
  40359c:	bl	402f3c <ferror@plt+0x146c>
  4035a0:	b	403464 <ferror@plt+0x1994>
  4035a4:	adrp	x8, 418000 <ferror@plt+0x16530>
  4035a8:	ldr	x28, [x8, #576]
  4035ac:	bl	4017a0 <getpid@plt>
  4035b0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4035b4:	adrp	x3, 406000 <ferror@plt+0x4530>
  4035b8:	adrp	x4, 406000 <ferror@plt+0x4530>
  4035bc:	mov	w2, w0
  4035c0:	mov	x0, x28
  4035c4:	add	x1, x1, #0x6b9
  4035c8:	add	x3, x3, #0x6c7
  4035cc:	add	x4, x4, #0x6d4
  4035d0:	bl	401a90 <fprintf@plt>
  4035d4:	ldrsb	w1, [x24]
  4035d8:	adrp	x0, 406000 <ferror@plt+0x4530>
  4035dc:	add	x0, x0, #0xa86
  4035e0:	bl	402f3c <ferror@plt+0x146c>
  4035e4:	ldr	x23, [x19, #8]
  4035e8:	cbnz	x23, 4034ec <ferror@plt+0x1a1c>
  4035ec:	ldrb	w8, [x27, #620]
  4035f0:	tbnz	w8, #2, 403638 <ferror@plt+0x1b68>
  4035f4:	ldrb	w8, [x27, #620]
  4035f8:	tbnz	w8, #2, 403680 <ferror@plt+0x1bb0>
  4035fc:	ldp	x8, x9, [x19, #48]
  403600:	ldr	x0, [x19, #72]
  403604:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  403608:	mov	w11, #0x423f                	// #16959
  40360c:	add	x9, x9, x20
  403610:	movk	x10, #0xfff0, lsl #16
  403614:	movk	w11, #0xf, lsl #16
  403618:	add	x8, x8, x21
  40361c:	add	x10, x9, x10
  403620:	cmp	x9, x11
  403624:	csel	x20, x10, x9, gt
  403628:	cinc	x21, x8, gt
  40362c:	bl	4018d0 <feof@plt>
  403630:	cbz	w0, 40345c <ferror@plt+0x198c>
  403634:	b	40333c <ferror@plt+0x186c>
  403638:	adrp	x8, 418000 <ferror@plt+0x16530>
  40363c:	ldr	x26, [x8, #576]
  403640:	bl	4017a0 <getpid@plt>
  403644:	adrp	x1, 406000 <ferror@plt+0x4530>
  403648:	adrp	x3, 406000 <ferror@plt+0x4530>
  40364c:	adrp	x4, 406000 <ferror@plt+0x4530>
  403650:	mov	w2, w0
  403654:	mov	x0, x26
  403658:	add	x1, x1, #0x6b9
  40365c:	add	x3, x3, #0x6c7
  403660:	add	x4, x4, #0x6d4
  403664:	bl	401a90 <fprintf@plt>
  403668:	ldrsb	w1, [x24]
  40366c:	adrp	x0, 406000 <ferror@plt+0x4530>
  403670:	add	x0, x0, #0xab1
  403674:	bl	402f3c <ferror@plt+0x146c>
  403678:	ldrb	w8, [x27, #620]
  40367c:	tbz	w8, #2, 4035fc <ferror@plt+0x1b2c>
  403680:	adrp	x8, 418000 <ferror@plt+0x16530>
  403684:	ldr	x26, [x8, #576]
  403688:	bl	4017a0 <getpid@plt>
  40368c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403690:	adrp	x3, 406000 <ferror@plt+0x4530>
  403694:	adrp	x4, 406000 <ferror@plt+0x4530>
  403698:	mov	w2, w0
  40369c:	mov	x0, x26
  4036a0:	add	x1, x1, #0x6b9
  4036a4:	add	x3, x3, #0x6c7
  4036a8:	add	x4, x4, #0x6d4
  4036ac:	bl	401a90 <fprintf@plt>
  4036b0:	ldrsb	w1, [x19, #16]
  4036b4:	ldp	x2, x3, [x19, #48]
  4036b8:	adrp	x0, 406000 <ferror@plt+0x4530>
  4036bc:	add	x0, x0, #0xad0
  4036c0:	bl	402f3c <ferror@plt+0x146c>
  4036c4:	b	4035fc <ferror@plt+0x1b2c>
  4036c8:	adrp	x8, 418000 <ferror@plt+0x16530>
  4036cc:	ldr	x22, [x8, #576]
  4036d0:	bl	4017a0 <getpid@plt>
  4036d4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4036d8:	adrp	x3, 406000 <ferror@plt+0x4530>
  4036dc:	adrp	x4, 406000 <ferror@plt+0x4530>
  4036e0:	mov	w2, w0
  4036e4:	mov	x0, x22
  4036e8:	add	x1, x1, #0x6b9
  4036ec:	add	x3, x3, #0x6c7
  4036f0:	add	x4, x4, #0x829
  4036f4:	bl	401a90 <fprintf@plt>
  4036f8:	ldr	x1, [x26, #8]
  4036fc:	adrp	x0, 406000 <ferror@plt+0x4530>
  403700:	add	x0, x0, #0xd4e
  403704:	mov	x2, x28
  403708:	bl	402f3c <ferror@plt+0x146c>
  40370c:	b	403548 <ferror@plt+0x1a78>
  403710:	mov	w28, w0
  403714:	tbz	w0, #31, 403340 <ferror@plt+0x1870>
  403718:	b	40379c <ferror@plt+0x1ccc>
  40371c:	ldr	x8, [sp]
  403720:	str	x26, [x19, #64]
  403724:	str	x24, [x8]
  403728:	ldrb	w8, [x27, #620]
  40372c:	tbnz	w8, #3, 403878 <ferror@plt+0x1da8>
  403730:	mov	w28, wzr
  403734:	b	403340 <ferror@plt+0x1870>
  403738:	adrp	x8, 418000 <ferror@plt+0x16530>
  40373c:	ldr	x22, [x8, #576]
  403740:	bl	4017a0 <getpid@plt>
  403744:	adrp	x1, 406000 <ferror@plt+0x4530>
  403748:	adrp	x3, 406000 <ferror@plt+0x4530>
  40374c:	adrp	x4, 406000 <ferror@plt+0x4530>
  403750:	mov	w2, w0
  403754:	add	x1, x1, #0x6b9
  403758:	add	x3, x3, #0x6c7
  40375c:	add	x4, x4, #0x6d4
  403760:	mov	x0, x22
  403764:	bl	401a90 <fprintf@plt>
  403768:	ldp	x2, x3, [x19, #48]
  40376c:	ldr	x6, [x19, #24]
  403770:	adrp	x0, 406000 <ferror@plt+0x4530>
  403774:	add	x0, x0, #0xaf4
  403778:	mov	w1, w28
  40377c:	mov	x4, x21
  403780:	mov	x5, x20
  403784:	bl	402f3c <ferror@plt+0x146c>
  403788:	ldr	d0, [x19, #128]
  40378c:	fcmp	d0, #0.0
  403790:	b.ne	40338c <ferror@plt+0x18bc>  // b.any
  403794:	b	4033ac <ferror@plt+0x18dc>
  403798:	mov	w28, #0xffffffea            	// #-22
  40379c:	ldr	x0, [x19, #72]
  4037a0:	bl	4018d0 <feof@plt>
  4037a4:	cmp	w0, #0x0
  4037a8:	csinc	w28, w28, wzr, eq  // eq = none
  4037ac:	b	403340 <ferror@plt+0x1870>
  4037b0:	adrp	x8, 418000 <ferror@plt+0x16530>
  4037b4:	ldr	x20, [x8, #576]
  4037b8:	bl	4017a0 <getpid@plt>
  4037bc:	adrp	x1, 406000 <ferror@plt+0x4530>
  4037c0:	adrp	x3, 406000 <ferror@plt+0x4530>
  4037c4:	adrp	x4, 406000 <ferror@plt+0x4530>
  4037c8:	mov	w2, w0
  4037cc:	add	x1, x1, #0x6b9
  4037d0:	add	x3, x3, #0x6c7
  4037d4:	add	x4, x4, #0x6d4
  4037d8:	mov	x0, x20
  4037dc:	bl	401a90 <fprintf@plt>
  4037e0:	adrp	x0, 406000 <ferror@plt+0x4530>
  4037e4:	add	x0, x0, #0xb40
  4037e8:	bl	402f3c <ferror@plt+0x146c>
  4037ec:	ldr	d0, [x19, #128]
  4037f0:	b	403394 <ferror@plt+0x18c4>
  4037f4:	adrp	x8, 418000 <ferror@plt+0x16530>
  4037f8:	ldr	x20, [x8, #576]
  4037fc:	bl	4017a0 <getpid@plt>
  403800:	adrp	x1, 406000 <ferror@plt+0x4530>
  403804:	adrp	x3, 406000 <ferror@plt+0x4530>
  403808:	adrp	x4, 406000 <ferror@plt+0x4530>
  40380c:	mov	w2, w0
  403810:	add	x1, x1, #0x6b9
  403814:	add	x3, x3, #0x6c7
  403818:	add	x4, x4, #0x6d4
  40381c:	mov	x0, x20
  403820:	bl	401a90 <fprintf@plt>
  403824:	adrp	x0, 406000 <ferror@plt+0x4530>
  403828:	add	x0, x0, #0xb59
  40382c:	bl	402f3c <ferror@plt+0x146c>
  403830:	ldr	x8, [x19, #96]
  403834:	b	4033e0 <ferror@plt+0x1910>
  403838:	adrp	x8, 418000 <ferror@plt+0x16530>
  40383c:	ldr	x19, [x8, #576]
  403840:	bl	4017a0 <getpid@plt>
  403844:	adrp	x1, 406000 <ferror@plt+0x4530>
  403848:	adrp	x3, 406000 <ferror@plt+0x4530>
  40384c:	adrp	x4, 406000 <ferror@plt+0x4530>
  403850:	mov	w2, w0
  403854:	add	x1, x1, #0x6b9
  403858:	add	x3, x3, #0x6c7
  40385c:	add	x4, x4, #0x6d4
  403860:	mov	x0, x19
  403864:	bl	401a90 <fprintf@plt>
  403868:	adrp	x0, 406000 <ferror@plt+0x4530>
  40386c:	add	x0, x0, #0xb78
  403870:	bl	402f3c <ferror@plt+0x146c>
  403874:	b	403420 <ferror@plt+0x1950>
  403878:	adrp	x8, 418000 <ferror@plt+0x16530>
  40387c:	ldr	x22, [x8, #576]
  403880:	bl	4017a0 <getpid@plt>
  403884:	adrp	x1, 406000 <ferror@plt+0x4530>
  403888:	adrp	x3, 406000 <ferror@plt+0x4530>
  40388c:	adrp	x4, 406000 <ferror@plt+0x4530>
  403890:	mov	w2, w0
  403894:	add	x1, x1, #0x6b9
  403898:	add	x3, x3, #0x6c7
  40389c:	add	x4, x4, #0x829
  4038a0:	mov	x0, x22
  4038a4:	bl	401a90 <fprintf@plt>
  4038a8:	ldr	x1, [x26, #8]
  4038ac:	adrp	x0, 406000 <ferror@plt+0x4530>
  4038b0:	add	x0, x0, #0xa9a
  4038b4:	bl	402f3c <ferror@plt+0x146c>
  4038b8:	mov	w28, wzr
  4038bc:	b	403340 <ferror@plt+0x1870>
  4038c0:	adrp	x0, 406000 <ferror@plt+0x4530>
  4038c4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4038c8:	adrp	x3, 406000 <ferror@plt+0x4530>
  4038cc:	add	x0, x0, #0x750
  4038d0:	add	x1, x1, #0x754
  4038d4:	add	x3, x3, #0xa0c
  4038d8:	mov	w2, #0x186                 	// #390
  4038dc:	bl	401a50 <__assert_fail@plt>
  4038e0:	adrp	x0, 406000 <ferror@plt+0x4530>
  4038e4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4038e8:	adrp	x3, 406000 <ferror@plt+0x4530>
  4038ec:	add	x0, x0, #0xa5b
  4038f0:	add	x1, x1, #0x754
  4038f4:	add	x3, x3, #0xa0c
  4038f8:	mov	w2, #0x187                 	// #391
  4038fc:	bl	401a50 <__assert_fail@plt>
  403900:	adrp	x0, 406000 <ferror@plt+0x4530>
  403904:	adrp	x1, 406000 <ferror@plt+0x4530>
  403908:	adrp	x3, 406000 <ferror@plt+0x4530>
  40390c:	add	x0, x0, #0xa6a
  403910:	add	x1, x1, #0x754
  403914:	add	x3, x3, #0xa0c
  403918:	mov	w2, #0x188                 	// #392
  40391c:	bl	401a50 <__assert_fail@plt>
  403920:	stp	x29, x30, [sp, #-64]!
  403924:	str	x28, [sp, #16]
  403928:	stp	x22, x21, [sp, #32]
  40392c:	stp	x20, x19, [sp, #48]
  403930:	mov	x29, sp
  403934:	sub	sp, sp, #0x2, lsl #12
  403938:	sxtb	w8, w2
  40393c:	sub	w8, w8, #0x48
  403940:	cmp	w8, #0xb
  403944:	mov	w21, wzr
  403948:	b.hi	403a38 <ferror@plt+0x1f68>  // b.pmore
  40394c:	adrp	x9, 406000 <ferror@plt+0x4530>
  403950:	add	x9, x9, #0x6f8
  403954:	adr	x10, 40396c <ferror@plt+0x1e9c>
  403958:	ldrb	w11, [x9, x8]
  40395c:	add	x10, x10, x11, lsl #2
  403960:	mov	x20, x1
  403964:	mov	x19, x0
  403968:	br	x10
  40396c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403970:	add	x2, x19, #0x20
  403974:	add	x3, x19, #0x28
  403978:	add	x1, x1, #0xcfe
  40397c:	mov	x0, x20
  403980:	bl	4017d0 <__isoc99_fscanf@plt>
  403984:	mov	w21, w0
  403988:	cmp	w0, #0x2
  40398c:	b.ne	403a38 <ferror@plt+0x1f68>  // b.any
  403990:	adrp	x1, 406000 <ferror@plt+0x4530>
  403994:	add	x1, x1, #0xd09
  403998:	mov	x2, sp
  40399c:	mov	x0, x20
  4039a0:	bl	4017d0 <__isoc99_fscanf@plt>
  4039a4:	mov	w21, w0
  4039a8:	cmp	w0, #0x1
  4039ac:	b.ne	403a38 <ferror@plt+0x1f68>  // b.any
  4039b0:	ldr	x21, [x19, #16]
  4039b4:	cbz	x21, 403aa4 <ferror@plt+0x1fd4>
  4039b8:	mov	x0, x21
  4039bc:	bl	4016c0 <strlen@plt>
  4039c0:	mov	x22, x0
  4039c4:	mov	x0, sp
  4039c8:	bl	4016c0 <strlen@plt>
  4039cc:	cmp	x0, x22
  4039d0:	add	x22, x0, #0x1
  4039d4:	b.ls	4039ec <ferror@plt+0x1f1c>  // b.plast
  4039d8:	mov	x0, x21
  4039dc:	mov	x1, x22
  4039e0:	bl	401860 <realloc@plt>
  4039e4:	mov	x21, x0
  4039e8:	cbz	x0, 403b84 <ferror@plt+0x20b4>
  4039ec:	mov	x1, sp
  4039f0:	mov	x0, x21
  4039f4:	mov	x2, x22
  4039f8:	bl	401690 <memcpy@plt>
  4039fc:	str	x21, [x19, #16]
  403a00:	b	403ab4 <ferror@plt+0x1fe4>
  403a04:	adrp	x1, 406000 <ferror@plt+0x4530>
  403a08:	add	x2, x19, #0x20
  403a0c:	add	x3, x19, #0x28
  403a10:	add	x4, x19, #0x8
  403a14:	add	x1, x1, #0xced
  403a18:	mov	x5, sp
  403a1c:	mov	x0, x20
  403a20:	bl	4017d0 <__isoc99_fscanf@plt>
  403a24:	ldrb	w8, [sp]
  403a28:	cmp	w8, #0xa
  403a2c:	ccmp	w0, #0x4, #0x0, eq  // eq = none
  403a30:	mov	w8, #0xffffffea            	// #-22
  403a34:	csel	w21, wzr, w8, eq  // eq = none
  403a38:	adrp	x8, 418000 <ferror@plt+0x16530>
  403a3c:	ldrb	w8, [x8, #620]
  403a40:	tbnz	w8, #2, 403a60 <ferror@plt+0x1f90>
  403a44:	mov	w0, w21
  403a48:	add	sp, sp, #0x2, lsl #12
  403a4c:	ldp	x20, x19, [sp, #48]
  403a50:	ldp	x22, x21, [sp, #32]
  403a54:	ldr	x28, [sp, #16]
  403a58:	ldp	x29, x30, [sp], #64
  403a5c:	ret
  403a60:	adrp	x8, 418000 <ferror@plt+0x16530>
  403a64:	ldr	x19, [x8, #576]
  403a68:	bl	4017a0 <getpid@plt>
  403a6c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403a70:	adrp	x3, 406000 <ferror@plt+0x4530>
  403a74:	adrp	x4, 406000 <ferror@plt+0x4530>
  403a78:	mov	w2, w0
  403a7c:	add	x1, x1, #0x6b9
  403a80:	add	x3, x3, #0x6c7
  403a84:	add	x4, x4, #0x6d4
  403a88:	mov	x0, x19
  403a8c:	bl	401a90 <fprintf@plt>
  403a90:	adrp	x0, 406000 <ferror@plt+0x4530>
  403a94:	add	x0, x0, #0xd0f
  403a98:	mov	w1, w21
  403a9c:	bl	402f3c <ferror@plt+0x146c>
  403aa0:	b	403a44 <ferror@plt+0x1f74>
  403aa4:	mov	x0, sp
  403aa8:	bl	401870 <strdup@plt>
  403aac:	str	x0, [x19, #16]
  403ab0:	cbz	x0, 403b7c <ferror@plt+0x20ac>
  403ab4:	mov	x0, sp
  403ab8:	mov	w1, #0x2000                	// #8192
  403abc:	mov	x2, x20
  403ac0:	bl	401aa0 <fgets@plt>
  403ac4:	cbz	x0, 403b54 <ferror@plt+0x2084>
  403ac8:	ldrb	w10, [sp]
  403acc:	cbz	w10, 403b74 <ferror@plt+0x20a4>
  403ad0:	mov	x8, sp
  403ad4:	orr	x9, x8, #0x1
  403ad8:	b	403ae0 <ferror@plt+0x2010>
  403adc:	ldrb	w10, [x9], #1
  403ae0:	and	w11, w10, #0xff
  403ae4:	cmp	w11, #0xa
  403ae8:	b.eq	403adc <ferror@plt+0x200c>  // b.none
  403aec:	cbz	w11, 403af8 <ferror@plt+0x2028>
  403af0:	strb	w10, [x8], #1
  403af4:	b	403adc <ferror@plt+0x200c>
  403af8:	strb	wzr, [x8]
  403afc:	ldr	x20, [x19, #24]
  403b00:	cbz	x20, 403b64 <ferror@plt+0x2094>
  403b04:	mov	x0, x20
  403b08:	bl	4016c0 <strlen@plt>
  403b0c:	mov	x21, x0
  403b10:	mov	x0, sp
  403b14:	bl	4016c0 <strlen@plt>
  403b18:	cmp	x0, x21
  403b1c:	add	x21, x0, #0x1
  403b20:	b.ls	403b38 <ferror@plt+0x2068>  // b.plast
  403b24:	mov	x0, x20
  403b28:	mov	x1, x21
  403b2c:	bl	401860 <realloc@plt>
  403b30:	mov	x20, x0
  403b34:	cbz	x0, 403b90 <ferror@plt+0x20c0>
  403b38:	mov	x1, sp
  403b3c:	mov	x0, x20
  403b40:	mov	x2, x21
  403b44:	bl	401690 <memcpy@plt>
  403b48:	mov	w21, wzr
  403b4c:	str	x20, [x19, #24]
  403b50:	b	403a38 <ferror@plt+0x1f68>
  403b54:	bl	401a60 <__errno_location@plt>
  403b58:	ldr	w8, [x0]
  403b5c:	neg	w21, w8
  403b60:	b	403a38 <ferror@plt+0x1f68>
  403b64:	mov	x0, sp
  403b68:	bl	401870 <strdup@plt>
  403b6c:	str	x0, [x19, #24]
  403b70:	cbz	x0, 403b94 <ferror@plt+0x20c4>
  403b74:	mov	w21, wzr
  403b78:	b	403a38 <ferror@plt+0x1f68>
  403b7c:	mov	w0, #0x14f                 	// #335
  403b80:	bl	404124 <ferror@plt+0x2654>
  403b84:	mov	w0, #0x14f                 	// #335
  403b88:	str	xzr, [x19, #16]
  403b8c:	bl	404124 <ferror@plt+0x2654>
  403b90:	str	xzr, [x19, #24]
  403b94:	mov	w0, #0x159                 	// #345
  403b98:	bl	404124 <ferror@plt+0x2654>
  403b9c:	str	d8, [sp, #-112]!
  403ba0:	stp	x29, x30, [sp, #16]
  403ba4:	stp	x28, x27, [sp, #32]
  403ba8:	stp	x26, x25, [sp, #48]
  403bac:	stp	x24, x23, [sp, #64]
  403bb0:	stp	x22, x21, [sp, #80]
  403bb4:	stp	x20, x19, [sp, #96]
  403bb8:	mov	x29, sp
  403bbc:	sub	sp, sp, #0x2, lsl #12
  403bc0:	cbz	x0, 404004 <ferror@plt+0x2534>
  403bc4:	mov	x19, x1
  403bc8:	cbz	x1, 404024 <ferror@plt+0x2554>
  403bcc:	ldrsb	w8, [x19]
  403bd0:	mov	w20, w2
  403bd4:	cmp	w8, #0x48
  403bd8:	b.eq	403c4c <ferror@plt+0x217c>  // b.none
  403bdc:	cmp	w8, #0x53
  403be0:	b.ne	403c80 <ferror@plt+0x21b0>  // b.any
  403be4:	ldr	x2, [x19, #16]
  403be8:	cbz	x2, 404044 <ferror@plt+0x2574>
  403bec:	ldr	x3, [x19, #24]
  403bf0:	cbz	x3, 404064 <ferror@plt+0x2594>
  403bf4:	adrp	x1, 406000 <ferror@plt+0x4530>
  403bf8:	add	x1, x1, #0xbfa
  403bfc:	mov	w0, w20
  403c00:	bl	401850 <dprintf@plt>
  403c04:	adrp	x8, 418000 <ferror@plt+0x16530>
  403c08:	ldrb	w8, [x8, #620]
  403c0c:	tbz	w8, #3, 403c78 <ferror@plt+0x21a8>
  403c10:	adrp	x8, 418000 <ferror@plt+0x16530>
  403c14:	ldr	x19, [x8, #576]
  403c18:	bl	4017a0 <getpid@plt>
  403c1c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403c20:	adrp	x3, 406000 <ferror@plt+0x4530>
  403c24:	adrp	x4, 406000 <ferror@plt+0x4530>
  403c28:	mov	w2, w0
  403c2c:	add	x1, x1, #0x6b9
  403c30:	add	x3, x3, #0x6c7
  403c34:	add	x4, x4, #0x829
  403c38:	mov	x0, x19
  403c3c:	bl	401a90 <fprintf@plt>
  403c40:	adrp	x0, 406000 <ferror@plt+0x4530>
  403c44:	add	x0, x0, #0xc01
  403c48:	b	403f2c <ferror@plt+0x245c>
  403c4c:	ldr	x2, [x19, #16]
  403c50:	cbz	x2, 404084 <ferror@plt+0x25b4>
  403c54:	ldr	x3, [x19, #24]
  403c58:	cbz	x3, 4040a4 <ferror@plt+0x25d4>
  403c5c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403c60:	add	x1, x1, #0xc14
  403c64:	mov	w0, w20
  403c68:	bl	401850 <dprintf@plt>
  403c6c:	adrp	x8, 418000 <ferror@plt+0x16530>
  403c70:	ldrb	w8, [x8, #620]
  403c74:	tbnz	w8, #3, 403ef4 <ferror@plt+0x2424>
  403c78:	mov	w20, wzr
  403c7c:	b	403ecc <ferror@plt+0x23fc>
  403c80:	ldr	x23, [x19, #8]
  403c84:	cbz	x23, 4040c4 <ferror@plt+0x25f4>
  403c88:	ldr	x9, [x19, #48]
  403c8c:	cbz	x9, 4040e4 <ferror@plt+0x2614>
  403c90:	ldr	x9, [x9, #16]
  403c94:	cbz	x9, 404104 <ferror@plt+0x2634>
  403c98:	ldr	w9, [x0, #140]
  403c9c:	adrp	x22, 418000 <ferror@plt+0x16530>
  403ca0:	cbz	w9, 403e10 <ferror@plt+0x2340>
  403ca4:	cmp	w9, #0x2
  403ca8:	b.ne	403e1c <ferror@plt+0x234c>  // b.any
  403cac:	mov	x24, sp
  403cb0:	mov	w25, #0x2000                	// #8192
  403cb4:	mov	w26, #0xa                   	// #10
  403cb8:	orr	x27, x24, #0x3
  403cbc:	movi	v8.8b, #0xd
  403cc0:	b	403ce0 <ferror@plt+0x2210>
  403cc4:	mov	x1, sp
  403cc8:	mov	w0, w20
  403ccc:	mov	x2, x21
  403cd0:	sub	x23, x23, x21
  403cd4:	bl	4018a0 <write@plt>
  403cd8:	cmp	x0, x21
  403cdc:	b.ne	403e64 <ferror@plt+0x2394>  // b.any
  403ce0:	cbz	x23, 403e80 <ferror@plt+0x23b0>
  403ce4:	ldr	x8, [x19, #48]
  403ce8:	cmp	x23, #0x2, lsl #12
  403cec:	csel	x2, x23, x25, cc  // cc = lo, ul, last
  403cf0:	mov	x0, sp
  403cf4:	ldr	x3, [x8, #16]
  403cf8:	mov	w1, #0x1                   	// #1
  403cfc:	bl	401940 <fread@plt>
  403d00:	cbz	x0, 403e88 <ferror@plt+0x23b8>
  403d04:	mov	x21, x0
  403d08:	cmp	x0, #0x7
  403d0c:	b.hi	403d18 <ferror@plt+0x2248>  // b.pmore
  403d10:	mov	x8, xzr
  403d14:	b	403de4 <ferror@plt+0x2314>
  403d18:	and	x8, x21, #0xfffffffffffffff8
  403d1c:	mov	x9, x27
  403d20:	mov	x10, x8
  403d24:	b	403d34 <ferror@plt+0x2264>
  403d28:	subs	x10, x10, #0x8
  403d2c:	add	x9, x9, #0x8
  403d30:	b.eq	403ddc <ferror@plt+0x230c>  // b.none
  403d34:	ldur	d0, [x9, #-3]
  403d38:	cmeq	v0.8b, v0.8b, v8.8b
  403d3c:	umov	w11, v0.b[0]
  403d40:	tbz	w11, #0, 403d90 <ferror@plt+0x22c0>
  403d44:	sturb	w26, [x9, #-3]
  403d48:	umov	w11, v0.b[1]
  403d4c:	tbnz	w11, #0, 403d98 <ferror@plt+0x22c8>
  403d50:	umov	w11, v0.b[2]
  403d54:	tbz	w11, #0, 403da4 <ferror@plt+0x22d4>
  403d58:	sturb	w26, [x9, #-1]
  403d5c:	umov	w11, v0.b[3]
  403d60:	tbnz	w11, #0, 403dac <ferror@plt+0x22dc>
  403d64:	umov	w11, v0.b[4]
  403d68:	tbz	w11, #0, 403db8 <ferror@plt+0x22e8>
  403d6c:	strb	w26, [x9, #1]
  403d70:	umov	w11, v0.b[5]
  403d74:	tbnz	w11, #0, 403dc0 <ferror@plt+0x22f0>
  403d78:	umov	w11, v0.b[6]
  403d7c:	tbz	w11, #0, 403dcc <ferror@plt+0x22fc>
  403d80:	strb	w26, [x9, #3]
  403d84:	umov	w11, v0.b[7]
  403d88:	tbz	w11, #0, 403d28 <ferror@plt+0x2258>
  403d8c:	b	403dd4 <ferror@plt+0x2304>
  403d90:	umov	w11, v0.b[1]
  403d94:	tbz	w11, #0, 403d50 <ferror@plt+0x2280>
  403d98:	sturb	w26, [x9, #-2]
  403d9c:	umov	w11, v0.b[2]
  403da0:	tbnz	w11, #0, 403d58 <ferror@plt+0x2288>
  403da4:	umov	w11, v0.b[3]
  403da8:	tbz	w11, #0, 403d64 <ferror@plt+0x2294>
  403dac:	strb	w26, [x9]
  403db0:	umov	w11, v0.b[4]
  403db4:	tbnz	w11, #0, 403d6c <ferror@plt+0x229c>
  403db8:	umov	w11, v0.b[5]
  403dbc:	tbz	w11, #0, 403d78 <ferror@plt+0x22a8>
  403dc0:	strb	w26, [x9, #2]
  403dc4:	umov	w11, v0.b[6]
  403dc8:	tbnz	w11, #0, 403d80 <ferror@plt+0x22b0>
  403dcc:	umov	w11, v0.b[7]
  403dd0:	tbz	w11, #0, 403d28 <ferror@plt+0x2258>
  403dd4:	strb	w26, [x9, #4]
  403dd8:	b	403d28 <ferror@plt+0x2258>
  403ddc:	cmp	x21, x8
  403de0:	b.eq	403cc4 <ferror@plt+0x21f4>  // b.none
  403de4:	sub	x9, x21, x8
  403de8:	add	x8, x24, x8
  403dec:	b	403dfc <ferror@plt+0x232c>
  403df0:	subs	x9, x9, #0x1
  403df4:	add	x8, x8, #0x1
  403df8:	b.eq	403cc4 <ferror@plt+0x21f4>  // b.none
  403dfc:	ldrb	w10, [x8]
  403e00:	cmp	w10, #0xd
  403e04:	b.ne	403df0 <ferror@plt+0x2320>  // b.any
  403e08:	strb	w26, [x8]
  403e0c:	b	403df0 <ferror@plt+0x2320>
  403e10:	and	w8, w8, #0xff
  403e14:	cmp	w8, #0x49
  403e18:	b.eq	403cac <ferror@plt+0x21dc>  // b.none
  403e1c:	mov	w24, #0x2000                	// #8192
  403e20:	cbz	x23, 403e80 <ferror@plt+0x23b0>
  403e24:	ldr	x8, [x19, #48]
  403e28:	cmp	x23, #0x2, lsl #12
  403e2c:	csel	x2, x23, x24, cc  // cc = lo, ul, last
  403e30:	mov	x0, sp
  403e34:	ldr	x3, [x8, #16]
  403e38:	mov	w1, #0x1                   	// #1
  403e3c:	bl	401940 <fread@plt>
  403e40:	cbz	x0, 403e88 <ferror@plt+0x23b8>
  403e44:	mov	x21, x0
  403e48:	sub	x23, x23, x0
  403e4c:	mov	x1, sp
  403e50:	mov	w0, w20
  403e54:	mov	x2, x21
  403e58:	bl	4018a0 <write@plt>
  403e5c:	cmp	x0, x21
  403e60:	b.eq	403e20 <ferror@plt+0x2350>  // b.none
  403e64:	bl	401a60 <__errno_location@plt>
  403e68:	ldr	w8, [x0]
  403e6c:	ldrb	w9, [x22, #620]
  403e70:	neg	w20, w8
  403e74:	tbnz	w9, #3, 403fc0 <ferror@plt+0x24f0>
  403e78:	cbnz	x23, 403e94 <ferror@plt+0x23c4>
  403e7c:	b	403ec4 <ferror@plt+0x23f4>
  403e80:	mov	w20, wzr
  403e84:	b	403ec4 <ferror@plt+0x23f4>
  403e88:	ldrb	w8, [x22, #620]
  403e8c:	tbnz	w8, #3, 403f80 <ferror@plt+0x24b0>
  403e90:	mov	w20, wzr
  403e94:	ldr	x8, [x19, #48]
  403e98:	ldr	x21, [x8, #16]
  403e9c:	mov	x0, x21
  403ea0:	bl	401ad0 <ferror@plt>
  403ea4:	cbz	w0, 403eb4 <ferror@plt+0x23e4>
  403ea8:	bl	401a60 <__errno_location@plt>
  403eac:	ldr	w8, [x0]
  403eb0:	neg	w20, w8
  403eb4:	mov	x0, x21
  403eb8:	bl	4018d0 <feof@plt>
  403ebc:	cmp	w0, #0x0
  403ec0:	csinc	w20, w20, wzr, eq  // eq = none
  403ec4:	ldrb	w8, [x22, #620]
  403ec8:	tbnz	w8, #3, 403f38 <ferror@plt+0x2468>
  403ecc:	mov	w0, w20
  403ed0:	add	sp, sp, #0x2, lsl #12
  403ed4:	ldp	x20, x19, [sp, #96]
  403ed8:	ldp	x22, x21, [sp, #80]
  403edc:	ldp	x24, x23, [sp, #64]
  403ee0:	ldp	x26, x25, [sp, #48]
  403ee4:	ldp	x28, x27, [sp, #32]
  403ee8:	ldp	x29, x30, [sp, #16]
  403eec:	ldr	d8, [sp], #112
  403ef0:	ret
  403ef4:	adrp	x8, 418000 <ferror@plt+0x16530>
  403ef8:	ldr	x19, [x8, #576]
  403efc:	bl	4017a0 <getpid@plt>
  403f00:	adrp	x1, 406000 <ferror@plt+0x4530>
  403f04:	adrp	x3, 406000 <ferror@plt+0x4530>
  403f08:	adrp	x4, 406000 <ferror@plt+0x4530>
  403f0c:	mov	w2, w0
  403f10:	add	x1, x1, #0x6b9
  403f14:	add	x3, x3, #0x6c7
  403f18:	add	x4, x4, #0x829
  403f1c:	mov	x0, x19
  403f20:	bl	401a90 <fprintf@plt>
  403f24:	adrp	x0, 406000 <ferror@plt+0x4530>
  403f28:	add	x0, x0, #0xc1e
  403f2c:	bl	402f3c <ferror@plt+0x146c>
  403f30:	mov	w20, wzr
  403f34:	b	403ecc <ferror@plt+0x23fc>
  403f38:	adrp	x8, 418000 <ferror@plt+0x16530>
  403f3c:	ldr	x21, [x8, #576]
  403f40:	bl	4017a0 <getpid@plt>
  403f44:	adrp	x1, 406000 <ferror@plt+0x4530>
  403f48:	adrp	x3, 406000 <ferror@plt+0x4530>
  403f4c:	adrp	x4, 406000 <ferror@plt+0x4530>
  403f50:	mov	w2, w0
  403f54:	add	x1, x1, #0x6b9
  403f58:	add	x3, x3, #0x6c7
  403f5c:	add	x4, x4, #0x829
  403f60:	mov	x0, x21
  403f64:	bl	401a90 <fprintf@plt>
  403f68:	ldr	x2, [x19, #8]
  403f6c:	adrp	x0, 406000 <ferror@plt+0x4530>
  403f70:	add	x0, x0, #0xc9f
  403f74:	mov	w1, w20
  403f78:	bl	402f3c <ferror@plt+0x146c>
  403f7c:	b	403ecc <ferror@plt+0x23fc>
  403f80:	adrp	x8, 418000 <ferror@plt+0x16530>
  403f84:	ldr	x20, [x8, #576]
  403f88:	bl	4017a0 <getpid@plt>
  403f8c:	adrp	x1, 406000 <ferror@plt+0x4530>
  403f90:	adrp	x3, 406000 <ferror@plt+0x4530>
  403f94:	adrp	x4, 406000 <ferror@plt+0x4530>
  403f98:	mov	w2, w0
  403f9c:	add	x1, x1, #0x6b9
  403fa0:	add	x3, x3, #0x6c7
  403fa4:	add	x4, x4, #0x829
  403fa8:	mov	x0, x20
  403fac:	bl	401a90 <fprintf@plt>
  403fb0:	adrp	x0, 406000 <ferror@plt+0x4530>
  403fb4:	add	x0, x0, #0xc56
  403fb8:	bl	402f3c <ferror@plt+0x146c>
  403fbc:	b	403e90 <ferror@plt+0x23c0>
  403fc0:	adrp	x8, 418000 <ferror@plt+0x16530>
  403fc4:	ldr	x21, [x8, #576]
  403fc8:	bl	4017a0 <getpid@plt>
  403fcc:	adrp	x1, 406000 <ferror@plt+0x4530>
  403fd0:	adrp	x3, 406000 <ferror@plt+0x4530>
  403fd4:	adrp	x4, 406000 <ferror@plt+0x4530>
  403fd8:	mov	w2, w0
  403fdc:	add	x1, x1, #0x6b9
  403fe0:	add	x3, x3, #0x6c7
  403fe4:	add	x4, x4, #0x829
  403fe8:	mov	x0, x21
  403fec:	bl	401a90 <fprintf@plt>
  403ff0:	adrp	x0, 406000 <ferror@plt+0x4530>
  403ff4:	add	x0, x0, #0xc7b
  403ff8:	bl	402f3c <ferror@plt+0x146c>
  403ffc:	cbnz	x23, 403e94 <ferror@plt+0x23c4>
  404000:	b	403ec4 <ferror@plt+0x23f4>
  404004:	adrp	x0, 406000 <ferror@plt+0x4530>
  404008:	adrp	x1, 406000 <ferror@plt+0x4530>
  40400c:	adrp	x3, 406000 <ferror@plt+0x4530>
  404010:	add	x0, x0, #0x750
  404014:	add	x1, x1, #0x754
  404018:	add	x3, x3, #0xb97
  40401c:	mov	w2, #0x1f2                 	// #498
  404020:	bl	401a50 <__assert_fail@plt>
  404024:	adrp	x0, 406000 <ferror@plt+0x4530>
  404028:	adrp	x1, 406000 <ferror@plt+0x4530>
  40402c:	adrp	x3, 406000 <ferror@plt+0x4530>
  404030:	add	x0, x0, #0xa7d
  404034:	add	x1, x1, #0x754
  404038:	add	x3, x3, #0xb97
  40403c:	mov	w2, #0x1f3                 	// #499
  404040:	bl	401a50 <__assert_fail@plt>
  404044:	adrp	x0, 406000 <ferror@plt+0x4530>
  404048:	adrp	x1, 406000 <ferror@plt+0x4530>
  40404c:	adrp	x3, 406000 <ferror@plt+0x4530>
  404050:	add	x0, x0, #0xbe3
  404054:	add	x1, x1, #0x754
  404058:	add	x3, x3, #0xb97
  40405c:	mov	w2, #0x1f6                 	// #502
  404060:	bl	401a50 <__assert_fail@plt>
  404064:	adrp	x0, 406000 <ferror@plt+0x4530>
  404068:	adrp	x1, 406000 <ferror@plt+0x4530>
  40406c:	adrp	x3, 406000 <ferror@plt+0x4530>
  404070:	add	x0, x0, #0xbee
  404074:	add	x1, x1, #0x754
  404078:	add	x3, x3, #0xb97
  40407c:	mov	w2, #0x1f7                 	// #503
  404080:	bl	401a50 <__assert_fail@plt>
  404084:	adrp	x0, 406000 <ferror@plt+0x4530>
  404088:	adrp	x1, 406000 <ferror@plt+0x4530>
  40408c:	adrp	x3, 406000 <ferror@plt+0x4530>
  404090:	add	x0, x0, #0xbe3
  404094:	add	x1, x1, #0x754
  404098:	add	x3, x3, #0xb97
  40409c:	mov	w2, #0x1fc                 	// #508
  4040a0:	bl	401a50 <__assert_fail@plt>
  4040a4:	adrp	x0, 406000 <ferror@plt+0x4530>
  4040a8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4040ac:	adrp	x3, 406000 <ferror@plt+0x4530>
  4040b0:	add	x0, x0, #0xbee
  4040b4:	add	x1, x1, #0x754
  4040b8:	add	x3, x3, #0xb97
  4040bc:	mov	w2, #0x1fd                 	// #509
  4040c0:	bl	401a50 <__assert_fail@plt>
  4040c4:	adrp	x0, 406000 <ferror@plt+0x4530>
  4040c8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4040cc:	adrp	x3, 406000 <ferror@plt+0x4530>
  4040d0:	add	x0, x0, #0xc31
  4040d4:	add	x1, x1, #0x754
  4040d8:	add	x3, x3, #0xb97
  4040dc:	mov	w2, #0x205                 	// #517
  4040e0:	bl	401a50 <__assert_fail@plt>
  4040e4:	adrp	x0, 406000 <ferror@plt+0x4530>
  4040e8:	adrp	x1, 406000 <ferror@plt+0x4530>
  4040ec:	adrp	x3, 406000 <ferror@plt+0x4530>
  4040f0:	add	x0, x0, #0xc3c
  4040f4:	add	x1, x1, #0x754
  4040f8:	add	x3, x3, #0xb97
  4040fc:	mov	w2, #0x206                 	// #518
  404100:	bl	401a50 <__assert_fail@plt>
  404104:	adrp	x0, 406000 <ferror@plt+0x4530>
  404108:	adrp	x1, 406000 <ferror@plt+0x4530>
  40410c:	adrp	x3, 406000 <ferror@plt+0x4530>
  404110:	add	x0, x0, #0xc47
  404114:	add	x1, x1, #0x754
  404118:	add	x3, x3, #0xb97
  40411c:	mov	w2, #0x207                 	// #519
  404120:	bl	401a50 <__assert_fail@plt>
  404124:	stp	x29, x30, [sp, #-16]!
  404128:	adrp	x1, 406000 <ferror@plt+0x4530>
  40412c:	adrp	x2, 406000 <ferror@plt+0x4530>
  404130:	mov	w3, w0
  404134:	add	x1, x1, #0xd2f
  404138:	add	x2, x2, #0x754
  40413c:	mov	w0, #0x1                   	// #1
  404140:	mov	x29, sp
  404144:	bl	401ab0 <err@plt>
  404148:	adrp	x8, 418000 <ferror@plt+0x16530>
  40414c:	str	w0, [x8, #568]
  404150:	ret
  404154:	sub	sp, sp, #0x70
  404158:	stp	x29, x30, [sp, #16]
  40415c:	stp	x28, x27, [sp, #32]
  404160:	stp	x26, x25, [sp, #48]
  404164:	stp	x24, x23, [sp, #64]
  404168:	stp	x22, x21, [sp, #80]
  40416c:	stp	x20, x19, [sp, #96]
  404170:	add	x29, sp, #0x10
  404174:	str	xzr, [x1]
  404178:	cbz	x0, 4041bc <ferror@plt+0x26ec>
  40417c:	ldrb	w22, [x0]
  404180:	mov	x20, x0
  404184:	cbz	x22, 4041bc <ferror@plt+0x26ec>
  404188:	mov	x21, x2
  40418c:	mov	x19, x1
  404190:	bl	401920 <__ctype_b_loc@plt>
  404194:	ldr	x8, [x0]
  404198:	mov	x23, x0
  40419c:	ldrh	w9, [x8, x22, lsl #1]
  4041a0:	tbz	w9, #13, 4041b4 <ferror@plt+0x26e4>
  4041a4:	add	x9, x20, #0x1
  4041a8:	ldrb	w22, [x9], #1
  4041ac:	ldrh	w10, [x8, x22, lsl #1]
  4041b0:	tbnz	w10, #13, 4041a8 <ferror@plt+0x26d8>
  4041b4:	cmp	w22, #0x2d
  4041b8:	b.ne	4041f0 <ferror@plt+0x2720>  // b.any
  4041bc:	mov	w22, #0xffffffea            	// #-22
  4041c0:	neg	w19, w22
  4041c4:	bl	401a60 <__errno_location@plt>
  4041c8:	str	w19, [x0]
  4041cc:	mov	w0, w22
  4041d0:	ldp	x20, x19, [sp, #96]
  4041d4:	ldp	x22, x21, [sp, #80]
  4041d8:	ldp	x24, x23, [sp, #64]
  4041dc:	ldp	x26, x25, [sp, #48]
  4041e0:	ldp	x28, x27, [sp, #32]
  4041e4:	ldp	x29, x30, [sp, #16]
  4041e8:	add	sp, sp, #0x70
  4041ec:	ret
  4041f0:	bl	401a60 <__errno_location@plt>
  4041f4:	mov	x24, x0
  4041f8:	str	wzr, [x0]
  4041fc:	add	x1, sp, #0x8
  404200:	mov	x0, x20
  404204:	mov	w2, wzr
  404208:	mov	w3, wzr
  40420c:	str	xzr, [sp, #8]
  404210:	bl	401830 <__strtoul_internal@plt>
  404214:	ldr	x25, [sp, #8]
  404218:	ldr	w8, [x24]
  40421c:	cmp	x25, x20
  404220:	b.eq	4043a0 <ferror@plt+0x28d0>  // b.none
  404224:	add	x9, x0, #0x1
  404228:	mov	x20, x0
  40422c:	cmp	x9, #0x1
  404230:	b.hi	404238 <ferror@plt+0x2768>  // b.pmore
  404234:	cbnz	w8, 4043a4 <ferror@plt+0x28d4>
  404238:	cbz	x25, 4043b0 <ferror@plt+0x28e0>
  40423c:	ldrb	w8, [x25]
  404240:	cbz	w8, 4043b0 <ferror@plt+0x28e0>
  404244:	mov	w27, wzr
  404248:	mov	x28, xzr
  40424c:	b	40425c <ferror@plt+0x278c>
  404250:	mov	x28, xzr
  404254:	str	x22, [sp, #8]
  404258:	mov	x25, x22
  40425c:	ldrb	w8, [x25, #1]
  404260:	cmp	w8, #0x61
  404264:	b.le	404294 <ferror@plt+0x27c4>
  404268:	cmp	w8, #0x62
  40426c:	b.eq	40429c <ferror@plt+0x27cc>  // b.none
  404270:	cmp	w8, #0x69
  404274:	b.ne	4042ac <ferror@plt+0x27dc>  // b.any
  404278:	ldrb	w8, [x25, #2]
  40427c:	orr	w8, w8, #0x20
  404280:	cmp	w8, #0x62
  404284:	b.ne	4042ac <ferror@plt+0x27dc>  // b.any
  404288:	ldrb	w8, [x25, #3]
  40428c:	cbnz	w8, 4042ac <ferror@plt+0x27dc>
  404290:	b	4043c0 <ferror@plt+0x28f0>
  404294:	cmp	w8, #0x42
  404298:	b.ne	4042a8 <ferror@plt+0x27d8>  // b.any
  40429c:	ldrb	w8, [x25, #2]
  4042a0:	cbnz	w8, 4042ac <ferror@plt+0x27dc>
  4042a4:	b	4043c8 <ferror@plt+0x28f8>
  4042a8:	cbz	w8, 4043c0 <ferror@plt+0x28f0>
  4042ac:	bl	401770 <localeconv@plt>
  4042b0:	cbz	x0, 4042d0 <ferror@plt+0x2800>
  4042b4:	ldr	x22, [x0]
  4042b8:	cbz	x22, 4042dc <ferror@plt+0x280c>
  4042bc:	mov	x0, x22
  4042c0:	bl	4016c0 <strlen@plt>
  4042c4:	mov	x26, x0
  4042c8:	mov	w8, #0x1                   	// #1
  4042cc:	b	4042e4 <ferror@plt+0x2814>
  4042d0:	mov	w8, wzr
  4042d4:	mov	x22, xzr
  4042d8:	b	4042e0 <ferror@plt+0x2810>
  4042dc:	mov	w8, wzr
  4042e0:	mov	x26, xzr
  4042e4:	cbnz	x28, 4041bc <ferror@plt+0x26ec>
  4042e8:	ldrb	w9, [x25]
  4042ec:	eor	w8, w8, #0x1
  4042f0:	cmp	w9, #0x0
  4042f4:	cset	w9, eq  // eq = none
  4042f8:	orr	w8, w8, w9
  4042fc:	tbnz	w8, #0, 4041bc <ferror@plt+0x26ec>
  404300:	mov	x0, x22
  404304:	mov	x1, x25
  404308:	mov	x2, x26
  40430c:	bl	4017f0 <strncmp@plt>
  404310:	cbnz	w0, 4041bc <ferror@plt+0x26ec>
  404314:	add	x22, x25, x26
  404318:	ldrb	w8, [x22]
  40431c:	cmp	w8, #0x30
  404320:	b.ne	404334 <ferror@plt+0x2864>  // b.any
  404324:	ldrb	w8, [x22, #1]!
  404328:	add	w27, w27, #0x1
  40432c:	cmp	w8, #0x30
  404330:	b.eq	404324 <ferror@plt+0x2854>  // b.none
  404334:	ldr	x9, [x23]
  404338:	sxtb	x8, w8
  40433c:	ldrh	w8, [x9, x8, lsl #1]
  404340:	tbz	w8, #11, 404250 <ferror@plt+0x2780>
  404344:	add	x1, sp, #0x8
  404348:	mov	x0, x22
  40434c:	mov	w2, wzr
  404350:	mov	w3, wzr
  404354:	str	wzr, [x24]
  404358:	str	xzr, [sp, #8]
  40435c:	bl	401830 <__strtoul_internal@plt>
  404360:	ldr	x25, [sp, #8]
  404364:	ldr	w8, [x24]
  404368:	cmp	x25, x22
  40436c:	b.eq	4043a0 <ferror@plt+0x28d0>  // b.none
  404370:	add	x9, x0, #0x1
  404374:	cmp	x9, #0x1
  404378:	b.hi	404380 <ferror@plt+0x28b0>  // b.pmore
  40437c:	cbnz	w8, 4043a4 <ferror@plt+0x28d4>
  404380:	mov	x28, xzr
  404384:	cbz	x0, 40425c <ferror@plt+0x278c>
  404388:	cbz	x25, 4041bc <ferror@plt+0x26ec>
  40438c:	ldrb	w8, [x25]
  404390:	mov	w22, #0xffffffea            	// #-22
  404394:	mov	x28, x0
  404398:	cbnz	w8, 40425c <ferror@plt+0x278c>
  40439c:	b	4041c0 <ferror@plt+0x26f0>
  4043a0:	cbz	w8, 4041bc <ferror@plt+0x26ec>
  4043a4:	neg	w22, w8
  4043a8:	tbz	w22, #31, 4041cc <ferror@plt+0x26fc>
  4043ac:	b	4041c0 <ferror@plt+0x26f0>
  4043b0:	mov	w22, wzr
  4043b4:	str	x20, [x19]
  4043b8:	tbz	w22, #31, 4041cc <ferror@plt+0x26fc>
  4043bc:	b	4041c0 <ferror@plt+0x26f0>
  4043c0:	mov	w24, #0x400                 	// #1024
  4043c4:	b	4043cc <ferror@plt+0x28fc>
  4043c8:	mov	w24, #0x3e8                 	// #1000
  4043cc:	ldrsb	w22, [x25]
  4043d0:	adrp	x23, 406000 <ferror@plt+0x4530>
  4043d4:	add	x23, x23, #0xd6b
  4043d8:	mov	w2, #0x9                   	// #9
  4043dc:	mov	x0, x23
  4043e0:	mov	w1, w22
  4043e4:	bl	4019f0 <memchr@plt>
  4043e8:	cbnz	x0, 404408 <ferror@plt+0x2938>
  4043ec:	adrp	x23, 406000 <ferror@plt+0x4530>
  4043f0:	add	x23, x23, #0xd74
  4043f4:	mov	w2, #0x9                   	// #9
  4043f8:	mov	x0, x23
  4043fc:	mov	w1, w22
  404400:	bl	4019f0 <memchr@plt>
  404404:	cbz	x0, 4041bc <ferror@plt+0x26ec>
  404408:	sub	w8, w0, w23
  40440c:	adds	w8, w8, #0x1
  404410:	b.cs	404434 <ferror@plt+0x2964>  // b.hs, b.nlast
  404414:	mvn	w9, w0
  404418:	add	w9, w9, w23
  40441c:	umulh	x10, x24, x20
  404420:	cmp	xzr, x10
  404424:	b.ne	40443c <ferror@plt+0x296c>  // b.any
  404428:	adds	w9, w9, #0x1
  40442c:	mul	x20, x20, x24
  404430:	b.cc	40441c <ferror@plt+0x294c>  // b.lo, b.ul, b.last
  404434:	mov	w22, wzr
  404438:	b	404440 <ferror@plt+0x2970>
  40443c:	mov	w22, #0xffffffde            	// #-34
  404440:	cbz	x21, 404448 <ferror@plt+0x2978>
  404444:	str	w8, [x21]
  404448:	cbz	x28, 4043b4 <ferror@plt+0x28e4>
  40444c:	cbz	w8, 4043b4 <ferror@plt+0x28e4>
  404450:	mvn	w8, w0
  404454:	add	w9, w8, w23
  404458:	mov	w8, #0x1                   	// #1
  40445c:	umulh	x10, x24, x8
  404460:	cmp	xzr, x10
  404464:	b.ne	404474 <ferror@plt+0x29a4>  // b.any
  404468:	adds	w9, w9, #0x1
  40446c:	mul	x8, x8, x24
  404470:	b.cc	40445c <ferror@plt+0x298c>  // b.lo, b.ul, b.last
  404474:	mov	w9, #0xa                   	// #10
  404478:	cmp	x28, #0xb
  40447c:	b.cc	404490 <ferror@plt+0x29c0>  // b.lo, b.ul, b.last
  404480:	add	x9, x9, x9, lsl #2
  404484:	lsl	x9, x9, #1
  404488:	cmp	x9, x28
  40448c:	b.cc	404480 <ferror@plt+0x29b0>  // b.lo, b.ul, b.last
  404490:	cmp	w27, #0x1
  404494:	b.lt	404540 <ferror@plt+0x2a70>  // b.tstop
  404498:	cmp	w27, #0x3
  40449c:	b.hi	4044a8 <ferror@plt+0x29d8>  // b.pmore
  4044a0:	mov	w10, wzr
  4044a4:	b	40452c <ferror@plt+0x2a5c>
  4044a8:	mov	w10, #0x1                   	// #1
  4044ac:	dup	v0.2d, x10
  4044b0:	and	w10, w27, #0xfffffffc
  4044b4:	mov	v1.16b, v0.16b
  4044b8:	mov	v1.d[0], x9
  4044bc:	mov	w9, w10
  4044c0:	fmov	x12, d1
  4044c4:	mov	x11, v1.d[1]
  4044c8:	add	x12, x12, x12, lsl #2
  4044cc:	fmov	x13, d0
  4044d0:	lsl	x12, x12, #1
  4044d4:	add	x11, x11, x11, lsl #2
  4044d8:	add	x13, x13, x13, lsl #2
  4044dc:	mov	x14, v0.d[1]
  4044e0:	fmov	d1, x12
  4044e4:	lsl	x11, x11, #1
  4044e8:	lsl	x13, x13, #1
  4044ec:	mov	v1.d[1], x11
  4044f0:	add	x11, x14, x14, lsl #2
  4044f4:	fmov	d0, x13
  4044f8:	lsl	x11, x11, #1
  4044fc:	subs	w9, w9, #0x4
  404500:	mov	v0.d[1], x11
  404504:	b.ne	4044c0 <ferror@plt+0x29f0>  // b.any
  404508:	mov	x9, v1.d[1]
  40450c:	mov	x11, v0.d[1]
  404510:	fmov	x12, d1
  404514:	fmov	x13, d0
  404518:	mul	x12, x13, x12
  40451c:	mul	x9, x11, x9
  404520:	cmp	w27, w10
  404524:	mul	x9, x12, x9
  404528:	b.eq	404540 <ferror@plt+0x2a70>  // b.none
  40452c:	sub	w10, w27, w10
  404530:	add	x9, x9, x9, lsl #2
  404534:	subs	w10, w10, #0x1
  404538:	lsl	x9, x9, #1
  40453c:	b.ne	404530 <ferror@plt+0x2a60>  // b.any
  404540:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404544:	mov	w12, #0x1                   	// #1
  404548:	movk	x10, #0xcccd
  40454c:	mov	w11, #0xa                   	// #10
  404550:	b	404564 <ferror@plt+0x2a94>
  404554:	cmp	x28, #0x9
  404558:	mov	x28, x13
  40455c:	mov	x12, x14
  404560:	b.ls	4043b4 <ferror@plt+0x28e4>  // b.plast
  404564:	umulh	x13, x28, x10
  404568:	lsr	x13, x13, #3
  40456c:	add	x14, x12, x12, lsl #2
  404570:	msub	x15, x13, x11, x28
  404574:	lsl	x14, x14, #1
  404578:	cbz	x15, 404554 <ferror@plt+0x2a84>
  40457c:	udiv	x12, x9, x12
  404580:	udiv	x12, x12, x15
  404584:	udiv	x12, x8, x12
  404588:	add	x20, x12, x20
  40458c:	b	404554 <ferror@plt+0x2a84>
  404590:	mov	x2, xzr
  404594:	b	404154 <ferror@plt+0x2684>
  404598:	stp	x29, x30, [sp, #-48]!
  40459c:	stp	x20, x19, [sp, #32]
  4045a0:	mov	x20, x1
  4045a4:	mov	x19, x0
  4045a8:	str	x21, [sp, #16]
  4045ac:	mov	x29, sp
  4045b0:	cbz	x0, 4045e4 <ferror@plt+0x2b14>
  4045b4:	ldrb	w21, [x19]
  4045b8:	mov	x8, x19
  4045bc:	cbz	w21, 4045e8 <ferror@plt+0x2b18>
  4045c0:	bl	401920 <__ctype_b_loc@plt>
  4045c4:	ldr	x9, [x0]
  4045c8:	mov	x8, x19
  4045cc:	and	x10, x21, #0xff
  4045d0:	ldrh	w10, [x9, x10, lsl #1]
  4045d4:	tbz	w10, #11, 4045e8 <ferror@plt+0x2b18>
  4045d8:	ldrb	w21, [x8, #1]!
  4045dc:	cbnz	w21, 4045cc <ferror@plt+0x2afc>
  4045e0:	b	4045e8 <ferror@plt+0x2b18>
  4045e4:	mov	x8, xzr
  4045e8:	cbz	x20, 4045f0 <ferror@plt+0x2b20>
  4045ec:	str	x8, [x20]
  4045f0:	cmp	x8, x19
  4045f4:	b.ls	404614 <ferror@plt+0x2b44>  // b.plast
  4045f8:	ldrb	w8, [x8]
  4045fc:	cmp	w8, #0x0
  404600:	cset	w0, eq  // eq = none
  404604:	ldp	x20, x19, [sp, #32]
  404608:	ldr	x21, [sp, #16]
  40460c:	ldp	x29, x30, [sp], #48
  404610:	ret
  404614:	mov	w0, wzr
  404618:	ldp	x20, x19, [sp, #32]
  40461c:	ldr	x21, [sp, #16]
  404620:	ldp	x29, x30, [sp], #48
  404624:	ret
  404628:	stp	x29, x30, [sp, #-48]!
  40462c:	stp	x20, x19, [sp, #32]
  404630:	mov	x20, x1
  404634:	mov	x19, x0
  404638:	str	x21, [sp, #16]
  40463c:	mov	x29, sp
  404640:	cbz	x0, 404674 <ferror@plt+0x2ba4>
  404644:	ldrb	w21, [x19]
  404648:	mov	x8, x19
  40464c:	cbz	w21, 404678 <ferror@plt+0x2ba8>
  404650:	bl	401920 <__ctype_b_loc@plt>
  404654:	ldr	x9, [x0]
  404658:	mov	x8, x19
  40465c:	and	x10, x21, #0xff
  404660:	ldrh	w10, [x9, x10, lsl #1]
  404664:	tbz	w10, #12, 404678 <ferror@plt+0x2ba8>
  404668:	ldrb	w21, [x8, #1]!
  40466c:	cbnz	w21, 40465c <ferror@plt+0x2b8c>
  404670:	b	404678 <ferror@plt+0x2ba8>
  404674:	mov	x8, xzr
  404678:	cbz	x20, 404680 <ferror@plt+0x2bb0>
  40467c:	str	x8, [x20]
  404680:	cmp	x8, x19
  404684:	b.ls	4046a4 <ferror@plt+0x2bd4>  // b.plast
  404688:	ldrb	w8, [x8]
  40468c:	cmp	w8, #0x0
  404690:	cset	w0, eq  // eq = none
  404694:	ldp	x20, x19, [sp, #32]
  404698:	ldr	x21, [sp, #16]
  40469c:	ldp	x29, x30, [sp], #48
  4046a0:	ret
  4046a4:	mov	w0, wzr
  4046a8:	ldp	x20, x19, [sp, #32]
  4046ac:	ldr	x21, [sp, #16]
  4046b0:	ldp	x29, x30, [sp], #48
  4046b4:	ret
  4046b8:	sub	sp, sp, #0x110
  4046bc:	stp	x29, x30, [sp, #208]
  4046c0:	add	x29, sp, #0xd0
  4046c4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4046c8:	mov	x9, sp
  4046cc:	sub	x10, x29, #0x50
  4046d0:	stp	x28, x23, [sp, #224]
  4046d4:	stp	x22, x21, [sp, #240]
  4046d8:	stp	x20, x19, [sp, #256]
  4046dc:	mov	x20, x1
  4046e0:	mov	x19, x0
  4046e4:	movk	x8, #0xff80, lsl #32
  4046e8:	add	x11, x29, #0x40
  4046ec:	add	x9, x9, #0x80
  4046f0:	add	x22, x10, #0x30
  4046f4:	mov	w23, #0xffffffd0            	// #-48
  4046f8:	stp	x2, x3, [x29, #-80]
  4046fc:	stp	x4, x5, [x29, #-64]
  404700:	stp	x6, x7, [x29, #-48]
  404704:	stp	q1, q2, [sp, #16]
  404708:	stp	q3, q4, [sp, #48]
  40470c:	str	q0, [sp]
  404710:	stp	q5, q6, [sp, #80]
  404714:	str	q7, [sp, #112]
  404718:	stp	x9, x8, [x29, #-16]
  40471c:	stp	x11, x22, [x29, #-32]
  404720:	tbnz	w23, #31, 40472c <ferror@plt+0x2c5c>
  404724:	mov	w8, w23
  404728:	b	404744 <ferror@plt+0x2c74>
  40472c:	add	w8, w23, #0x8
  404730:	cmn	w23, #0x8
  404734:	stur	w8, [x29, #-8]
  404738:	b.gt	404744 <ferror@plt+0x2c74>
  40473c:	add	x9, x22, w23, sxtw
  404740:	b	404750 <ferror@plt+0x2c80>
  404744:	ldur	x9, [x29, #-32]
  404748:	add	x10, x9, #0x8
  40474c:	stur	x10, [x29, #-32]
  404750:	ldr	x1, [x9]
  404754:	cbz	x1, 4047cc <ferror@plt+0x2cfc>
  404758:	tbnz	w8, #31, 404764 <ferror@plt+0x2c94>
  40475c:	mov	w23, w8
  404760:	b	40477c <ferror@plt+0x2cac>
  404764:	add	w23, w8, #0x8
  404768:	cmn	w8, #0x8
  40476c:	stur	w23, [x29, #-8]
  404770:	b.gt	40477c <ferror@plt+0x2cac>
  404774:	add	x8, x22, w8, sxtw
  404778:	b	404788 <ferror@plt+0x2cb8>
  40477c:	ldur	x8, [x29, #-32]
  404780:	add	x9, x8, #0x8
  404784:	stur	x9, [x29, #-32]
  404788:	ldr	x21, [x8]
  40478c:	cbz	x21, 4047cc <ferror@plt+0x2cfc>
  404790:	mov	x0, x19
  404794:	bl	401900 <strcmp@plt>
  404798:	cbz	w0, 4047b0 <ferror@plt+0x2ce0>
  40479c:	mov	x0, x19
  4047a0:	mov	x1, x21
  4047a4:	bl	401900 <strcmp@plt>
  4047a8:	cbnz	w0, 404720 <ferror@plt+0x2c50>
  4047ac:	b	4047b4 <ferror@plt+0x2ce4>
  4047b0:	mov	w0, #0x1                   	// #1
  4047b4:	ldp	x20, x19, [sp, #256]
  4047b8:	ldp	x22, x21, [sp, #240]
  4047bc:	ldp	x28, x23, [sp, #224]
  4047c0:	ldp	x29, x30, [sp, #208]
  4047c4:	add	sp, sp, #0x110
  4047c8:	ret
  4047cc:	adrp	x8, 418000 <ferror@plt+0x16530>
  4047d0:	ldr	w0, [x8, #568]
  4047d4:	adrp	x1, 406000 <ferror@plt+0x4530>
  4047d8:	add	x1, x1, #0xd7d
  4047dc:	mov	x2, x20
  4047e0:	mov	x3, x19
  4047e4:	bl	401a10 <errx@plt>
  4047e8:	cbz	x1, 40480c <ferror@plt+0x2d3c>
  4047ec:	sxtb	w8, w2
  4047f0:	ldrsb	w9, [x0]
  4047f4:	cbz	w9, 40480c <ferror@plt+0x2d3c>
  4047f8:	cmp	w8, w9
  4047fc:	b.eq	404810 <ferror@plt+0x2d40>  // b.none
  404800:	sub	x1, x1, #0x1
  404804:	add	x0, x0, #0x1
  404808:	cbnz	x1, 4047f0 <ferror@plt+0x2d20>
  40480c:	mov	x0, xzr
  404810:	ret
  404814:	stp	x29, x30, [sp, #-32]!
  404818:	stp	x20, x19, [sp, #16]
  40481c:	mov	x29, sp
  404820:	mov	x20, x1
  404824:	mov	x19, x0
  404828:	bl	404984 <ferror@plt+0x2eb4>
  40482c:	cmp	x0, w0, sxtw
  404830:	b.ne	404848 <ferror@plt+0x2d78>  // b.any
  404834:	cmp	w0, w0, sxth
  404838:	b.ne	404848 <ferror@plt+0x2d78>  // b.any
  40483c:	ldp	x20, x19, [sp, #16]
  404840:	ldp	x29, x30, [sp], #32
  404844:	ret
  404848:	bl	401a60 <__errno_location@plt>
  40484c:	mov	w8, #0x22                  	// #34
  404850:	str	w8, [x0]
  404854:	adrp	x8, 418000 <ferror@plt+0x16530>
  404858:	ldr	w0, [x8, #568]
  40485c:	adrp	x1, 406000 <ferror@plt+0x4530>
  404860:	add	x1, x1, #0xd7d
  404864:	mov	x2, x20
  404868:	mov	x3, x19
  40486c:	bl	401ab0 <err@plt>
  404870:	stp	x29, x30, [sp, #-32]!
  404874:	stp	x20, x19, [sp, #16]
  404878:	mov	x29, sp
  40487c:	mov	x20, x1
  404880:	mov	x19, x0
  404884:	bl	404984 <ferror@plt+0x2eb4>
  404888:	cmp	x0, w0, sxtw
  40488c:	b.ne	40489c <ferror@plt+0x2dcc>  // b.any
  404890:	ldp	x20, x19, [sp, #16]
  404894:	ldp	x29, x30, [sp], #32
  404898:	ret
  40489c:	bl	401a60 <__errno_location@plt>
  4048a0:	mov	w8, #0x22                  	// #34
  4048a4:	str	w8, [x0]
  4048a8:	adrp	x8, 418000 <ferror@plt+0x16530>
  4048ac:	ldr	w0, [x8, #568]
  4048b0:	adrp	x1, 406000 <ferror@plt+0x4530>
  4048b4:	add	x1, x1, #0xd7d
  4048b8:	mov	x2, x20
  4048bc:	mov	x3, x19
  4048c0:	bl	401ab0 <err@plt>
  4048c4:	stp	x29, x30, [sp, #-32]!
  4048c8:	mov	w2, #0xa                   	// #10
  4048cc:	stp	x20, x19, [sp, #16]
  4048d0:	mov	x29, sp
  4048d4:	mov	x20, x1
  4048d8:	mov	x19, x0
  4048dc:	bl	404af4 <ferror@plt+0x3024>
  4048e0:	lsr	x8, x0, #32
  4048e4:	cbnz	x8, 4048fc <ferror@plt+0x2e2c>
  4048e8:	cmp	w0, #0x10, lsl #12
  4048ec:	b.cs	4048fc <ferror@plt+0x2e2c>  // b.hs, b.nlast
  4048f0:	ldp	x20, x19, [sp, #16]
  4048f4:	ldp	x29, x30, [sp], #32
  4048f8:	ret
  4048fc:	bl	401a60 <__errno_location@plt>
  404900:	mov	w8, #0x22                  	// #34
  404904:	str	w8, [x0]
  404908:	adrp	x8, 418000 <ferror@plt+0x16530>
  40490c:	ldr	w0, [x8, #568]
  404910:	adrp	x1, 406000 <ferror@plt+0x4530>
  404914:	add	x1, x1, #0xd7d
  404918:	mov	x2, x20
  40491c:	mov	x3, x19
  404920:	bl	401ab0 <err@plt>
  404924:	stp	x29, x30, [sp, #-32]!
  404928:	mov	w2, #0x10                  	// #16
  40492c:	stp	x20, x19, [sp, #16]
  404930:	mov	x29, sp
  404934:	mov	x20, x1
  404938:	mov	x19, x0
  40493c:	bl	404af4 <ferror@plt+0x3024>
  404940:	lsr	x8, x0, #32
  404944:	cbnz	x8, 40495c <ferror@plt+0x2e8c>
  404948:	cmp	w0, #0x10, lsl #12
  40494c:	b.cs	40495c <ferror@plt+0x2e8c>  // b.hs, b.nlast
  404950:	ldp	x20, x19, [sp, #16]
  404954:	ldp	x29, x30, [sp], #32
  404958:	ret
  40495c:	bl	401a60 <__errno_location@plt>
  404960:	mov	w8, #0x22                  	// #34
  404964:	str	w8, [x0]
  404968:	adrp	x8, 418000 <ferror@plt+0x16530>
  40496c:	ldr	w0, [x8, #568]
  404970:	adrp	x1, 406000 <ferror@plt+0x4530>
  404974:	add	x1, x1, #0xd7d
  404978:	mov	x2, x20
  40497c:	mov	x3, x19
  404980:	bl	401ab0 <err@plt>
  404984:	stp	x29, x30, [sp, #-48]!
  404988:	mov	x29, sp
  40498c:	str	x21, [sp, #16]
  404990:	stp	x20, x19, [sp, #32]
  404994:	mov	x20, x1
  404998:	mov	x19, x0
  40499c:	str	xzr, [x29, #24]
  4049a0:	bl	401a60 <__errno_location@plt>
  4049a4:	str	wzr, [x0]
  4049a8:	cbz	x19, 4049fc <ferror@plt+0x2f2c>
  4049ac:	ldrb	w8, [x19]
  4049b0:	cbz	w8, 4049fc <ferror@plt+0x2f2c>
  4049b4:	mov	x21, x0
  4049b8:	add	x1, x29, #0x18
  4049bc:	mov	w2, #0xa                   	// #10
  4049c0:	mov	x0, x19
  4049c4:	mov	w3, wzr
  4049c8:	bl	4017e0 <__strtol_internal@plt>
  4049cc:	ldr	w8, [x21]
  4049d0:	cbnz	w8, 404a18 <ferror@plt+0x2f48>
  4049d4:	ldr	x8, [x29, #24]
  4049d8:	cmp	x8, x19
  4049dc:	b.eq	4049fc <ferror@plt+0x2f2c>  // b.none
  4049e0:	cbz	x8, 4049ec <ferror@plt+0x2f1c>
  4049e4:	ldrb	w8, [x8]
  4049e8:	cbnz	w8, 4049fc <ferror@plt+0x2f2c>
  4049ec:	ldp	x20, x19, [sp, #32]
  4049f0:	ldr	x21, [sp, #16]
  4049f4:	ldp	x29, x30, [sp], #48
  4049f8:	ret
  4049fc:	adrp	x8, 418000 <ferror@plt+0x16530>
  404a00:	ldr	w0, [x8, #568]
  404a04:	adrp	x1, 406000 <ferror@plt+0x4530>
  404a08:	add	x1, x1, #0xd7d
  404a0c:	mov	x2, x20
  404a10:	mov	x3, x19
  404a14:	bl	401a10 <errx@plt>
  404a18:	adrp	x9, 418000 <ferror@plt+0x16530>
  404a1c:	ldr	w0, [x9, #568]
  404a20:	cmp	w8, #0x22
  404a24:	b.ne	404a04 <ferror@plt+0x2f34>  // b.any
  404a28:	adrp	x1, 406000 <ferror@plt+0x4530>
  404a2c:	add	x1, x1, #0xd7d
  404a30:	mov	x2, x20
  404a34:	mov	x3, x19
  404a38:	bl	401ab0 <err@plt>
  404a3c:	stp	x29, x30, [sp, #-32]!
  404a40:	mov	w2, #0xa                   	// #10
  404a44:	stp	x20, x19, [sp, #16]
  404a48:	mov	x29, sp
  404a4c:	mov	x20, x1
  404a50:	mov	x19, x0
  404a54:	bl	404af4 <ferror@plt+0x3024>
  404a58:	lsr	x8, x0, #32
  404a5c:	cbnz	x8, 404a6c <ferror@plt+0x2f9c>
  404a60:	ldp	x20, x19, [sp, #16]
  404a64:	ldp	x29, x30, [sp], #32
  404a68:	ret
  404a6c:	bl	401a60 <__errno_location@plt>
  404a70:	mov	w8, #0x22                  	// #34
  404a74:	str	w8, [x0]
  404a78:	adrp	x8, 418000 <ferror@plt+0x16530>
  404a7c:	ldr	w0, [x8, #568]
  404a80:	adrp	x1, 406000 <ferror@plt+0x4530>
  404a84:	add	x1, x1, #0xd7d
  404a88:	mov	x2, x20
  404a8c:	mov	x3, x19
  404a90:	bl	401ab0 <err@plt>
  404a94:	stp	x29, x30, [sp, #-32]!
  404a98:	mov	w2, #0x10                  	// #16
  404a9c:	stp	x20, x19, [sp, #16]
  404aa0:	mov	x29, sp
  404aa4:	mov	x20, x1
  404aa8:	mov	x19, x0
  404aac:	bl	404af4 <ferror@plt+0x3024>
  404ab0:	lsr	x8, x0, #32
  404ab4:	cbnz	x8, 404ac4 <ferror@plt+0x2ff4>
  404ab8:	ldp	x20, x19, [sp, #16]
  404abc:	ldp	x29, x30, [sp], #32
  404ac0:	ret
  404ac4:	bl	401a60 <__errno_location@plt>
  404ac8:	mov	w8, #0x22                  	// #34
  404acc:	str	w8, [x0]
  404ad0:	adrp	x8, 418000 <ferror@plt+0x16530>
  404ad4:	ldr	w0, [x8, #568]
  404ad8:	adrp	x1, 406000 <ferror@plt+0x4530>
  404adc:	add	x1, x1, #0xd7d
  404ae0:	mov	x2, x20
  404ae4:	mov	x3, x19
  404ae8:	bl	401ab0 <err@plt>
  404aec:	mov	w2, #0xa                   	// #10
  404af0:	b	404af4 <ferror@plt+0x3024>
  404af4:	sub	sp, sp, #0x40
  404af8:	stp	x29, x30, [sp, #16]
  404afc:	stp	x22, x21, [sp, #32]
  404b00:	stp	x20, x19, [sp, #48]
  404b04:	add	x29, sp, #0x10
  404b08:	mov	w21, w2
  404b0c:	mov	x20, x1
  404b10:	mov	x19, x0
  404b14:	str	xzr, [sp, #8]
  404b18:	bl	401a60 <__errno_location@plt>
  404b1c:	str	wzr, [x0]
  404b20:	cbz	x19, 404b78 <ferror@plt+0x30a8>
  404b24:	ldrb	w8, [x19]
  404b28:	cbz	w8, 404b78 <ferror@plt+0x30a8>
  404b2c:	mov	x22, x0
  404b30:	add	x1, sp, #0x8
  404b34:	mov	x0, x19
  404b38:	mov	w2, w21
  404b3c:	mov	w3, wzr
  404b40:	bl	401830 <__strtoul_internal@plt>
  404b44:	ldr	w8, [x22]
  404b48:	cbnz	w8, 404b94 <ferror@plt+0x30c4>
  404b4c:	ldr	x8, [sp, #8]
  404b50:	cmp	x8, x19
  404b54:	b.eq	404b78 <ferror@plt+0x30a8>  // b.none
  404b58:	cbz	x8, 404b64 <ferror@plt+0x3094>
  404b5c:	ldrb	w8, [x8]
  404b60:	cbnz	w8, 404b78 <ferror@plt+0x30a8>
  404b64:	ldp	x20, x19, [sp, #48]
  404b68:	ldp	x22, x21, [sp, #32]
  404b6c:	ldp	x29, x30, [sp, #16]
  404b70:	add	sp, sp, #0x40
  404b74:	ret
  404b78:	adrp	x8, 418000 <ferror@plt+0x16530>
  404b7c:	ldr	w0, [x8, #568]
  404b80:	adrp	x1, 406000 <ferror@plt+0x4530>
  404b84:	add	x1, x1, #0xd7d
  404b88:	mov	x2, x20
  404b8c:	mov	x3, x19
  404b90:	bl	401a10 <errx@plt>
  404b94:	adrp	x9, 418000 <ferror@plt+0x16530>
  404b98:	ldr	w0, [x9, #568]
  404b9c:	cmp	w8, #0x22
  404ba0:	b.ne	404b80 <ferror@plt+0x30b0>  // b.any
  404ba4:	adrp	x1, 406000 <ferror@plt+0x4530>
  404ba8:	add	x1, x1, #0xd7d
  404bac:	mov	x2, x20
  404bb0:	mov	x3, x19
  404bb4:	bl	401ab0 <err@plt>
  404bb8:	mov	w2, #0x10                  	// #16
  404bbc:	b	404af4 <ferror@plt+0x3024>
  404bc0:	stp	x29, x30, [sp, #-48]!
  404bc4:	mov	x29, sp
  404bc8:	str	x21, [sp, #16]
  404bcc:	stp	x20, x19, [sp, #32]
  404bd0:	mov	x20, x1
  404bd4:	mov	x19, x0
  404bd8:	str	xzr, [x29, #24]
  404bdc:	bl	401a60 <__errno_location@plt>
  404be0:	str	wzr, [x0]
  404be4:	cbz	x19, 404c30 <ferror@plt+0x3160>
  404be8:	ldrb	w8, [x19]
  404bec:	cbz	w8, 404c30 <ferror@plt+0x3160>
  404bf0:	mov	x21, x0
  404bf4:	add	x1, x29, #0x18
  404bf8:	mov	x0, x19
  404bfc:	bl	401710 <strtod@plt>
  404c00:	ldr	w8, [x21]
  404c04:	cbnz	w8, 404c4c <ferror@plt+0x317c>
  404c08:	ldr	x8, [x29, #24]
  404c0c:	cmp	x8, x19
  404c10:	b.eq	404c30 <ferror@plt+0x3160>  // b.none
  404c14:	cbz	x8, 404c20 <ferror@plt+0x3150>
  404c18:	ldrb	w8, [x8]
  404c1c:	cbnz	w8, 404c30 <ferror@plt+0x3160>
  404c20:	ldp	x20, x19, [sp, #32]
  404c24:	ldr	x21, [sp, #16]
  404c28:	ldp	x29, x30, [sp], #48
  404c2c:	ret
  404c30:	adrp	x8, 418000 <ferror@plt+0x16530>
  404c34:	ldr	w0, [x8, #568]
  404c38:	adrp	x1, 406000 <ferror@plt+0x4530>
  404c3c:	add	x1, x1, #0xd7d
  404c40:	mov	x2, x20
  404c44:	mov	x3, x19
  404c48:	bl	401a10 <errx@plt>
  404c4c:	adrp	x9, 418000 <ferror@plt+0x16530>
  404c50:	ldr	w0, [x9, #568]
  404c54:	cmp	w8, #0x22
  404c58:	b.ne	404c38 <ferror@plt+0x3168>  // b.any
  404c5c:	adrp	x1, 406000 <ferror@plt+0x4530>
  404c60:	add	x1, x1, #0xd7d
  404c64:	mov	x2, x20
  404c68:	mov	x3, x19
  404c6c:	bl	401ab0 <err@plt>
  404c70:	stp	x29, x30, [sp, #-48]!
  404c74:	mov	x29, sp
  404c78:	str	x21, [sp, #16]
  404c7c:	stp	x20, x19, [sp, #32]
  404c80:	mov	x20, x1
  404c84:	mov	x19, x0
  404c88:	str	xzr, [x29, #24]
  404c8c:	bl	401a60 <__errno_location@plt>
  404c90:	str	wzr, [x0]
  404c94:	cbz	x19, 404ce4 <ferror@plt+0x3214>
  404c98:	ldrb	w8, [x19]
  404c9c:	cbz	w8, 404ce4 <ferror@plt+0x3214>
  404ca0:	mov	x21, x0
  404ca4:	add	x1, x29, #0x18
  404ca8:	mov	w2, #0xa                   	// #10
  404cac:	mov	x0, x19
  404cb0:	bl	401930 <strtol@plt>
  404cb4:	ldr	w8, [x21]
  404cb8:	cbnz	w8, 404d00 <ferror@plt+0x3230>
  404cbc:	ldr	x8, [x29, #24]
  404cc0:	cmp	x8, x19
  404cc4:	b.eq	404ce4 <ferror@plt+0x3214>  // b.none
  404cc8:	cbz	x8, 404cd4 <ferror@plt+0x3204>
  404ccc:	ldrb	w8, [x8]
  404cd0:	cbnz	w8, 404ce4 <ferror@plt+0x3214>
  404cd4:	ldp	x20, x19, [sp, #32]
  404cd8:	ldr	x21, [sp, #16]
  404cdc:	ldp	x29, x30, [sp], #48
  404ce0:	ret
  404ce4:	adrp	x8, 418000 <ferror@plt+0x16530>
  404ce8:	ldr	w0, [x8, #568]
  404cec:	adrp	x1, 406000 <ferror@plt+0x4530>
  404cf0:	add	x1, x1, #0xd7d
  404cf4:	mov	x2, x20
  404cf8:	mov	x3, x19
  404cfc:	bl	401a10 <errx@plt>
  404d00:	adrp	x9, 418000 <ferror@plt+0x16530>
  404d04:	ldr	w0, [x9, #568]
  404d08:	cmp	w8, #0x22
  404d0c:	b.ne	404cec <ferror@plt+0x321c>  // b.any
  404d10:	adrp	x1, 406000 <ferror@plt+0x4530>
  404d14:	add	x1, x1, #0xd7d
  404d18:	mov	x2, x20
  404d1c:	mov	x3, x19
  404d20:	bl	401ab0 <err@plt>
  404d24:	stp	x29, x30, [sp, #-48]!
  404d28:	mov	x29, sp
  404d2c:	str	x21, [sp, #16]
  404d30:	stp	x20, x19, [sp, #32]
  404d34:	mov	x20, x1
  404d38:	mov	x19, x0
  404d3c:	str	xzr, [x29, #24]
  404d40:	bl	401a60 <__errno_location@plt>
  404d44:	str	wzr, [x0]
  404d48:	cbz	x19, 404d98 <ferror@plt+0x32c8>
  404d4c:	ldrb	w8, [x19]
  404d50:	cbz	w8, 404d98 <ferror@plt+0x32c8>
  404d54:	mov	x21, x0
  404d58:	add	x1, x29, #0x18
  404d5c:	mov	w2, #0xa                   	// #10
  404d60:	mov	x0, x19
  404d64:	bl	4016b0 <strtoul@plt>
  404d68:	ldr	w8, [x21]
  404d6c:	cbnz	w8, 404db4 <ferror@plt+0x32e4>
  404d70:	ldr	x8, [x29, #24]
  404d74:	cmp	x8, x19
  404d78:	b.eq	404d98 <ferror@plt+0x32c8>  // b.none
  404d7c:	cbz	x8, 404d88 <ferror@plt+0x32b8>
  404d80:	ldrb	w8, [x8]
  404d84:	cbnz	w8, 404d98 <ferror@plt+0x32c8>
  404d88:	ldp	x20, x19, [sp, #32]
  404d8c:	ldr	x21, [sp, #16]
  404d90:	ldp	x29, x30, [sp], #48
  404d94:	ret
  404d98:	adrp	x8, 418000 <ferror@plt+0x16530>
  404d9c:	ldr	w0, [x8, #568]
  404da0:	adrp	x1, 406000 <ferror@plt+0x4530>
  404da4:	add	x1, x1, #0xd7d
  404da8:	mov	x2, x20
  404dac:	mov	x3, x19
  404db0:	bl	401a10 <errx@plt>
  404db4:	adrp	x9, 418000 <ferror@plt+0x16530>
  404db8:	ldr	w0, [x9, #568]
  404dbc:	cmp	w8, #0x22
  404dc0:	b.ne	404da0 <ferror@plt+0x32d0>  // b.any
  404dc4:	adrp	x1, 406000 <ferror@plt+0x4530>
  404dc8:	add	x1, x1, #0xd7d
  404dcc:	mov	x2, x20
  404dd0:	mov	x3, x19
  404dd4:	bl	401ab0 <err@plt>
  404dd8:	sub	sp, sp, #0x30
  404ddc:	stp	x20, x19, [sp, #32]
  404de0:	mov	x20, x1
  404de4:	add	x1, sp, #0x8
  404de8:	mov	x2, xzr
  404dec:	stp	x29, x30, [sp, #16]
  404df0:	add	x29, sp, #0x10
  404df4:	mov	x19, x0
  404df8:	bl	404154 <ferror@plt+0x2684>
  404dfc:	cbnz	w0, 404e14 <ferror@plt+0x3344>
  404e00:	ldr	x0, [sp, #8]
  404e04:	ldp	x20, x19, [sp, #32]
  404e08:	ldp	x29, x30, [sp, #16]
  404e0c:	add	sp, sp, #0x30
  404e10:	ret
  404e14:	bl	401a60 <__errno_location@plt>
  404e18:	adrp	x9, 418000 <ferror@plt+0x16530>
  404e1c:	ldr	w8, [x0]
  404e20:	ldr	w0, [x9, #568]
  404e24:	adrp	x1, 406000 <ferror@plt+0x4530>
  404e28:	add	x1, x1, #0xd7d
  404e2c:	mov	x2, x20
  404e30:	mov	x3, x19
  404e34:	cbnz	w8, 404e3c <ferror@plt+0x336c>
  404e38:	bl	401a10 <errx@plt>
  404e3c:	bl	401ab0 <err@plt>
  404e40:	stp	x29, x30, [sp, #-32]!
  404e44:	str	x19, [sp, #16]
  404e48:	mov	x19, x1
  404e4c:	mov	x1, x2
  404e50:	mov	x29, sp
  404e54:	bl	404bc0 <ferror@plt+0x30f0>
  404e58:	fcvtzs	x8, d0
  404e5c:	mov	x9, #0x848000000000        	// #145685290680320
  404e60:	movk	x9, #0x412e, lsl #48
  404e64:	scvtf	d1, x8
  404e68:	fmov	d2, x9
  404e6c:	fsub	d0, d0, d1
  404e70:	fmul	d0, d0, d2
  404e74:	fcvtzs	x9, d0
  404e78:	stp	x8, x9, [x19]
  404e7c:	ldr	x19, [sp, #16]
  404e80:	ldp	x29, x30, [sp], #32
  404e84:	ret
  404e88:	and	w8, w0, #0xf000
  404e8c:	sub	w8, w8, #0x1, lsl #12
  404e90:	lsr	w9, w8, #12
  404e94:	cmp	w9, #0xb
  404e98:	mov	w8, wzr
  404e9c:	b.hi	404ef0 <ferror@plt+0x3420>  // b.pmore
  404ea0:	adrp	x10, 406000 <ferror@plt+0x4530>
  404ea4:	add	x10, x10, #0xd5f
  404ea8:	adr	x11, 404ebc <ferror@plt+0x33ec>
  404eac:	ldrb	w12, [x10, x9]
  404eb0:	add	x11, x11, x12, lsl #2
  404eb4:	mov	w9, #0x64                  	// #100
  404eb8:	br	x11
  404ebc:	mov	w9, #0x70                  	// #112
  404ec0:	b	404ee8 <ferror@plt+0x3418>
  404ec4:	mov	w9, #0x63                  	// #99
  404ec8:	b	404ee8 <ferror@plt+0x3418>
  404ecc:	mov	w9, #0x62                  	// #98
  404ed0:	b	404ee8 <ferror@plt+0x3418>
  404ed4:	mov	w9, #0x6c                  	// #108
  404ed8:	b	404ee8 <ferror@plt+0x3418>
  404edc:	mov	w9, #0x73                  	// #115
  404ee0:	b	404ee8 <ferror@plt+0x3418>
  404ee4:	mov	w9, #0x2d                  	// #45
  404ee8:	mov	w8, #0x1                   	// #1
  404eec:	strb	w9, [x1]
  404ef0:	tst	w0, #0x100
  404ef4:	mov	w9, #0x72                  	// #114
  404ef8:	mov	w10, #0x2d                  	// #45
  404efc:	add	x11, x1, x8
  404f00:	mov	w12, #0x77                  	// #119
  404f04:	csel	w17, w10, w9, eq  // eq = none
  404f08:	tst	w0, #0x80
  404f0c:	mov	w14, #0x53                  	// #83
  404f10:	mov	w15, #0x73                  	// #115
  404f14:	mov	w16, #0x78                  	// #120
  404f18:	strb	w17, [x11]
  404f1c:	csel	w17, w10, w12, eq  // eq = none
  404f20:	tst	w0, #0x40
  404f24:	orr	x13, x8, #0x2
  404f28:	strb	w17, [x11, #1]
  404f2c:	csel	w11, w15, w14, ne  // ne = any
  404f30:	csel	w17, w16, w10, ne  // ne = any
  404f34:	tst	w0, #0x800
  404f38:	csel	w11, w17, w11, eq  // eq = none
  404f3c:	add	x13, x13, x1
  404f40:	tst	w0, #0x20
  404f44:	strb	w11, [x13]
  404f48:	csel	w11, w10, w9, eq  // eq = none
  404f4c:	tst	w0, #0x10
  404f50:	strb	w11, [x13, #1]
  404f54:	csel	w11, w10, w12, eq  // eq = none
  404f58:	tst	w0, #0x8
  404f5c:	csel	w14, w15, w14, ne  // ne = any
  404f60:	csel	w15, w16, w10, ne  // ne = any
  404f64:	tst	w0, #0x400
  404f68:	orr	x8, x8, #0x6
  404f6c:	csel	w14, w15, w14, eq  // eq = none
  404f70:	tst	w0, #0x4
  404f74:	add	x8, x8, x1
  404f78:	csel	w9, w10, w9, eq  // eq = none
  404f7c:	tst	w0, #0x2
  404f80:	mov	w17, #0x54                  	// #84
  404f84:	strb	w11, [x13, #2]
  404f88:	mov	w11, #0x74                  	// #116
  404f8c:	strb	w14, [x13, #3]
  404f90:	strb	w9, [x8]
  404f94:	csel	w9, w10, w12, eq  // eq = none
  404f98:	tst	w0, #0x1
  404f9c:	strb	w9, [x8, #1]
  404fa0:	csel	w9, w11, w17, ne  // ne = any
  404fa4:	csel	w10, w16, w10, ne  // ne = any
  404fa8:	tst	w0, #0x200
  404fac:	csel	w9, w10, w9, eq  // eq = none
  404fb0:	mov	x0, x1
  404fb4:	strb	w9, [x8, #2]
  404fb8:	strb	wzr, [x8, #3]
  404fbc:	ret
  404fc0:	sub	sp, sp, #0x50
  404fc4:	add	x8, sp, #0x8
  404fc8:	stp	x29, x30, [sp, #48]
  404fcc:	stp	x20, x19, [sp, #64]
  404fd0:	add	x29, sp, #0x30
  404fd4:	tbz	w0, #1, 404fe4 <ferror@plt+0x3514>
  404fd8:	orr	x8, x8, #0x1
  404fdc:	mov	w9, #0x20                  	// #32
  404fe0:	strb	w9, [sp, #8]
  404fe4:	cmp	x1, #0x400
  404fe8:	b.cs	404ffc <ferror@plt+0x352c>  // b.hs, b.nlast
  404fec:	mov	w9, #0x42                  	// #66
  404ff0:	mov	w19, w1
  404ff4:	strh	w9, [x8]
  404ff8:	b	40515c <ferror@plt+0x368c>
  404ffc:	cmp	x1, #0x100, lsl #12
  405000:	b.cs	40500c <ferror@plt+0x353c>  // b.hs, b.nlast
  405004:	mov	w9, #0xa                   	// #10
  405008:	b	405050 <ferror@plt+0x3580>
  40500c:	lsr	x9, x1, #30
  405010:	cbnz	x9, 40501c <ferror@plt+0x354c>
  405014:	mov	w9, #0x14                  	// #20
  405018:	b	405050 <ferror@plt+0x3580>
  40501c:	lsr	x9, x1, #40
  405020:	cbnz	x9, 40502c <ferror@plt+0x355c>
  405024:	mov	w9, #0x1e                  	// #30
  405028:	b	405050 <ferror@plt+0x3580>
  40502c:	lsr	x9, x1, #50
  405030:	cbnz	x9, 40503c <ferror@plt+0x356c>
  405034:	mov	w9, #0x28                  	// #40
  405038:	b	405050 <ferror@plt+0x3580>
  40503c:	lsr	x9, x1, #60
  405040:	mov	w10, #0x3c                  	// #60
  405044:	cmp	x9, #0x0
  405048:	mov	w9, #0x32                  	// #50
  40504c:	csel	w9, w9, w10, eq  // eq = none
  405050:	mov	w10, #0xcccd                	// #52429
  405054:	movk	w10, #0xcccc, lsl #16
  405058:	adrp	x11, 406000 <ferror@plt+0x4530>
  40505c:	umull	x10, w9, w10
  405060:	add	x11, x11, #0xd86
  405064:	lsr	x10, x10, #35
  405068:	ldrb	w12, [x11, x10]
  40506c:	mov	x10, #0xffffffffffffffff    	// #-1
  405070:	lsl	x10, x10, x9
  405074:	mov	x11, x8
  405078:	lsr	x19, x1, x9
  40507c:	bic	x10, x1, x10
  405080:	strb	w12, [x11], #1
  405084:	tbz	w0, #0, 40509c <ferror@plt+0x35cc>
  405088:	cmp	w9, #0xa
  40508c:	b.cc	40509c <ferror@plt+0x35cc>  // b.lo, b.ul, b.last
  405090:	mov	w11, #0x4269                	// #17001
  405094:	sturh	w11, [x8, #1]
  405098:	add	x11, x8, #0x3
  40509c:	strb	wzr, [x11]
  4050a0:	cbz	x10, 40515c <ferror@plt+0x368c>
  4050a4:	sub	w8, w9, #0xa
  4050a8:	lsr	x8, x10, x8
  4050ac:	tbnz	w0, #2, 4050c4 <ferror@plt+0x35f4>
  4050b0:	sub	x9, x8, #0x3b6
  4050b4:	cmp	x9, #0x64
  4050b8:	b.cs	405138 <ferror@plt+0x3668>  // b.hs, b.nlast
  4050bc:	add	w19, w19, #0x1
  4050c0:	b	40515c <ferror@plt+0x368c>
  4050c4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4050c8:	add	x8, x8, #0x5
  4050cc:	movk	x9, #0xcccd
  4050d0:	umulh	x10, x8, x9
  4050d4:	lsr	x20, x10, #3
  4050d8:	mul	x9, x20, x9
  4050dc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4050e0:	ror	x9, x9, #1
  4050e4:	movk	x10, #0x1999, lsl #48
  4050e8:	cmp	x9, x10
  4050ec:	b.ls	40513c <ferror@plt+0x366c>  // b.plast
  4050f0:	cbz	x20, 40515c <ferror@plt+0x368c>
  4050f4:	bl	401770 <localeconv@plt>
  4050f8:	cbz	x0, 40510c <ferror@plt+0x363c>
  4050fc:	ldr	x4, [x0]
  405100:	cbz	x4, 40510c <ferror@plt+0x363c>
  405104:	ldrb	w8, [x4]
  405108:	cbnz	w8, 405114 <ferror@plt+0x3644>
  40510c:	adrp	x4, 406000 <ferror@plt+0x4530>
  405110:	add	x4, x4, #0xd8e
  405114:	adrp	x2, 406000 <ferror@plt+0x4530>
  405118:	add	x2, x2, #0xd90
  40511c:	add	x0, sp, #0x10
  405120:	add	x6, sp, #0x8
  405124:	mov	w1, #0x20                  	// #32
  405128:	mov	w3, w19
  40512c:	mov	x5, x20
  405130:	bl	401760 <snprintf@plt>
  405134:	b	405178 <ferror@plt+0x36a8>
  405138:	add	x8, x8, #0x32
  40513c:	mov	x9, #0xf5c3                	// #62915
  405140:	movk	x9, #0x5c28, lsl #16
  405144:	movk	x9, #0xc28f, lsl #32
  405148:	lsr	x8, x8, #2
  40514c:	movk	x9, #0x28f5, lsl #48
  405150:	umulh	x8, x8, x9
  405154:	lsr	x20, x8, #2
  405158:	cbnz	x20, 4050f4 <ferror@plt+0x3624>
  40515c:	adrp	x2, 406000 <ferror@plt+0x4530>
  405160:	add	x2, x2, #0xd9a
  405164:	add	x0, sp, #0x10
  405168:	add	x4, sp, #0x8
  40516c:	mov	w1, #0x20                  	// #32
  405170:	mov	w3, w19
  405174:	bl	401760 <snprintf@plt>
  405178:	add	x0, sp, #0x10
  40517c:	bl	401870 <strdup@plt>
  405180:	ldp	x20, x19, [sp, #64]
  405184:	ldp	x29, x30, [sp, #48]
  405188:	add	sp, sp, #0x50
  40518c:	ret
  405190:	stp	x29, x30, [sp, #-64]!
  405194:	stp	x24, x23, [sp, #16]
  405198:	stp	x22, x21, [sp, #32]
  40519c:	stp	x20, x19, [sp, #48]
  4051a0:	mov	x29, sp
  4051a4:	cbz	x0, 405260 <ferror@plt+0x3790>
  4051a8:	mov	x19, x3
  4051ac:	mov	x9, x0
  4051b0:	mov	w0, #0xffffffff            	// #-1
  4051b4:	cbz	x3, 405264 <ferror@plt+0x3794>
  4051b8:	mov	x20, x2
  4051bc:	cbz	x2, 405264 <ferror@plt+0x3794>
  4051c0:	mov	x21, x1
  4051c4:	cbz	x1, 405264 <ferror@plt+0x3794>
  4051c8:	ldrb	w10, [x9]
  4051cc:	cbz	w10, 405264 <ferror@plt+0x3794>
  4051d0:	mov	x23, xzr
  4051d4:	mov	x8, xzr
  4051d8:	add	x22, x9, #0x1
  4051dc:	b	4051f0 <ferror@plt+0x3720>
  4051e0:	mov	x0, x23
  4051e4:	add	x22, x22, #0x1
  4051e8:	mov	x23, x0
  4051ec:	cbz	w10, 405264 <ferror@plt+0x3794>
  4051f0:	cmp	x23, x20
  4051f4:	b.cs	405278 <ferror@plt+0x37a8>  // b.hs, b.nlast
  4051f8:	and	w11, w10, #0xff
  4051fc:	ldrb	w10, [x22]
  405200:	sub	x9, x22, #0x1
  405204:	cmp	x8, #0x0
  405208:	csel	x8, x9, x8, eq  // eq = none
  40520c:	cmp	w11, #0x2c
  405210:	csel	x9, x9, xzr, eq  // eq = none
  405214:	cmp	w10, #0x0
  405218:	csel	x24, x22, x9, eq  // eq = none
  40521c:	cbz	x8, 4051e0 <ferror@plt+0x3710>
  405220:	cbz	x24, 4051e0 <ferror@plt+0x3710>
  405224:	subs	x1, x24, x8
  405228:	b.ls	405260 <ferror@plt+0x3790>  // b.plast
  40522c:	mov	x0, x8
  405230:	blr	x19
  405234:	cmn	w0, #0x1
  405238:	b.eq	405260 <ferror@plt+0x3790>  // b.none
  40523c:	str	w0, [x21, x23, lsl #2]
  405240:	ldrb	w8, [x24]
  405244:	add	x0, x23, #0x1
  405248:	cbz	w8, 405264 <ferror@plt+0x3794>
  40524c:	ldrb	w10, [x22], #1
  405250:	mov	x8, xzr
  405254:	mov	x23, x0
  405258:	cbnz	w10, 4051f0 <ferror@plt+0x3720>
  40525c:	b	405264 <ferror@plt+0x3794>
  405260:	mov	w0, #0xffffffff            	// #-1
  405264:	ldp	x20, x19, [sp, #48]
  405268:	ldp	x22, x21, [sp, #32]
  40526c:	ldp	x24, x23, [sp, #16]
  405270:	ldp	x29, x30, [sp], #64
  405274:	ret
  405278:	mov	w0, #0xfffffffe            	// #-2
  40527c:	b	405264 <ferror@plt+0x3794>
  405280:	stp	x29, x30, [sp, #-80]!
  405284:	str	x25, [sp, #16]
  405288:	stp	x24, x23, [sp, #32]
  40528c:	stp	x22, x21, [sp, #48]
  405290:	stp	x20, x19, [sp, #64]
  405294:	mov	x29, sp
  405298:	cbz	x0, 4052c0 <ferror@plt+0x37f0>
  40529c:	mov	x19, x3
  4052a0:	mov	x9, x0
  4052a4:	mov	w0, #0xffffffff            	// #-1
  4052a8:	cbz	x3, 4052c4 <ferror@plt+0x37f4>
  4052ac:	ldrb	w8, [x9]
  4052b0:	cbz	w8, 4052c4 <ferror@plt+0x37f4>
  4052b4:	ldr	x11, [x19]
  4052b8:	cmp	x11, x2
  4052bc:	b.ls	4052dc <ferror@plt+0x380c>  // b.plast
  4052c0:	mov	w0, #0xffffffff            	// #-1
  4052c4:	ldp	x20, x19, [sp, #64]
  4052c8:	ldp	x22, x21, [sp, #48]
  4052cc:	ldp	x24, x23, [sp, #32]
  4052d0:	ldr	x25, [sp, #16]
  4052d4:	ldp	x29, x30, [sp], #80
  4052d8:	ret
  4052dc:	mov	x20, x4
  4052e0:	cmp	w8, #0x2b
  4052e4:	b.ne	4052f0 <ferror@plt+0x3820>  // b.any
  4052e8:	add	x9, x9, #0x1
  4052ec:	b	4052f8 <ferror@plt+0x3828>
  4052f0:	mov	x11, xzr
  4052f4:	str	xzr, [x19]
  4052f8:	mov	w0, #0xffffffff            	// #-1
  4052fc:	cbz	x20, 4052c4 <ferror@plt+0x37f4>
  405300:	sub	x21, x2, x11
  405304:	cbz	x21, 4052c4 <ferror@plt+0x37f4>
  405308:	cbz	x1, 4052c4 <ferror@plt+0x37f4>
  40530c:	ldrb	w10, [x9]
  405310:	cbz	w10, 4052c4 <ferror@plt+0x37f4>
  405314:	mov	x24, xzr
  405318:	mov	x8, xzr
  40531c:	add	x22, x1, x11, lsl #2
  405320:	add	x23, x9, #0x1
  405324:	b	405338 <ferror@plt+0x3868>
  405328:	mov	x0, x24
  40532c:	add	x23, x23, #0x1
  405330:	mov	x24, x0
  405334:	cbz	w10, 4053a4 <ferror@plt+0x38d4>
  405338:	cmp	x24, x21
  40533c:	b.cs	4053bc <ferror@plt+0x38ec>  // b.hs, b.nlast
  405340:	and	w11, w10, #0xff
  405344:	ldrb	w10, [x23]
  405348:	sub	x9, x23, #0x1
  40534c:	cmp	x8, #0x0
  405350:	csel	x8, x9, x8, eq  // eq = none
  405354:	cmp	w11, #0x2c
  405358:	csel	x9, x9, xzr, eq  // eq = none
  40535c:	cmp	w10, #0x0
  405360:	csel	x25, x23, x9, eq  // eq = none
  405364:	cbz	x8, 405328 <ferror@plt+0x3858>
  405368:	cbz	x25, 405328 <ferror@plt+0x3858>
  40536c:	subs	x1, x25, x8
  405370:	b.ls	4052c0 <ferror@plt+0x37f0>  // b.plast
  405374:	mov	x0, x8
  405378:	blr	x20
  40537c:	cmn	w0, #0x1
  405380:	b.eq	4052c0 <ferror@plt+0x37f0>  // b.none
  405384:	str	w0, [x22, x24, lsl #2]
  405388:	ldrb	w8, [x25]
  40538c:	add	x0, x24, #0x1
  405390:	cbz	w8, 4053a4 <ferror@plt+0x38d4>
  405394:	ldrb	w10, [x23], #1
  405398:	mov	x8, xzr
  40539c:	mov	x24, x0
  4053a0:	cbnz	w10, 405338 <ferror@plt+0x3868>
  4053a4:	cmp	w0, #0x1
  4053a8:	b.lt	4052c4 <ferror@plt+0x37f4>  // b.tstop
  4053ac:	ldr	x8, [x19]
  4053b0:	add	x8, x8, w0, uxtw
  4053b4:	str	x8, [x19]
  4053b8:	b	4052c4 <ferror@plt+0x37f4>
  4053bc:	mov	w0, #0xfffffffe            	// #-2
  4053c0:	b	4052c4 <ferror@plt+0x37f4>
  4053c4:	stp	x29, x30, [sp, #-64]!
  4053c8:	mov	x8, x0
  4053cc:	mov	w0, #0xffffffea            	// #-22
  4053d0:	str	x23, [sp, #16]
  4053d4:	stp	x22, x21, [sp, #32]
  4053d8:	stp	x20, x19, [sp, #48]
  4053dc:	mov	x29, sp
  4053e0:	cbz	x1, 405488 <ferror@plt+0x39b8>
  4053e4:	cbz	x8, 405488 <ferror@plt+0x39b8>
  4053e8:	mov	x19, x2
  4053ec:	cbz	x2, 405488 <ferror@plt+0x39b8>
  4053f0:	ldrb	w9, [x8]
  4053f4:	cbz	w9, 405484 <ferror@plt+0x39b4>
  4053f8:	mov	x20, x1
  4053fc:	mov	x0, xzr
  405400:	add	x21, x8, #0x1
  405404:	mov	w22, #0x1                   	// #1
  405408:	b	405414 <ferror@plt+0x3944>
  40540c:	add	x21, x21, #0x1
  405410:	cbz	w9, 405484 <ferror@plt+0x39b4>
  405414:	mov	x8, x21
  405418:	ldrb	w10, [x8], #-1
  40541c:	and	w9, w9, #0xff
  405420:	cmp	x0, #0x0
  405424:	csel	x0, x8, x0, eq  // eq = none
  405428:	cmp	w9, #0x2c
  40542c:	csel	x8, x8, xzr, eq  // eq = none
  405430:	cmp	w10, #0x0
  405434:	mov	w9, w10
  405438:	csel	x23, x21, x8, eq  // eq = none
  40543c:	cbz	x0, 40540c <ferror@plt+0x393c>
  405440:	cbz	x23, 40540c <ferror@plt+0x393c>
  405444:	subs	x1, x23, x0
  405448:	b.ls	40549c <ferror@plt+0x39cc>  // b.plast
  40544c:	blr	x19
  405450:	tbnz	w0, #31, 405488 <ferror@plt+0x39b8>
  405454:	mov	w8, w0
  405458:	lsr	x8, x8, #3
  40545c:	ldrb	w9, [x20, x8]
  405460:	and	w10, w0, #0x7
  405464:	lsl	w10, w22, w10
  405468:	orr	w9, w9, w10
  40546c:	strb	w9, [x20, x8]
  405470:	ldrb	w8, [x23]
  405474:	cbz	w8, 405484 <ferror@plt+0x39b4>
  405478:	ldrb	w9, [x21]
  40547c:	mov	x0, xzr
  405480:	b	40540c <ferror@plt+0x393c>
  405484:	mov	w0, wzr
  405488:	ldp	x20, x19, [sp, #48]
  40548c:	ldp	x22, x21, [sp, #32]
  405490:	ldr	x23, [sp, #16]
  405494:	ldp	x29, x30, [sp], #64
  405498:	ret
  40549c:	mov	w0, #0xffffffff            	// #-1
  4054a0:	b	405488 <ferror@plt+0x39b8>
  4054a4:	stp	x29, x30, [sp, #-48]!
  4054a8:	mov	x8, x0
  4054ac:	mov	w0, #0xffffffea            	// #-22
  4054b0:	stp	x22, x21, [sp, #16]
  4054b4:	stp	x20, x19, [sp, #32]
  4054b8:	mov	x29, sp
  4054bc:	cbz	x1, 405550 <ferror@plt+0x3a80>
  4054c0:	cbz	x8, 405550 <ferror@plt+0x3a80>
  4054c4:	mov	x19, x2
  4054c8:	cbz	x2, 405550 <ferror@plt+0x3a80>
  4054cc:	ldrb	w9, [x8]
  4054d0:	cbz	w9, 40554c <ferror@plt+0x3a7c>
  4054d4:	mov	x20, x1
  4054d8:	mov	x0, xzr
  4054dc:	add	x21, x8, #0x1
  4054e0:	b	4054ec <ferror@plt+0x3a1c>
  4054e4:	add	x21, x21, #0x1
  4054e8:	cbz	w9, 40554c <ferror@plt+0x3a7c>
  4054ec:	mov	x8, x21
  4054f0:	ldrb	w10, [x8], #-1
  4054f4:	and	w9, w9, #0xff
  4054f8:	cmp	x0, #0x0
  4054fc:	csel	x0, x8, x0, eq  // eq = none
  405500:	cmp	w9, #0x2c
  405504:	csel	x8, x8, xzr, eq  // eq = none
  405508:	cmp	w10, #0x0
  40550c:	mov	w9, w10
  405510:	csel	x22, x21, x8, eq  // eq = none
  405514:	cbz	x0, 4054e4 <ferror@plt+0x3a14>
  405518:	cbz	x22, 4054e4 <ferror@plt+0x3a14>
  40551c:	subs	x1, x22, x0
  405520:	b.ls	405560 <ferror@plt+0x3a90>  // b.plast
  405524:	blr	x19
  405528:	tbnz	x0, #63, 405550 <ferror@plt+0x3a80>
  40552c:	ldr	x8, [x20]
  405530:	orr	x8, x8, x0
  405534:	str	x8, [x20]
  405538:	ldrb	w8, [x22]
  40553c:	cbz	w8, 40554c <ferror@plt+0x3a7c>
  405540:	ldrb	w9, [x21]
  405544:	mov	x0, xzr
  405548:	b	4054e4 <ferror@plt+0x3a14>
  40554c:	mov	w0, wzr
  405550:	ldp	x20, x19, [sp, #32]
  405554:	ldp	x22, x21, [sp, #16]
  405558:	ldp	x29, x30, [sp], #48
  40555c:	ret
  405560:	mov	w0, #0xffffffff            	// #-1
  405564:	ldp	x20, x19, [sp, #32]
  405568:	ldp	x22, x21, [sp, #16]
  40556c:	ldp	x29, x30, [sp], #48
  405570:	ret
  405574:	stp	x29, x30, [sp, #-64]!
  405578:	mov	x29, sp
  40557c:	str	x23, [sp, #16]
  405580:	stp	x22, x21, [sp, #32]
  405584:	stp	x20, x19, [sp, #48]
  405588:	str	xzr, [x29, #24]
  40558c:	cbz	x0, 405664 <ferror@plt+0x3b94>
  405590:	mov	w21, w3
  405594:	mov	x19, x2
  405598:	mov	x23, x1
  40559c:	mov	x22, x0
  4055a0:	str	w3, [x1]
  4055a4:	str	w3, [x2]
  4055a8:	bl	401a60 <__errno_location@plt>
  4055ac:	str	wzr, [x0]
  4055b0:	ldrb	w8, [x22]
  4055b4:	mov	x20, x0
  4055b8:	cmp	w8, #0x3a
  4055bc:	b.ne	4055c8 <ferror@plt+0x3af8>  // b.any
  4055c0:	add	x21, x22, #0x1
  4055c4:	b	405624 <ferror@plt+0x3b54>
  4055c8:	add	x1, x29, #0x18
  4055cc:	mov	w2, #0xa                   	// #10
  4055d0:	mov	x0, x22
  4055d4:	bl	401930 <strtol@plt>
  4055d8:	str	w0, [x23]
  4055dc:	str	w0, [x19]
  4055e0:	ldr	x8, [x29, #24]
  4055e4:	mov	w0, #0xffffffff            	// #-1
  4055e8:	cmp	x8, x22
  4055ec:	b.eq	405664 <ferror@plt+0x3b94>  // b.none
  4055f0:	ldr	w9, [x20]
  4055f4:	cbnz	w9, 405664 <ferror@plt+0x3b94>
  4055f8:	cbz	x8, 405664 <ferror@plt+0x3b94>
  4055fc:	ldrb	w9, [x8]
  405600:	cmp	w9, #0x2d
  405604:	b.eq	405618 <ferror@plt+0x3b48>  // b.none
  405608:	cmp	w9, #0x3a
  40560c:	b.ne	405660 <ferror@plt+0x3b90>  // b.any
  405610:	ldrb	w9, [x8, #1]
  405614:	cbz	w9, 405678 <ferror@plt+0x3ba8>
  405618:	add	x21, x8, #0x1
  40561c:	str	xzr, [x29, #24]
  405620:	str	wzr, [x20]
  405624:	add	x1, x29, #0x18
  405628:	mov	w2, #0xa                   	// #10
  40562c:	mov	x0, x21
  405630:	bl	401930 <strtol@plt>
  405634:	str	w0, [x19]
  405638:	ldr	w8, [x20]
  40563c:	mov	w0, #0xffffffff            	// #-1
  405640:	cbnz	w8, 405664 <ferror@plt+0x3b94>
  405644:	ldr	x8, [x29, #24]
  405648:	cbz	x8, 405664 <ferror@plt+0x3b94>
  40564c:	cmp	x8, x21
  405650:	mov	w0, #0xffffffff            	// #-1
  405654:	b.eq	405664 <ferror@plt+0x3b94>  // b.none
  405658:	ldrb	w8, [x8]
  40565c:	cbnz	w8, 405664 <ferror@plt+0x3b94>
  405660:	mov	w0, wzr
  405664:	ldp	x20, x19, [sp, #48]
  405668:	ldp	x22, x21, [sp, #32]
  40566c:	ldr	x23, [sp, #16]
  405670:	ldp	x29, x30, [sp], #64
  405674:	ret
  405678:	str	w21, [x19]
  40567c:	b	405660 <ferror@plt+0x3b90>
  405680:	stp	x29, x30, [sp, #-48]!
  405684:	mov	w8, wzr
  405688:	str	x21, [sp, #16]
  40568c:	stp	x20, x19, [sp, #32]
  405690:	mov	x29, sp
  405694:	cbz	x1, 4057c8 <ferror@plt+0x3cf8>
  405698:	cbz	x0, 4057c8 <ferror@plt+0x3cf8>
  40569c:	ldrb	w8, [x0]
  4056a0:	and	w8, w8, #0xff
  4056a4:	cmp	w8, #0x2f
  4056a8:	mov	x19, x0
  4056ac:	b.ne	4056c8 <ferror@plt+0x3bf8>  // b.any
  4056b0:	mov	x0, x19
  4056b4:	ldrb	w8, [x0, #1]!
  4056b8:	cmp	w8, #0x2f
  4056bc:	mov	w8, #0x2f                  	// #47
  4056c0:	b.eq	4056a0 <ferror@plt+0x3bd0>  // b.none
  4056c4:	b	4056d8 <ferror@plt+0x3c08>
  4056c8:	cbnz	w8, 4056d8 <ferror@plt+0x3c08>
  4056cc:	mov	x20, xzr
  4056d0:	mov	x19, xzr
  4056d4:	b	4056f8 <ferror@plt+0x3c28>
  4056d8:	mov	w20, #0x1                   	// #1
  4056dc:	ldrb	w8, [x19, x20]
  4056e0:	cbz	w8, 4056f8 <ferror@plt+0x3c28>
  4056e4:	cmp	w8, #0x2f
  4056e8:	b.eq	4056f8 <ferror@plt+0x3c28>  // b.none
  4056ec:	add	x20, x20, #0x1
  4056f0:	ldrb	w8, [x19, x20]
  4056f4:	cbnz	w8, 4056e4 <ferror@plt+0x3c14>
  4056f8:	ldrb	w8, [x1]
  4056fc:	and	w8, w8, #0xff
  405700:	cmp	w8, #0x2f
  405704:	mov	x21, x1
  405708:	b.ne	405724 <ferror@plt+0x3c54>  // b.any
  40570c:	mov	x1, x21
  405710:	ldrb	w8, [x1, #1]!
  405714:	cmp	w8, #0x2f
  405718:	mov	w8, #0x2f                  	// #47
  40571c:	b.eq	4056fc <ferror@plt+0x3c2c>  // b.none
  405720:	b	405734 <ferror@plt+0x3c64>
  405724:	cbnz	w8, 405734 <ferror@plt+0x3c64>
  405728:	mov	x8, xzr
  40572c:	mov	x21, xzr
  405730:	b	405754 <ferror@plt+0x3c84>
  405734:	mov	w8, #0x1                   	// #1
  405738:	ldrb	w9, [x21, x8]
  40573c:	cbz	w9, 405754 <ferror@plt+0x3c84>
  405740:	cmp	w9, #0x2f
  405744:	b.eq	405754 <ferror@plt+0x3c84>  // b.none
  405748:	add	x8, x8, #0x1
  40574c:	ldrb	w9, [x21, x8]
  405750:	cbnz	w9, 405740 <ferror@plt+0x3c70>
  405754:	add	x9, x8, x20
  405758:	cmp	x9, #0x1
  40575c:	b.eq	405768 <ferror@plt+0x3c98>  // b.none
  405760:	cbnz	x9, 405788 <ferror@plt+0x3cb8>
  405764:	b	4057bc <ferror@plt+0x3cec>
  405768:	cbz	x19, 405778 <ferror@plt+0x3ca8>
  40576c:	ldrb	w9, [x19]
  405770:	cmp	w9, #0x2f
  405774:	b.eq	4057bc <ferror@plt+0x3cec>  // b.none
  405778:	cbz	x21, 4057c4 <ferror@plt+0x3cf4>
  40577c:	ldrb	w9, [x21]
  405780:	cmp	w9, #0x2f
  405784:	b.eq	4057bc <ferror@plt+0x3cec>  // b.none
  405788:	cmp	x20, x8
  40578c:	mov	w8, wzr
  405790:	b.ne	4057c8 <ferror@plt+0x3cf8>  // b.any
  405794:	cbz	x19, 4057c8 <ferror@plt+0x3cf8>
  405798:	cbz	x21, 4057c8 <ferror@plt+0x3cf8>
  40579c:	mov	x0, x19
  4057a0:	mov	x1, x21
  4057a4:	mov	x2, x20
  4057a8:	bl	4017f0 <strncmp@plt>
  4057ac:	cbnz	w0, 4057c4 <ferror@plt+0x3cf4>
  4057b0:	add	x0, x19, x20
  4057b4:	add	x1, x21, x20
  4057b8:	b	40569c <ferror@plt+0x3bcc>
  4057bc:	mov	w8, #0x1                   	// #1
  4057c0:	b	4057c8 <ferror@plt+0x3cf8>
  4057c4:	mov	w8, wzr
  4057c8:	ldp	x20, x19, [sp, #32]
  4057cc:	ldr	x21, [sp, #16]
  4057d0:	mov	w0, w8
  4057d4:	ldp	x29, x30, [sp], #48
  4057d8:	ret
  4057dc:	stp	x29, x30, [sp, #-64]!
  4057e0:	orr	x8, x0, x1
  4057e4:	stp	x24, x23, [sp, #16]
  4057e8:	stp	x22, x21, [sp, #32]
  4057ec:	stp	x20, x19, [sp, #48]
  4057f0:	mov	x29, sp
  4057f4:	cbz	x8, 405828 <ferror@plt+0x3d58>
  4057f8:	mov	x19, x1
  4057fc:	mov	x21, x0
  405800:	mov	x20, x2
  405804:	cbz	x0, 405844 <ferror@plt+0x3d74>
  405808:	cbz	x19, 405860 <ferror@plt+0x3d90>
  40580c:	mov	x0, x21
  405810:	bl	4016c0 <strlen@plt>
  405814:	mvn	x8, x0
  405818:	cmp	x8, x20
  40581c:	b.cs	405868 <ferror@plt+0x3d98>  // b.hs, b.nlast
  405820:	mov	x22, xzr
  405824:	b	4058a4 <ferror@plt+0x3dd4>
  405828:	adrp	x0, 406000 <ferror@plt+0x4530>
  40582c:	add	x0, x0, #0x602
  405830:	ldp	x20, x19, [sp, #48]
  405834:	ldp	x22, x21, [sp, #32]
  405838:	ldp	x24, x23, [sp, #16]
  40583c:	ldp	x29, x30, [sp], #64
  405840:	b	401870 <strdup@plt>
  405844:	mov	x0, x19
  405848:	mov	x1, x20
  40584c:	ldp	x20, x19, [sp, #48]
  405850:	ldp	x22, x21, [sp, #32]
  405854:	ldp	x24, x23, [sp, #16]
  405858:	ldp	x29, x30, [sp], #64
  40585c:	b	4019a0 <strndup@plt>
  405860:	mov	x0, x21
  405864:	b	405830 <ferror@plt+0x3d60>
  405868:	add	x24, x0, x20
  40586c:	mov	x23, x0
  405870:	add	x0, x24, #0x1
  405874:	bl	4017c0 <malloc@plt>
  405878:	mov	x22, x0
  40587c:	cbz	x0, 4058a4 <ferror@plt+0x3dd4>
  405880:	mov	x0, x22
  405884:	mov	x1, x21
  405888:	mov	x2, x23
  40588c:	bl	401690 <memcpy@plt>
  405890:	add	x0, x22, x23
  405894:	mov	x1, x19
  405898:	mov	x2, x20
  40589c:	bl	401690 <memcpy@plt>
  4058a0:	strb	wzr, [x22, x24]
  4058a4:	mov	x0, x22
  4058a8:	ldp	x20, x19, [sp, #48]
  4058ac:	ldp	x22, x21, [sp, #32]
  4058b0:	ldp	x24, x23, [sp, #16]
  4058b4:	ldp	x29, x30, [sp], #64
  4058b8:	ret
  4058bc:	stp	x29, x30, [sp, #-64]!
  4058c0:	stp	x20, x19, [sp, #48]
  4058c4:	mov	x20, x0
  4058c8:	stp	x24, x23, [sp, #16]
  4058cc:	stp	x22, x21, [sp, #32]
  4058d0:	mov	x29, sp
  4058d4:	cbz	x1, 405908 <ferror@plt+0x3e38>
  4058d8:	mov	x0, x1
  4058dc:	mov	x19, x1
  4058e0:	bl	4016c0 <strlen@plt>
  4058e4:	mov	x21, x0
  4058e8:	cbz	x20, 405914 <ferror@plt+0x3e44>
  4058ec:	mov	x0, x20
  4058f0:	bl	4016c0 <strlen@plt>
  4058f4:	mvn	x8, x0
  4058f8:	cmp	x21, x8
  4058fc:	b.ls	405930 <ferror@plt+0x3e60>  // b.plast
  405900:	mov	x22, xzr
  405904:	b	40596c <ferror@plt+0x3e9c>
  405908:	cbz	x20, 405984 <ferror@plt+0x3eb4>
  40590c:	mov	x0, x20
  405910:	b	40598c <ferror@plt+0x3ebc>
  405914:	mov	x0, x19
  405918:	mov	x1, x21
  40591c:	ldp	x20, x19, [sp, #48]
  405920:	ldp	x22, x21, [sp, #32]
  405924:	ldp	x24, x23, [sp, #16]
  405928:	ldp	x29, x30, [sp], #64
  40592c:	b	4019a0 <strndup@plt>
  405930:	add	x24, x0, x21
  405934:	mov	x23, x0
  405938:	add	x0, x24, #0x1
  40593c:	bl	4017c0 <malloc@plt>
  405940:	mov	x22, x0
  405944:	cbz	x0, 40596c <ferror@plt+0x3e9c>
  405948:	mov	x0, x22
  40594c:	mov	x1, x20
  405950:	mov	x2, x23
  405954:	bl	401690 <memcpy@plt>
  405958:	add	x0, x22, x23
  40595c:	mov	x1, x19
  405960:	mov	x2, x21
  405964:	bl	401690 <memcpy@plt>
  405968:	strb	wzr, [x22, x24]
  40596c:	mov	x0, x22
  405970:	ldp	x20, x19, [sp, #48]
  405974:	ldp	x22, x21, [sp, #32]
  405978:	ldp	x24, x23, [sp, #16]
  40597c:	ldp	x29, x30, [sp], #64
  405980:	ret
  405984:	adrp	x0, 406000 <ferror@plt+0x4530>
  405988:	add	x0, x0, #0x602
  40598c:	ldp	x20, x19, [sp, #48]
  405990:	ldp	x22, x21, [sp, #32]
  405994:	ldp	x24, x23, [sp, #16]
  405998:	ldp	x29, x30, [sp], #64
  40599c:	b	401870 <strdup@plt>
  4059a0:	sub	sp, sp, #0x140
  4059a4:	stp	x29, x30, [sp, #240]
  4059a8:	add	x29, sp, #0xf0
  4059ac:	sub	x9, x29, #0x70
  4059b0:	mov	x10, sp
  4059b4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4059b8:	add	x8, x29, #0x50
  4059bc:	movk	x11, #0xff80, lsl #32
  4059c0:	add	x9, x9, #0x30
  4059c4:	add	x10, x10, #0x80
  4059c8:	stp	x8, x9, [x29, #-32]
  4059cc:	stp	x10, x11, [x29, #-16]
  4059d0:	stp	x2, x3, [x29, #-112]
  4059d4:	stp	x4, x5, [x29, #-96]
  4059d8:	stp	x6, x7, [x29, #-80]
  4059dc:	stp	q1, q2, [sp, #16]
  4059e0:	str	q0, [sp]
  4059e4:	ldp	q0, q1, [x29, #-32]
  4059e8:	stp	x20, x19, [sp, #304]
  4059ec:	mov	x19, x0
  4059f0:	add	x0, x29, #0x18
  4059f4:	sub	x2, x29, #0x40
  4059f8:	str	x28, [sp, #256]
  4059fc:	stp	x24, x23, [sp, #272]
  405a00:	stp	x22, x21, [sp, #288]
  405a04:	stp	q3, q4, [sp, #48]
  405a08:	stp	q5, q6, [sp, #80]
  405a0c:	str	q7, [sp, #112]
  405a10:	stp	q0, q1, [x29, #-64]
  405a14:	bl	401990 <vasprintf@plt>
  405a18:	tbnz	w0, #31, 405a50 <ferror@plt+0x3f80>
  405a1c:	ldr	x21, [x29, #24]
  405a20:	orr	x8, x19, x21
  405a24:	cbz	x8, 405a58 <ferror@plt+0x3f88>
  405a28:	mov	w22, w0
  405a2c:	cbz	x19, 405a6c <ferror@plt+0x3f9c>
  405a30:	cbz	x21, 405a80 <ferror@plt+0x3fb0>
  405a34:	mov	x0, x19
  405a38:	bl	4016c0 <strlen@plt>
  405a3c:	mvn	x8, x0
  405a40:	cmp	x8, x22
  405a44:	b.cs	405a88 <ferror@plt+0x3fb8>  // b.hs, b.nlast
  405a48:	mov	x20, xzr
  405a4c:	b	405ac4 <ferror@plt+0x3ff4>
  405a50:	mov	x20, xzr
  405a54:	b	405acc <ferror@plt+0x3ffc>
  405a58:	adrp	x0, 406000 <ferror@plt+0x4530>
  405a5c:	add	x0, x0, #0x602
  405a60:	bl	401870 <strdup@plt>
  405a64:	mov	x20, x0
  405a68:	b	405ac4 <ferror@plt+0x3ff4>
  405a6c:	mov	x0, x21
  405a70:	mov	x1, x22
  405a74:	bl	4019a0 <strndup@plt>
  405a78:	mov	x20, x0
  405a7c:	b	405ac4 <ferror@plt+0x3ff4>
  405a80:	mov	x0, x19
  405a84:	b	405a60 <ferror@plt+0x3f90>
  405a88:	add	x24, x0, x22
  405a8c:	mov	x23, x0
  405a90:	add	x0, x24, #0x1
  405a94:	bl	4017c0 <malloc@plt>
  405a98:	mov	x20, x0
  405a9c:	cbz	x0, 405ac4 <ferror@plt+0x3ff4>
  405aa0:	mov	x0, x20
  405aa4:	mov	x1, x19
  405aa8:	mov	x2, x23
  405aac:	bl	401690 <memcpy@plt>
  405ab0:	add	x0, x20, x23
  405ab4:	mov	x1, x21
  405ab8:	mov	x2, x22
  405abc:	bl	401690 <memcpy@plt>
  405ac0:	strb	wzr, [x20, x24]
  405ac4:	ldr	x0, [x29, #24]
  405ac8:	bl	401950 <free@plt>
  405acc:	mov	x0, x20
  405ad0:	ldp	x20, x19, [sp, #304]
  405ad4:	ldp	x22, x21, [sp, #288]
  405ad8:	ldp	x24, x23, [sp, #272]
  405adc:	ldr	x28, [sp, #256]
  405ae0:	ldp	x29, x30, [sp, #240]
  405ae4:	add	sp, sp, #0x140
  405ae8:	ret
  405aec:	sub	sp, sp, #0x60
  405af0:	stp	x29, x30, [sp, #16]
  405af4:	stp	x26, x25, [sp, #32]
  405af8:	stp	x24, x23, [sp, #48]
  405afc:	stp	x22, x21, [sp, #64]
  405b00:	stp	x20, x19, [sp, #80]
  405b04:	ldr	x23, [x0]
  405b08:	add	x29, sp, #0x10
  405b0c:	ldrb	w8, [x23]
  405b10:	cbz	w8, 405cd0 <ferror@plt+0x4200>
  405b14:	mov	x20, x0
  405b18:	mov	x22, x1
  405b1c:	mov	x0, x23
  405b20:	mov	x1, x2
  405b24:	mov	w24, w3
  405b28:	mov	x21, x2
  405b2c:	bl	4019b0 <strspn@plt>
  405b30:	add	x19, x23, x0
  405b34:	ldrb	w25, [x19]
  405b38:	cbz	x25, 405ccc <ferror@plt+0x41fc>
  405b3c:	cbz	w24, 405bcc <ferror@plt+0x40fc>
  405b40:	cmp	w25, #0x3f
  405b44:	b.hi	405be8 <ferror@plt+0x4118>  // b.pmore
  405b48:	mov	w8, #0x1                   	// #1
  405b4c:	mov	x9, #0x1                   	// #1
  405b50:	lsl	x8, x8, x25
  405b54:	movk	x9, #0x84, lsl #32
  405b58:	and	x8, x8, x9
  405b5c:	cbz	x8, 405be8 <ferror@plt+0x4118>
  405b60:	sturb	w25, [x29, #-4]
  405b64:	sturb	wzr, [x29, #-3]
  405b68:	mov	x24, x19
  405b6c:	ldrb	w9, [x24, #1]!
  405b70:	cbz	w9, 405c68 <ferror@plt+0x4198>
  405b74:	add	x10, x0, x23
  405b78:	mov	x26, xzr
  405b7c:	mov	w8, wzr
  405b80:	add	x23, x10, #0x2
  405b84:	b	405ba8 <ferror@plt+0x40d8>
  405b88:	sxtb	w1, w9
  405b8c:	sub	x0, x29, #0x4
  405b90:	bl	4019c0 <strchr@plt>
  405b94:	cbnz	x0, 405c7c <ferror@plt+0x41ac>
  405b98:	mov	w8, wzr
  405b9c:	ldrb	w9, [x23, x26]
  405ba0:	add	x26, x26, #0x1
  405ba4:	cbz	w9, 405bc8 <ferror@plt+0x40f8>
  405ba8:	cbnz	w8, 405b98 <ferror@plt+0x40c8>
  405bac:	and	w8, w9, #0xff
  405bb0:	cmp	w8, #0x5c
  405bb4:	b.ne	405b88 <ferror@plt+0x40b8>  // b.any
  405bb8:	mov	w8, #0x1                   	// #1
  405bbc:	ldrb	w9, [x23, x26]
  405bc0:	add	x26, x26, #0x1
  405bc4:	cbnz	w9, 405ba8 <ferror@plt+0x40d8>
  405bc8:	b	405c80 <ferror@plt+0x41b0>
  405bcc:	mov	x0, x19
  405bd0:	mov	x1, x21
  405bd4:	bl	401a20 <strcspn@plt>
  405bd8:	add	x8, x19, x0
  405bdc:	str	x0, [x22]
  405be0:	str	x8, [x20]
  405be4:	b	405cd4 <ferror@plt+0x4204>
  405be8:	add	x9, x0, x23
  405bec:	mov	x24, xzr
  405bf0:	mov	w8, wzr
  405bf4:	add	x23, x9, #0x1
  405bf8:	b	405c1c <ferror@plt+0x414c>
  405bfc:	sxtb	w1, w25
  405c00:	mov	x0, x21
  405c04:	bl	4019c0 <strchr@plt>
  405c08:	cbnz	x0, 405c74 <ferror@plt+0x41a4>
  405c0c:	mov	w8, wzr
  405c10:	ldrb	w25, [x23, x24]
  405c14:	add	x24, x24, #0x1
  405c18:	cbz	w25, 405c3c <ferror@plt+0x416c>
  405c1c:	cbnz	w8, 405c0c <ferror@plt+0x413c>
  405c20:	and	w8, w25, #0xff
  405c24:	cmp	w8, #0x5c
  405c28:	b.ne	405bfc <ferror@plt+0x412c>  // b.any
  405c2c:	mov	w8, #0x1                   	// #1
  405c30:	ldrb	w25, [x23, x24]
  405c34:	add	x24, x24, #0x1
  405c38:	cbnz	w25, 405c1c <ferror@plt+0x414c>
  405c3c:	sub	w8, w24, w8
  405c40:	sxtw	x8, w8
  405c44:	str	x8, [x22]
  405c48:	add	x22, x19, x8
  405c4c:	ldrsb	w1, [x22]
  405c50:	cbz	w1, 405c60 <ferror@plt+0x4190>
  405c54:	mov	x0, x21
  405c58:	bl	4019c0 <strchr@plt>
  405c5c:	cbz	x0, 405ccc <ferror@plt+0x41fc>
  405c60:	str	x22, [x20]
  405c64:	b	405cd4 <ferror@plt+0x4204>
  405c68:	mov	w8, wzr
  405c6c:	mov	w26, wzr
  405c70:	b	405c80 <ferror@plt+0x41b0>
  405c74:	mov	w8, wzr
  405c78:	b	405c3c <ferror@plt+0x416c>
  405c7c:	mov	w8, wzr
  405c80:	sub	w8, w26, w8
  405c84:	sxtw	x23, w8
  405c88:	str	x23, [x22]
  405c8c:	add	x8, x23, x19
  405c90:	ldrb	w8, [x8, #1]
  405c94:	cbz	w8, 405ccc <ferror@plt+0x41fc>
  405c98:	cmp	w8, w25
  405c9c:	b.ne	405ccc <ferror@plt+0x41fc>  // b.any
  405ca0:	add	x8, x23, x19
  405ca4:	ldrsb	w1, [x8, #2]
  405ca8:	cbz	w1, 405cb8 <ferror@plt+0x41e8>
  405cac:	mov	x0, x21
  405cb0:	bl	4019c0 <strchr@plt>
  405cb4:	cbz	x0, 405ccc <ferror@plt+0x41fc>
  405cb8:	add	x8, x19, x23
  405cbc:	add	x8, x8, #0x2
  405cc0:	str	x8, [x20]
  405cc4:	mov	x19, x24
  405cc8:	b	405cd4 <ferror@plt+0x4204>
  405ccc:	str	x19, [x20]
  405cd0:	mov	x19, xzr
  405cd4:	mov	x0, x19
  405cd8:	ldp	x20, x19, [sp, #80]
  405cdc:	ldp	x22, x21, [sp, #64]
  405ce0:	ldp	x24, x23, [sp, #48]
  405ce4:	ldp	x26, x25, [sp, #32]
  405ce8:	ldp	x29, x30, [sp, #16]
  405cec:	add	sp, sp, #0x60
  405cf0:	ret
  405cf4:	stp	x29, x30, [sp, #-32]!
  405cf8:	str	x19, [sp, #16]
  405cfc:	mov	x19, x0
  405d00:	mov	x29, sp
  405d04:	mov	x0, x19
  405d08:	bl	401820 <fgetc@plt>
  405d0c:	cmp	w0, #0xa
  405d10:	b.eq	405d2c <ferror@plt+0x425c>  // b.none
  405d14:	cmn	w0, #0x1
  405d18:	b.ne	405d04 <ferror@plt+0x4234>  // b.any
  405d1c:	mov	w0, #0x1                   	// #1
  405d20:	ldr	x19, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #32
  405d28:	ret
  405d2c:	mov	w0, wzr
  405d30:	ldr	x19, [sp, #16]
  405d34:	ldp	x29, x30, [sp], #32
  405d38:	ret
  405d3c:	nop
  405d40:	stp	x29, x30, [sp, #-64]!
  405d44:	mov	x29, sp
  405d48:	stp	x19, x20, [sp, #16]
  405d4c:	adrp	x20, 417000 <ferror@plt+0x15530>
  405d50:	add	x20, x20, #0xdf0
  405d54:	stp	x21, x22, [sp, #32]
  405d58:	adrp	x21, 417000 <ferror@plt+0x15530>
  405d5c:	add	x21, x21, #0xde8
  405d60:	sub	x20, x20, x21
  405d64:	mov	w22, w0
  405d68:	stp	x23, x24, [sp, #48]
  405d6c:	mov	x23, x1
  405d70:	mov	x24, x2
  405d74:	bl	401658 <memcpy@plt-0x38>
  405d78:	cmp	xzr, x20, asr #3
  405d7c:	b.eq	405da8 <ferror@plt+0x42d8>  // b.none
  405d80:	asr	x20, x20, #3
  405d84:	mov	x19, #0x0                   	// #0
  405d88:	ldr	x3, [x21, x19, lsl #3]
  405d8c:	mov	x2, x24
  405d90:	add	x19, x19, #0x1
  405d94:	mov	x1, x23
  405d98:	mov	w0, w22
  405d9c:	blr	x3
  405da0:	cmp	x20, x19
  405da4:	b.ne	405d88 <ferror@plt+0x42b8>  // b.any
  405da8:	ldp	x19, x20, [sp, #16]
  405dac:	ldp	x21, x22, [sp, #32]
  405db0:	ldp	x23, x24, [sp, #48]
  405db4:	ldp	x29, x30, [sp], #64
  405db8:	ret
  405dbc:	nop
  405dc0:	ret
  405dc4:	nop
  405dc8:	adrp	x2, 418000 <ferror@plt+0x16530>
  405dcc:	mov	x1, #0x0                   	// #0
  405dd0:	ldr	x2, [x2, #560]
  405dd4:	b	401740 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405dd8 <.fini>:
  405dd8:	stp	x29, x30, [sp, #-16]!
  405ddc:	mov	x29, sp
  405de0:	ldp	x29, x30, [sp], #16
  405de4:	ret
