<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>
defines: 
time_elapsed: 0.544s
ram usage: 39372 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp38n5t15y/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:1</a>: No timescale set for &#34;alu_accum3&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:1</a>: Compile module &#34;work@alu_accum3&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:2</a>: Implicit port type (wire) for &#34;dataout&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:1</a>: Top level module &#34;work@alu_accum3&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>: Cannot find a module definition for &#34;work@alu_accum3::alu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>: Cannot find a module definition for &#34;work@alu_accum3::accum&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>: Cannot find a module definition for &#34;work@alu_accum3::xtend&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp38n5t15y/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_alu_accum3
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp38n5t15y/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp38n5t15y/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@alu_accum3)
 |vpiName:work@alu_accum3
 |uhdmallPackages:
 \_package: builtin, parent:work@alu_accum3
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@alu_accum3, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:1, parent:work@alu_accum3
   |vpiDefName:work@alu_accum3
   |vpiFullName:work@alu_accum3
   |vpiPort:
   \_port: (dataout), line:2
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:2
         |vpiName:dataout
         |vpiFullName:work@alu_accum3.dataout
   |vpiPort:
   \_port: (ain), line:3
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:3
         |vpiName:ain
         |vpiFullName:work@alu_accum3.ain
   |vpiPort:
   \_port: (bin), line:3
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:3
         |vpiName:bin
         |vpiFullName:work@alu_accum3.bin
   |vpiPort:
   \_port: (opcode), line:4
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:4
         |vpiName:opcode
         |vpiFullName:work@alu_accum3.opcode
   |vpiPort:
   \_port: (clk), line:5
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5
         |vpiName:clk
         |vpiFullName:work@alu_accum3.clk
   |vpiPort:
   \_port: (rst_n), line:5
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:5
         |vpiName:rst_n
         |vpiFullName:work@alu_accum3.rst_n
   |vpiNet:
   \_logic_net: (dataout), line:2
   |vpiNet:
   \_logic_net: (ain), line:3
   |vpiNet:
   \_logic_net: (bin), line:3
   |vpiNet:
   \_logic_net: (opcode), line:4
   |vpiNet:
   \_logic_net: (clk), line:5
   |vpiNet:
   \_logic_net: (rst_n), line:5
   |vpiNet:
   \_logic_net: (alu_out), line:6
     |vpiName:alu_out
     |vpiFullName:work@alu_accum3.alu_out
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@alu_accum3 (work@alu_accum3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:1
   |vpiDefName:work@alu_accum3
   |vpiName:work@alu_accum3
   |vpiPort:
   \_port: (dataout), line:2, parent:work@alu_accum3
     |vpiName:dataout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dataout), line:2, parent:work@alu_accum3
         |vpiName:dataout
         |vpiFullName:work@alu_accum3.dataout
   |vpiPort:
   \_port: (ain), line:3, parent:work@alu_accum3
     |vpiName:ain
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ain), line:3, parent:work@alu_accum3
         |vpiName:ain
         |vpiFullName:work@alu_accum3.ain
   |vpiPort:
   \_port: (bin), line:3, parent:work@alu_accum3
     |vpiName:bin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bin), line:3, parent:work@alu_accum3
         |vpiName:bin
         |vpiFullName:work@alu_accum3.bin
   |vpiPort:
   \_port: (opcode), line:4, parent:work@alu_accum3
     |vpiName:opcode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opcode), line:4, parent:work@alu_accum3
         |vpiName:opcode
         |vpiFullName:work@alu_accum3.opcode
   |vpiPort:
   \_port: (clk), line:5, parent:work@alu_accum3
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:5, parent:work@alu_accum3
         |vpiName:clk
         |vpiFullName:work@alu_accum3.clk
   |vpiPort:
   \_port: (rst_n), line:5, parent:work@alu_accum3
     |vpiName:rst_n
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst_n), line:5, parent:work@alu_accum3
         |vpiName:rst_n
         |vpiFullName:work@alu_accum3.rst_n
   |vpiModule:
   \_module: work@alu_accum3::alu (alu), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:7, parent:work@alu_accum3
     |vpiDefName:work@alu_accum3::alu
     |vpiName:alu
     |vpiFullName:work@alu_accum3.alu
     |vpiPort:
     \_port: (alu_out), parent:alu
       |vpiName:alu_out
       |vpiHighConn:
       \_ref_obj: (alu_out), line:9
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:6, parent:work@alu_accum3
           |vpiName:alu_out
           |vpiFullName:work@alu_accum3.alu_out
           |vpiNetType:1
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (zero), parent:alu
       |vpiName:zero
       |vpiHighConn:
       \_ref_obj: (zero), line:9
         |vpiName:zero
     |vpiPort:
     \_port: (ain), parent:alu
       |vpiName:ain
       |vpiHighConn:
       \_ref_obj: (ain), line:9
         |vpiName:ain
         |vpiActual:
         \_logic_net: (ain), line:3, parent:work@alu_accum3
     |vpiPort:
     \_port: (bin), parent:alu
       |vpiName:bin
       |vpiHighConn:
       \_ref_obj: (bin), line:9
         |vpiName:bin
         |vpiActual:
         \_logic_net: (bin), line:3, parent:work@alu_accum3
     |vpiPort:
     \_port: (opcode), parent:alu
       |vpiName:opcode
       |vpiHighConn:
       \_ref_obj: (opcode), line:9
         |vpiName:opcode
         |vpiActual:
         \_logic_net: (opcode), line:4, parent:work@alu_accum3
     |vpiInstance:
     \_module: work@alu_accum3 (work@alu_accum3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:1
   |vpiModule:
   \_module: work@alu_accum3::accum (accum), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:10, parent:work@alu_accum3
     |vpiDefName:work@alu_accum3::accum
     |vpiName:accum
     |vpiFullName:work@alu_accum3.accum
     |vpiPort:
     \_port: (dataout), parent:accum
       |vpiName:dataout
       |vpiHighConn:
       \_ref_obj: (dataout), line:10
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:2, parent:work@alu_accum3
     |vpiPort:
     \_port: (datain), parent:accum
       |vpiName:datain
       |vpiHighConn:
       \_ref_obj: (alu_out), line:10
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:6, parent:work@alu_accum3
     |vpiPort:
     \_port: (clk), parent:accum
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:10
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:5, parent:work@alu_accum3
     |vpiPort:
     \_port: (rst_n), parent:accum
       |vpiName:rst_n
       |vpiHighConn:
       \_ref_obj: (rst_n), line:10
         |vpiName:rst_n
         |vpiActual:
         \_logic_net: (rst_n), line:5, parent:work@alu_accum3
     |vpiInstance:
     \_module: work@alu_accum3 (work@alu_accum3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:1
   |vpiModule:
   \_module: work@alu_accum3::xtend (xtend), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:11, parent:work@alu_accum3
     |vpiDefName:work@alu_accum3::xtend
     |vpiName:xtend
     |vpiFullName:work@alu_accum3.xtend
     |vpiPort:
     \_port: (dout), parent:xtend
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (dataout), line:11
         |vpiName:dataout
         |vpiActual:
         \_logic_net: (dataout), line:2, parent:work@alu_accum3
     |vpiPort:
     \_port: (din), parent:xtend
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (alu_out), line:11
         |vpiName:alu_out
         |vpiActual:
         \_logic_net: (alu_out), line:6, parent:work@alu_accum3
     |vpiPort:
     \_port: (clk), parent:xtend
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:11
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:5, parent:work@alu_accum3
     |vpiPort:
     \_port: (rst), parent:xtend
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (rst), line:11
         |vpiName:rst
     |vpiInstance:
     \_module: work@alu_accum3 (work@alu_accum3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv</a>, line:1
   |vpiNet:
   \_logic_net: (dataout), line:2, parent:work@alu_accum3
   |vpiNet:
   \_logic_net: (ain), line:3, parent:work@alu_accum3
   |vpiNet:
   \_logic_net: (bin), line:3, parent:work@alu_accum3
   |vpiNet:
   \_logic_net: (opcode), line:4, parent:work@alu_accum3
   |vpiNet:
   \_logic_net: (clk), line:5, parent:work@alu_accum3
   |vpiNet:
   \_logic_net: (rst_n), line:5, parent:work@alu_accum3
   |vpiNet:
   \_logic_net: (alu_out), line:6, parent:work@alu_accum3
Object: \work_alu_accum3 of type 3000
Object: \work_alu_accum3 of type 32
Object: \dataout of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \clk of type 44
Object: \rst_n of type 44
Object: \alu of type 32
Object: \alu_out of type 44
Object: \zero of type 44
Object: \ain of type 44
Object: \bin of type 44
Object: \opcode of type 44
Object: \accum of type 32
Object: \dataout of type 44
Object: \datain of type 44
Object: \clk of type 44
Object: \rst_n of type 44
Object: \xtend of type 32
Object: \dout of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \rst of type 44
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \alu_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_alu_accum3 of type 32
Object: \dataout of type 36
Object: \ain of type 36
Object: \bin of type 36
Object: \opcode of type 36
Object: \clk of type 36
Object: \rst_n of type 36
Object: \alu_out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_alu_accum3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3878ca0] str=&#39;\work_alu_accum3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:2</a>.0-2.0&gt; [0x3878f80] str=&#39;\dataout&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:3</a>.0-3.0&gt; [0x3879390] str=&#39;\ain&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:3</a>.0-3.0&gt; [0x3879570] str=&#39;\bin&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:4</a>.0-4.0&gt; [0x3879730] str=&#39;\opcode&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:5</a>.0-5.0&gt; [0x38798d0] str=&#39;\clk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:5</a>.0-5.0&gt; [0x3879a90] str=&#39;\rst_n&#39; input port=6
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x3879c50] str=&#39;\alu&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a5d0] str=&#39;\work_alu_accum3::alu&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387a710] str=&#39;\alu_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387a830] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387aa50] str=&#39;\zero&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387ab70] str=&#39;\zero&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387ad70] str=&#39;\ain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387ae90] str=&#39;\ain&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b0b0] str=&#39;\bin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b1d0] str=&#39;\bin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b440] str=&#39;\opcode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b560] str=&#39;\opcode&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387b760] str=&#39;\accum&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bf10] str=&#39;\work_alu_accum3::accum&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c050] str=&#39;\dataout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c170] str=&#39;\dataout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c390] str=&#39;\datain&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c4b0] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c6b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c7d0] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c9f0] str=&#39;\rst_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387cb10] str=&#39;\rst_n&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387cd60] str=&#39;\xtend&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d510] str=&#39;\work_alu_accum3::xtend&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387d650] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387d770] str=&#39;\dataout&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387d990] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387dab0] str=&#39;\alu_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387dcb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387ddd0] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387dff0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387e110] str=&#39;\rst&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387e3f0] str=&#39;\alu_out&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387e5d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387e8d0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387ea90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3878ca0] str=&#39;\work_alu_accum3&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:2</a>.0-2.0&gt; [0x3878f80] str=&#39;\dataout&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:3</a>.0-3.0&gt; [0x3879390] str=&#39;\ain&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:3</a>.0-3.0&gt; [0x3879570] str=&#39;\bin&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:4</a>.0-4.0&gt; [0x3879730] str=&#39;\opcode&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:5</a>.0-5.0&gt; [0x38798d0] str=&#39;\clk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:5</a>.0-5.0&gt; [0x3879a90] str=&#39;\rst_n&#39; input basic_prep port=6 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x3879c50] str=&#39;\alu&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a5d0] str=&#39;\work_alu_accum3::alu&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387a710] str=&#39;\alu_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387a830 -&gt; 0x387e3f0] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387aa50] str=&#39;\zero&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387ab70 -&gt; 0x3886a20] str=&#39;\zero&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387ad70] str=&#39;\ain&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387ae90 -&gt; 0x3879390] str=&#39;\ain&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b0b0] str=&#39;\bin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b1d0 -&gt; 0x3879570] str=&#39;\bin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b440] str=&#39;\opcode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>.0-7.0&gt; [0x387b560 -&gt; 0x3879730] str=&#39;\opcode&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387b760] str=&#39;\accum&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bf10] str=&#39;\work_alu_accum3::accum&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c050] str=&#39;\dataout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c170 -&gt; 0x3878f80] str=&#39;\dataout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c390] str=&#39;\datain&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c4b0 -&gt; 0x387e3f0] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c6b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c7d0 -&gt; 0x38798d0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387c9f0] str=&#39;\rst_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:10</a>.0-10.0&gt; [0x387cb10 -&gt; 0x3879a90] str=&#39;\rst_n&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387cd60] str=&#39;\xtend&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d510] str=&#39;\work_alu_accum3::xtend&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387d650] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387d770 -&gt; 0x3878f80] str=&#39;\dataout&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387d990] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387dab0 -&gt; 0x387e3f0] str=&#39;\alu_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387dcb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387ddd0 -&gt; 0x38798d0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387dff0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>.0-11.0&gt; [0x387e110 -&gt; 0x38876a0] str=&#39;\rst&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387e3f0] str=&#39;\alu_out&#39; basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387e5d0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387e8d0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:6</a>.0-6.0&gt; [0x387ea90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:0</a>.0-0.0&gt; [0x3886a20] str=&#39;\zero&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-0" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:0</a>.0-0.0&gt; [0x38876a0] str=&#39;\rst&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:7</a>: Warning: Identifier `\zero&#39; is implicitly declared.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p713.sv:11</a>: Warning: Identifier `\rst&#39; is implicitly declared.
Generating RTLIL representation for module `\work_alu_accum3::accum&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387b880] str=&#39;\work_alu_accum3::accum&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387b9a0] str=&#39;\dataout&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bae0] str=&#39;\datain&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bc20] str=&#39;\clk&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bd40] str=&#39;\rst_n&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387b880] str=&#39;\work_alu_accum3::accum&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387b9a0] str=&#39;\dataout&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bae0] str=&#39;\datain&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bc20] str=&#39;\clk&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387bd40] str=&#39;\rst_n&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum3::alu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3879d70] str=&#39;\work_alu_accum3::alu&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3879eb0] str=&#39;\alu_out&#39; port=7
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a030] str=&#39;\zero&#39; port=8
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a170] str=&#39;\ain&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a290] str=&#39;\bin&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a3b0] str=&#39;\opcode&#39; port=11
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3879d70] str=&#39;\work_alu_accum3::alu&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3879eb0] str=&#39;\alu_out&#39; basic_prep port=7 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a030] str=&#39;\zero&#39; basic_prep port=8 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a170] str=&#39;\ain&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a290] str=&#39;\bin&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387a3b0] str=&#39;\opcode&#39; basic_prep port=11 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_alu_accum3::xtend&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387ce80] str=&#39;\work_alu_accum3::xtend&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387cfa0] str=&#39;\dout&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d0e0] str=&#39;\din&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d220] str=&#39;\clk&#39; port=18
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d340] str=&#39;\rst&#39; port=19
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387ce80] str=&#39;\work_alu_accum3::xtend&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387cfa0] str=&#39;\dout&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d0e0] str=&#39;\din&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d220] str=&#39;\clk&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x387d340] str=&#39;\rst&#39; basic_prep port=19 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_alu_accum3::xtend&#39; referenced in module `work_alu_accum3&#39; in cell `xtend&#39; does not have a port named &#39;rst&#39;.

</pre>
</body>