INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:34:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.215ns  (required time - arrival time)
  Source:                 buffer94/dataReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer94/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 1.102ns (21.251%)  route 4.084ns (78.749%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2449, unset)         0.508     0.508    buffer94/clk
    SLICE_X21Y212        FDRE                                         r  buffer94/dataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y212        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer94/dataReg_reg[6]/Q
                         net (fo=7, routed)           0.530     1.254    buffer94/control/Q[6]
    SLICE_X20Y214        LUT5 (Prop_lut5_I0_O)        0.043     1.297 r  buffer94/control/B_loadAddr[6]_INST_0_i_1/O
                         net (fo=14, routed)          0.450     1.747    buffer240/fifo/buffer218_outs[6]
    SLICE_X11Y213        LUT3 (Prop_lut3_I1_O)        0.043     1.790 r  buffer240/fifo/Memory[0][0]_i_18__0/O
                         net (fo=2, routed)           0.530     2.320    cmpi17/buffer240_outs[2]
    SLICE_X10Y213        LUT5 (Prop_lut5_I0_O)        0.043     2.363 r  cmpi17/Memory[0][0]_i_15/O
                         net (fo=1, routed)           0.000     2.363    cmpi17/Memory[0][0]_i_15_n_0
    SLICE_X10Y213        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.540 r  cmpi17/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.540    cmpi17/Memory_reg[0][0]_i_8_n_0
    SLICE_X10Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.590 r  cmpi17/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.590    cmpi17/Memory_reg[0][0]_i_4_n_0
    SLICE_X10Y215        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.697 f  cmpi17/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.342     3.039    buffer254/fifo/result[0]
    SLICE_X11Y217        LUT6 (Prop_lut6_I4_O)        0.122     3.161 r  buffer254/fifo/transmitValue_i_4__29/O
                         net (fo=3, routed)           0.265     3.425    buffer256/fifo/Full_reg_1
    SLICE_X10Y218        LUT6 (Prop_lut6_I0_O)        0.043     3.468 r  buffer256/fifo/i__i_5__3/O
                         net (fo=2, routed)           0.226     3.694    buffer52/transmitValue_reg_0
    SLICE_X9Y217         LUT4 (Prop_lut4_I3_O)        0.043     3.737 f  buffer52/i__i_3__4/O
                         net (fo=7, routed)           0.234     3.971    fork88/control/generateBlocks[1].regblock/transmitValue_i_2__144
    SLICE_X8Y217         LUT6 (Prop_lut6_I1_O)        0.043     4.014 r  fork88/control/generateBlocks[1].regblock/transmitValue_i_4__28/O
                         net (fo=2, routed)           0.174     4.188    fork88/control/generateBlocks[0].regblock/Memory_reg[0][0]
    SLICE_X9Y216         LUT6 (Prop_lut6_I4_O)        0.043     4.231 r  fork88/control/generateBlocks[0].regblock/Memory[0][7]_i_5/O
                         net (fo=1, routed)           0.557     4.787    buffer106/control/Empty_reg
    SLICE_X22Y215        LUT6 (Prop_lut6_I1_O)        0.043     4.830 r  buffer106/control/Memory[0][7]_i_3/O
                         net (fo=5, routed)           0.183     5.013    buffer218/fifo/anyBlockStop
    SLICE_X23Y214        LUT3 (Prop_lut3_I1_O)        0.043     5.056 r  buffer218/fifo/fullReg_i_3__11/O
                         net (fo=6, routed)           0.317     5.373    buffer93/control/fullReg_reg_3
    SLICE_X20Y212        LUT6 (Prop_lut6_I1_O)        0.043     5.416 r  buffer93/control/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.277     5.694    buffer94/E[0]
    SLICE_X20Y212        FDRE                                         r  buffer94/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2449, unset)         0.483     4.683    buffer94/clk
    SLICE_X20Y212        FDRE                                         r  buffer94/dataReg_reg[1]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X20Y212        FDRE (Setup_fdre_C_CE)      -0.169     4.478    buffer94/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                 -1.215    




