#Start recording tcl command: 3/15/2015 00:57:46
#Project Location: /home/justin/7SegClock/7SegClock/Lattice_FPGA; Project name: SevenSegClock
prj_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock.ldf"
prj_run Export -impl SevenSegClock -task Jedecgen
pgr_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_program run
prj_run Export -impl SevenSegClock -task Jedecgen
pgr_program run
pgr_program run
pgr_program run
pgr_program run
pgr_program run
prj_run Export -impl SevenSegClock -task Jedecgen
pgr_program run
pgr_program run
pgr_program run
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_program set -port FTUSB-1
pgr_project close
pgr_program set -cable USB
pgr_program set -port EzUSB-0
pgr_project close
pgr_program set -cable USB2
pgr_program set -port FTUSB-0
pgr_project close
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
pgr_project open "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
pgr_project save "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/SevenSegClock.xcf"
pgr_project close
#Stop recording: 3/15/2015 01:40:10
