
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list alu.v CLA_4Adder.v CLA_16Adder.v control_logic.v idecode.v IDEX.v EXMEM.v MEMWB.v stall_logic.v dff.v iexecute.v ifetch.v shifter.v clkrst.v imemory.v memory2c.syn.v proc.v rf.v register16.v rf_bypass.v iwriteback.v  ]
alu.v CLA_4Adder.v CLA_16Adder.v control_logic.v idecode.v IDEX.v EXMEM.v MEMWB.v stall_logic.v dff.v iexecute.v ifetch.v shifter.v clkrst.v imemory.v memory2c.syn.v proc.v rf.v register16.v rf_bypass.v iwriteback.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./alu.v
Compiling source file ./CLA_4Adder.v
Compiling source file ./CLA_16Adder.v
Compiling source file ./control_logic.v
Compiling source file ./idecode.v
Compiling source file ./IDEX.v
Compiling source file ./EXMEM.v
Compiling source file ./MEMWB.v
Compiling source file ./stall_logic.v
Warning:  ./stall_logic.v:23: the undeclared symbol 'stall_1' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./iexecute.v
Warning:  ./iexecute.v:29: the undeclared symbol 'dummy' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./iexecute.v:29: the undeclared symbol 'dummy2' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./ifetch.v
Compiling source file ./shifter.v
Compiling source file ./clkrst.v
Compiling source file ./imemory.v
Warning:  Little argument or return value checking implemented for system task or function '$stop'. (VER-209)
Warning:  Little argument or return value checking implemented for system task or function '$finish'. (VER-209)
Warning:  ./clkrst.v:22: The statements in initial blocks are ignored. (VER-281)
Warning:  ./clkrst.v:30: delay controls are ignored for synthesis. (VER-176)
Warning:  ./clkrst.v:34: Unsupported system task '$stop' will be ignored for synthesis. (VER-274)
Warning:  ./clkrst.v:41: Unsupported system task '$finish' will be ignored for synthesis. (VER-274)
Compiling source file ./memory2c.syn.v
Compiling source file ./proc.v
Warning:  ./memory2c.syn.v:61: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./rf.v
Compiling source file ./register16.v
Compiling source file ./rf_bypass.v
Compiling source file ./iwriteback.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (proc)
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'ifetch'. (HDL-193)
Presto compilation completed successfully. (ifetch)
Information: Building the design 'idecode'. (HDL-193)
Presto compilation completed successfully. (idecode)
Information: Building the design 'IDEX'. (HDL-193)
Presto compilation completed successfully. (IDEX)
Information: Building the design 'iexecute'. (HDL-193)

Statistics for case statements in always block at line 38 in file
	'./iexecute.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine iexecute line 38 in file
		'./iexecute.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|        B_reg        | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (iexecute)
Information: Building the design 'EXMEM'. (HDL-193)
Presto compilation completed successfully. (EXMEM)
Information: Building the design 'imemory'. (HDL-193)
Presto compilation completed successfully. (imemory)
Information: Building the design 'MEMWB'. (HDL-193)
Presto compilation completed successfully. (MEMWB)
Information: Building the design 'iwriteback'. (HDL-193)
Presto compilation completed successfully. (iwriteback)
Information: Building the design 'stall_logic'. (HDL-193)
Presto compilation completed successfully. (stall_logic)
Information: Building the design 'register16'. (HDL-193)
Presto compilation completed successfully. (register16)
Information: Building the design 'memory2c'. (HDL-193)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   memory2c/60    |   64   |    8    |      6       |
|   memory2c/60    |   64   |    8    |      6       |
======================================================
Presto compilation completed successfully. (memory2c)
Information: Building the design 'CLA_16Adder'. (HDL-193)
Presto compilation completed successfully. (CLA_16Adder)
Information: Building the design 'control_logic'. (HDL-193)
Warning:  ./control_logic.v:120: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 96 in file
	'./control_logic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
|           263            |    auto/auto     |
|           323            |    auto/auto     |
===============================================
Presto compilation completed successfully. (control_logic)
Information: Building the design 'rf_bypass'. (HDL-193)
Presto compilation completed successfully. (rf_bypass)
Information: Building the design 'register16' instantiated from design 'IDEX' with
	the parameters "SIZE=2". (HDL-193)
Presto compilation completed successfully. (register16_SIZE2)
Information: Building the design 'register16' instantiated from design 'IDEX' with
	the parameters "SIZE=16". (HDL-193)
Presto compilation completed successfully. (register16_SIZE16)
Information: Building the design 'register16' instantiated from design 'IDEX' with
	the parameters "SIZE=4". (HDL-193)
Presto compilation completed successfully. (register16_SIZE4)
Information: Building the design 'register16' instantiated from design 'IDEX' with
	the parameters "SIZE=3". (HDL-193)
Presto compilation completed successfully. (register16_SIZE3)
Information: Building the design 'register16' instantiated from design 'IDEX' with
	the parameters "SIZE=1". (HDL-193)
Presto compilation completed successfully. (register16_SIZE1)
Information: Building the design 'alu'. (HDL-193)

Statistics for case statements in always block at line 64 in file
	'./alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine alu line 64 in file
		'./alu.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       Out_reg       | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (alu)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'CLA_4Adder'. (HDL-193)
Presto compilation completed successfully. (CLA_4Adder)
Information: Building the design 'rf'. (HDL-193)
Presto compilation completed successfully. (rf)
Information: Building the design 'shifter'. (HDL-193)
Warning:  ./shifter.v:21: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 20 in file
	'./shifter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully. (shifter)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: Q-2019.12-SP3
Date   : Wed Apr 14 12:23:26 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    EXMEM
        GTECH_OR2                                    gtech
        register16_SIZE1
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            dff
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
        register16_SIZE3
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            dff
                ...
        register16_SIZE16
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            dff
                ...
    IDEX
        GTECH_NOT                                    gtech
        register16_SIZE1
            ...
        register16_SIZE2
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            dff
                ...
        register16_SIZE3
            ...
        register16_SIZE4
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            dff
                ...
        register16_SIZE16
            ...
    MEMWB
        register16_SIZE1
            ...
        register16_SIZE3
            ...
        register16_SIZE16
            ...
    idecode
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        control_logic
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        rf_bypass
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            rf
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                register16
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
                    dff
                        ...
    iexecute
        CLA_16Adder
            CLA_4Adder
                GTECH_AND2                           gtech
                GTECH_OR2                            gtech
                GTECH_XOR2                           gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_XOR2                               gtech
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        alu
            CLA_16Adder
                ...
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
            GTECH_XOR2                               gtech
            shifter
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
    ifetch
        CLA_16Adder
            ...
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        memory2c
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        register16
            ...
    imemory
        memory2c
            ...
    iwriteback
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
    stall_logic
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        register16
            ...
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 2 instances of design 'memory2c'. (OPT-1056)
Information: Uniquified 3 instances of design 'CLA_16Adder'. (OPT-1056)
Information: Uniquified 23 instances of design 'register16_SIZE16'. (OPT-1056)
Information: Uniquified 8 instances of design 'register16_SIZE3'. (OPT-1056)
Information: Uniquified 19 instances of design 'register16_SIZE1'. (OPT-1056)
Information: Uniquified 417 instances of design 'dff'. (OPT-1056)
Information: Uniquified 12 instances of design 'CLA_4Adder'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 150 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dff_128'
  Processing 'register16_SIZE16_8'
  Processing 'stall_logic'
  Processing 'iwriteback'
  Processing 'register16_SIZE3_0'
  Processing 'register16_SIZE1_0'
  Processing 'register16_SIZE16_12'
  Processing 'MEMWB'
  Processing 'memory2c_0'
  Processing 'imemory'
  Processing 'EXMEM'
  Processing 'CLA_4Adder_0'
  Processing 'CLA_16Adder_0'
  Processing 'shifter'
  Processing 'alu'
  Processing 'iexecute'
  Processing 'register16_SIZE4'
  Processing 'register16_SIZE2'
  Processing 'IDEX'
  Processing 'rf'
  Processing 'rf_bypass'
  Processing 'control_logic'
  Processing 'idecode'
  Processing 'ifetch'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'memory2c_0_DW01_inc_0'
  Processing 'memory2c_1_DW01_inc_0_DW01_inc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   37533.7      0.61      76.8      25.9                          
    0:00:10   37533.7      0.61      76.8      25.9                          
    0:00:10   38272.8      0.58      36.9      25.7                          
    0:00:12   40009.7      0.31      10.0      20.1                          
    0:00:12   40012.0      0.31      10.0      20.2                          
    0:00:12   40012.0      0.31      10.0      20.2                          
    0:00:12   40012.0      0.31      10.0      20.2                          
    0:00:12   40012.0      0.31      10.0      20.2                          
    0:00:13   37936.3      0.44      17.8      18.9                          
    0:00:14   37950.9      0.35      15.1      18.9                          
    0:00:14   37948.5      0.32      15.0      18.9                          
    0:00:14   37955.1      0.31      14.4      18.9                          
    0:00:14   37951.4      0.31      14.8      18.9                          
    0:00:15   37959.8      0.30      14.2      18.9                          
    0:00:15   37958.4      0.30      14.5      18.9                          
    0:00:15   37964.0      0.29      14.2      18.9                          
    0:00:15   37960.3      0.29      14.5      18.9                          
    0:00:15   38006.3      0.29      14.2      18.9                          
    0:00:15   38040.0      0.29      14.1      18.9                          
    0:00:15   38038.2      0.29      14.1      18.9                          
    0:00:15   38036.3      0.29      14.0      18.9                          
    0:00:15   38034.4      0.29      14.0      18.9                          
    0:00:15   38032.5      0.28      14.0      18.9                          
    0:00:16   38030.7      0.28      13.9      18.9                          
    0:00:16   38028.8      0.28      13.9      18.9                          
    0:00:16   38035.4      0.28      13.9      18.9                          
    0:00:16   38041.9      0.28      13.8      18.9                          
    0:00:16   38041.9      0.28      13.8      18.9                          
    0:00:16   38041.9      0.28      13.8      18.9                          
    0:00:19   38526.7      0.35      15.4      15.7                          
    0:00:22   38951.0      0.47      17.2      12.7                          
    0:00:27   39199.7      0.47      17.2      12.3                          
    0:00:31   39432.5      0.47      17.2      12.0                          
    0:00:33   39465.8      0.47      17.2      11.9                          
    0:00:34   39495.3      0.47      17.2      11.9                          
    0:00:34   39526.3      0.47      17.2      11.8                          
    0:00:34   39559.2      0.47      17.2      11.8                          
    0:00:34   39588.3      0.47      17.2      11.7                          
    0:00:34   39588.3      0.47      17.2      11.7                          
    0:00:34   39607.5      0.30      14.5      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:35   39609.4      0.29      14.3      11.7                          
    0:00:35   39622.5      0.28      14.1      11.7                          
    0:00:35   39649.3      0.27      13.9      11.7                          
    0:00:35   39668.5      0.26      13.8      11.7                          
    0:00:35   39679.3      0.25      13.7      11.7                          
    0:00:35   39725.3      0.24      13.5      11.7                          
    0:00:35   39742.2      0.23      13.3      11.7                          
    0:00:35   39754.9      0.22      13.2      11.7                          
    0:00:35   39759.6      0.21      13.1      11.7                          
    0:00:35   39777.4      0.20      12.9      11.7                          
    0:00:35   39801.8      0.20      12.8      11.7                          
    0:00:35   39814.5      0.19      12.5      11.7                          
    0:00:35   39824.8      0.18      12.4      11.7                          
    0:00:35   39835.1      0.18      12.3      11.7                          
    0:00:35   39855.8      0.18      12.0      11.7                          
    0:00:35   39870.3      0.18      11.8      11.7                          
    0:00:35   39883.9      0.18      10.7      11.7                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35   39883.9      0.18      10.7      11.7                          
    0:00:35   39887.7      0.17      10.6      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:35   39893.3      0.17      10.6      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:35   39921.0      0.16       9.6      11.7 pipe3/branch_DX_REG/reg16bits[0]/state_reg/D
    0:00:35   39926.2      0.15       9.5      11.7 pipe3/branch_DX_REG/reg16bits[0]/state_reg/D
    0:00:35   39958.5      0.15       9.5      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   39972.2      0.15       8.4      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   39975.4      0.15       8.3      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   39992.8      0.14       7.7      11.7 pipe3/branch_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40010.6      0.14       6.9      11.7 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40012.5      0.14       6.7      11.8 pipe2/target_WB_REG/reg16bits[2]/state_reg/D
    0:00:36   40023.3      0.13       6.6      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40035.5      0.13       6.6      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40035.5      0.13       6.6      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40040.7      0.13       6.5      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40036.9      0.12       6.5      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40046.8      0.12       6.5      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40046.8      0.12       6.5      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40057.1      0.12       6.4      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40071.2      0.12       6.2      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40075.9      0.11       6.0      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40080.1      0.11       5.9      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40087.1      0.11       5.8      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40099.8      0.10       5.8      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:36   40100.7      0.10       5.8      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40106.8      0.10       5.8      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40116.2      0.10       5.7      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40122.8      0.10       5.7      11.8 pipe2/target_WB_REG/reg16bits[2]/state_reg/D
    0:00:37   40131.7      0.10       5.7      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40130.8      0.09       5.6      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40134.5      0.09       5.6      11.8 pipe3/newPC_DX_REG/reg16bits[15]/state_reg/D
    0:00:37   40130.3      0.09       5.4      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40131.3      0.09       5.4      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40132.7      0.09       5.4      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40133.6      0.09       5.4      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40141.1      0.09       5.3      11.8 pipe3/newPC_DX_REG/reg16bits[14]/state_reg/D
    0:00:37   40142.0      0.09       5.3      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40139.2      0.09       5.3      11.8 fetch0/INSRREG/reg16bits[0]/state_reg/D
    0:00:37   40150.5      0.08       4.8      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40170.2      0.08       4.6      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:37   40172.5      0.08       4.6      11.8 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:38   40186.2      0.07       4.4      11.9                          
    0:00:38   40186.2      0.07       4.4      11.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38   40186.2      0.07       4.4      11.9                          
    0:00:38   40210.6      0.07       4.4      11.7 decode0/ctrlBlk/RegDstSel<0>
    0:00:38   40257.0      0.07       4.4      11.6 decode0/ctrlBlk/net27654 
    0:00:38   40308.6      0.07       4.3      11.6 decode0/ctrlBlk/net27633 
    0:00:38   40365.4      0.07       4.3      11.5 decode0/ctrlBlk/net27692 
    0:00:38   40428.3      0.07       4.3      11.4 decode0/ctrlBlk/mem_read 
    0:00:38   40516.1      0.07       4.3      11.4 execute0/alua/shift/n81  
    0:00:38   40584.6      0.07       4.3      11.3 fetch0/MEM_4Instruction/n710
    0:00:38   40719.8      0.07       4.3      11.2 execute0/alua/shift/n162 
    0:00:38   40763.4      0.07       4.1      11.2 fetch0/_0_net_           
    0:00:39   40823.5      0.07       3.4      11.1 fetch0/net27855          
    0:00:39   40853.0      0.07       3.4      11.1 fetch0/MEM_4Instruction/C2243/net14020
    0:00:39   40867.6      0.07       3.4      11.1 execute0/alua/add/adder2/net33461
    0:00:39   40944.1      0.07       3.4      11.0 execute0/alua/add/adder1/net27357
    0:00:39   41062.8      0.07       3.4      11.0 execute0/alua/U4/net17829
    0:00:39   41227.1      0.07       3.4      10.9 execute0/alu_data_XM<14> 
    0:00:39   41394.1      0.07       3.4      10.9 execute0/alua/U4/net17798
    0:00:39   41440.6      0.07       3.3      10.8 execute0/alua/N112       
    0:00:39   41490.3      0.07       3.3      10.8 execute0/alua/add/adder4/net27257
    0:00:39   41537.7      0.07       3.3      10.8 execute0/alua/shift/n110 
    0:00:39   41636.3      0.07       3.3      10.8 fetch0/MEM_4Instruction/C2243/net13568
    0:00:39   41710.4      0.07       3.3      10.8 fetch0/MEM_4Instruction/C2242/net14803
    0:00:39   41802.4      0.07       3.3      10.7 execute0/alua/shift/n208 
    0:00:40   41829.2      0.07       3.3      10.7 execute0/alua/add/adder3/net27275
    0:00:40   41839.5      0.07       3.3      10.7 execute0/adder/adder3/net27492
    0:00:40   41978.9      0.07       3.3      10.7 fetch0/MEM_4Instruction/n150
    0:00:40   42118.3      0.07       3.3      10.7 fetch0/MEM_4Instruction/n219
    0:00:40   42257.6      0.07       3.3      10.7 fetch0/MEM_4Instruction/n292
    0:00:40   42397.0      0.07       3.3      10.7 fetch0/MEM_4Instruction/n358
    0:00:40   42536.4      0.07       3.3      10.6 fetch0/MEM_4Instruction/n426
    0:00:40   42675.8      0.07       3.3      10.6 fetch0/MEM_4Instruction/n496
    0:00:40   42815.2      0.07       3.3      10.6 fetch0/MEM_4Instruction/n564
    0:00:40   42954.6      0.07       3.3      10.6 fetch0/MEM_4Instruction/n631
    0:00:40   43093.9      0.07       3.3      10.6 fetch0/MEM_4Instruction/n700
    0:00:40   43233.3      0.07       3.3      10.6 fetch0/MEM_4Instruction/n768
    0:00:40   43372.7      0.07       3.3      10.6 fetch0/MEM_4Instruction/n838
    0:00:40   43512.1      0.07       3.3      10.5 fetch0/MEM_4Instruction/n906
    0:00:40   43651.5      0.07       3.3      10.5 fetch0/MEM_4Instruction/n972
    0:00:40   43790.9      0.07       3.3      10.5 fetch0/MEM_4Instruction/n1044
    0:00:40   43930.2      0.07       3.3      10.5 fetch0/MEM_4Instruction/n1110
    0:00:41   44069.6      0.07       3.3      10.5 fetch0/MEM_4Instruction/n1177
    0:00:41   44209.0      0.07       3.3      10.5 fetch0/MEM_4Instruction/n1249
    0:00:41   44348.4      0.07       3.3      10.4 fetch0/MEM_4Instruction/n1314
    0:00:42   44472.3      0.07       3.3      10.4 execute0/alua/U4/net17833
    0:00:43   44473.2      0.07       3.3      10.4 execute0/n60             
    0:00:43   44484.5      0.07       3.3      10.2 execute0/n60             
    0:00:43   44489.6      0.07       3.3      10.2 execute0/alua/add/adder2/net27337
    0:00:43   44490.6      0.07       3.3      10.2 execute0/adder/adder2/net27516
    0:00:43   44484.5      0.07       3.3      10.2 memory0/mem/C2242/net14835
    0:00:43   44486.4      0.07       3.3      10.2 fetch0/MEM_4Instruction/C2243/net14082
    0:00:45   44487.3      0.07       3.3      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:45   44483.1      0.07       3.3      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:45   44481.7      0.07       3.3      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:45   44483.1      0.07       3.2      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:45   44484.9      0.06       3.2      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44496.7      0.06       3.1      10.2 fetch0/INSRREG/reg16bits[0]/state_reg/D
    0:00:46   44497.6      0.06       3.1      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44497.6      0.06       3.0      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44496.7      0.06       3.0      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44496.7      0.06       3.0      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44502.3      0.06       3.0      10.2 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44511.7      0.06       3.0      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44521.6      0.06       2.9      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44525.8      0.06       2.9      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44525.3      0.05       2.8      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44525.3      0.05       2.8      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44527.2      0.05       2.8      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44535.2      0.05       2.5      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44536.6      0.05       2.5      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44542.7      0.05       2.5      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44544.5      0.05       2.5      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:46   44545.0      0.05       2.4      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:46   44551.6      0.05       2.4      10.3 pipe3/newPC_DX_REG/reg16bits[8]/state_reg/D
    0:00:46   44554.9      0.05       2.4      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:46   44557.2      0.05       2.4      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:46   44564.7      0.04       2.4      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:46   44563.8      0.04       2.3      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:46   44563.8      0.04       2.3      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:47   44562.9      0.04       2.3      10.3 pipe3/newPC_DX_REG/reg16bits[8]/state_reg/D
    0:00:47   44562.9      0.04       2.3      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:47   44566.6      0.04       2.3      10.3 pipe3/newPC_DX_REG/reg16bits[8]/state_reg/D
    0:00:47   44564.3      0.04       2.3      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:47   44575.5      0.04       1.8      10.3 pipe3/branch_DX_REG/reg16bits[0]/state_reg/D
    0:00:47   44584.4      0.04       1.4      10.3 pipe3/newPC_DX_REG/reg16bits[2]/state_reg/D
    0:00:47   44588.2      0.03       1.3      10.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:47   44585.8      0.03       1.2      10.3 pipe3/newPC_DX_REG/reg16bits[1]/state_reg/D
    0:00:47   44585.8      0.03       1.2      10.3 pipe3/branch_DX_REG/reg16bits[0]/state_reg/D
    0:00:47   44590.1      0.03       1.2      10.3 pipe3/data_reg1_REG/write_data<6>
    0:00:47   44593.4      0.03       1.1      10.3 decode0/stall            
    0:00:47   44611.2      0.03       1.1      10.2 writeback0/net27142      
    0:00:47   44622.0      0.03       1.1      10.2 stalling/forward_dataW<0>
    0:00:47   44597.1      0.03       1.1      10.2 decode0/ctrlBlk/net27687 
    0:00:47   44608.4      0.03       1.1      10.2 fetch0/MEM_4Instruction/C2243/net14148
    0:00:48   44616.8      0.03       1.1      10.2 decode0/net27713         
    0:00:48   44622.5      0.03       1.1      10.2 decode0/register1/bypass/n107
    0:00:48   44645.0      0.03       1.1      10.2 fetch0/MEM_4Instruction/C2243/net13884
    0:00:48   44653.0      0.03       0.8      10.1 writeback0/net27173      
    0:00:48   44660.0      0.03       0.8      10.1 fetch0/MEM_4Instruction/C2243/net13569
    0:00:48   44665.6      0.03       0.8      10.1 execute0/net27602        
    0:00:49   44670.8      0.03       0.7      10.1 execute0/alua/add/adder1/net27363
    0:00:50   44671.3      0.03       0.7      10.1 execute0/alua/add/adder3/net27304
    0:00:50   44673.6      0.05       0.9      10.1 execute0/alua/A<6>       
    0:00:50   44716.8      0.14       3.1      10.0 writeback0/net27140      
    0:00:51   44771.7      0.18       3.7      10.0 stalling/forward_dataW<3>
    0:00:51   44836.9      0.23       4.7       9.9 execute0/alua/net27446   
    0:00:51   44887.6      0.32       6.0       9.8 stalling/data_reg1<2>    
    0:00:51   44911.1      0.32       6.0       9.8 execute0/alua/net27406   
    0:00:51   44969.7      0.34       9.1       9.8 execute0/alua/add/adder1/net27394
    0:00:51   44976.8      0.34       9.2       9.8 pipe2/target_WB_REG/write_data<1>
    0:00:51   45031.2      0.38      10.0       9.7 decode0/register1/bypass/n92
    0:00:51   45045.3      0.40      10.4       9.7 execute0/alua/add/adder4/net27245
    0:00:51   45154.2      0.40      11.4       9.7 decode0/ctrlBlk/net35843 
    0:00:52   45163.6      0.41      11.6       9.7 execute0/alua/add/adder3/net27276
    0:00:52   45165.9      0.41      13.4       9.7 stall                    
    0:00:53   45167.8      0.41      13.4       9.7 execute0/n105            
    0:00:53   45258.4      0.41      13.8       9.6 fetch0/n65               
    0:00:53   45342.8      0.41      13.7       9.5 decode0/register1/n58    
    0:00:53   45423.5      0.41      13.7       9.5 execute0/alua/shift/n274 
    0:00:53   45448.9      0.45      14.9       9.5 execute0/alua/shift/n181 
    0:00:54   45490.2      0.45      14.9       9.5 execute0/alua/add/adder1/net27398
    0:00:54   45480.8      0.42      14.4       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45471.4      0.39      14.0       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45466.3      0.37      13.7       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45460.6      0.36      13.6       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45459.2      0.36      13.6       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45443.7      0.36      13.5       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45432.5      0.34      13.3       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45429.6      0.33      13.1       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45430.6      0.32      12.9       9.4 pipe3/newPC_DX_REG/reg16bits[2]/state_reg/D
    0:00:54   45433.4      0.31      12.8       9.4 pipe3/newPC_DX_REG/reg16bits[9]/state_reg/D
    0:00:54   45435.3      0.31      12.7       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45432.9      0.30      12.6       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45425.9      0.30      12.6       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45428.2      0.30      12.5       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45427.8      0.30      12.5       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45426.4      0.29      12.4       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45427.8      0.29      12.4       9.4 pipe3/newPC_DX_REG/reg16bits[10]/state_reg/D
    0:00:54   45424.0      0.29      12.4       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:54   45428.2      0.28      12.3       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:55   45430.6      0.28      12.3       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:55   45426.8      0.28      12.3       9.4 pipe3/newPC_DX_REG/reg16bits[3]/state_reg/D
    0:00:55   45434.8      0.28      12.3       9.4 pipe3/newPC_DX_REG/reg16bits[3]/state_reg/D
    0:00:55   45434.3      0.28      12.2       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:55   45431.5      0.28      12.2       9.4 pipe3/newPC_DX_REG/reg16bits[3]/state_reg/D
    0:00:55   45433.9      0.27      12.1       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:55   45441.4      0.27      12.1       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:55   45444.2      0.27      12.1       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:55   45446.5      0.27      12.1       9.4 execute0/adder/adder2/net27516
    0:00:55   45448.4      0.27      12.1       9.4 fetch0/MEM_4Instruction/C2243/net14090
    0:00:55   45450.3      0.27      12.1       9.4 memory0/mem/n1387        
    0:00:57   45457.3      0.27      12.1       9.4 execute0/n102            
    0:00:58   45461.6      0.28      12.2       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45455.9      0.27      12.1       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45454.5      0.27      12.0       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45455.9      0.26      12.0       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45451.2      0.26      11.9       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45454.1      0.26      11.9       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45461.1      0.26      11.9       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45455.9      0.26      11.9       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45452.2      0.26      11.9       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45451.7      0.26      11.8       9.4 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:00:58   45458.3      0.25      11.8       9.4                          
    0:00:58   45461.1      0.25      11.8       9.4                          
    0:00:58   45468.1      0.25      12.1       9.4                          
    0:00:58   45468.6      0.25      11.9       9.4                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   45468.6      0.25      11.9       9.4                          
    0:00:58   45468.6      0.25      11.9       9.4                          
    0:00:59   43232.4      0.26      11.6       9.3                          
    0:01:00   42807.7      0.26      17.1       9.3                          
    0:01:00   42526.6      0.26      16.9       9.3                          
    0:01:00   42436.0      0.26      16.9       9.3                          
    0:01:00   42366.5      0.26      16.9       9.3                          
    0:01:00   42314.9      0.26      16.9       9.3                          
    0:01:00   42314.9      0.26      16.9       9.3                          
    0:01:00   42312.6      0.25      16.9       9.3                          
    0:01:00   42319.1      0.25      17.0       9.3                          
    0:01:01   42323.4      0.25      16.9       9.3                          
    0:01:01   42324.8      0.25      16.9       9.3                          
    0:01:01   42321.9      0.25      17.0       9.3                          
    0:01:01   42321.9      0.25      17.0       9.3                          
    0:01:01   42321.9      0.25      17.0       9.3                          
    0:01:01   42153.9      0.25      16.8       9.3                          
    0:01:01   42140.8      0.25      16.5       9.3                          
    0:01:01   42140.8      0.25      16.5       9.3                          
    0:01:01   42140.8      0.25      16.5       9.3                          
    0:01:01   42140.8      0.25      16.5       9.3                          
    0:01:01   42140.8      0.25      16.5       9.3                          
    0:01:01   42140.8      0.25      16.5       9.3                          
    0:01:01   42142.7      0.25      16.4       9.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:01:01   42142.7      0.25      16.4       9.3 pipe3/newPC_DX_REG/reg16bits[0]/state_reg/D
    0:01:01   42141.3      0.25      16.4       9.3                          
    0:01:01   42122.0      0.25      16.4       9.3                          
    0:01:01   42105.1      0.25      16.4       9.3                          
    0:01:02   42092.9      0.25      16.4       9.3                          
    0:01:02   42057.7      0.25      16.4       9.3                          
    0:01:02   42057.7      0.25      16.4       9.3                          
    0:01:02   42057.7      0.25      16.5       9.3                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'fetch0/pcReg/reg16bits[1]/clk': 1441 load(s), 1 driver(s)
     Net 'fetch0/pc_plus2/adder2/B<0>': 1052 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Wed Apr 14 12:24:25 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     43
    Unconnected ports (LINT-28)                                    34
    Constant outputs (LINT-52)                                      9

Cells                                                              69
    Connected to power or ground (LINT-32)                         65
    Nets connected to multiple pins on same cell (LINT-33)          4

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/r/a/ramiz/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module idecode using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 133 Mbytes.
Memory usage for this session including child processes 133 Mbytes.
CPU usage for this session 63 seconds ( 0.02 hours ).
Elapsed time for this session 64 seconds ( 0.02 hours ).

Thank you...
