<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>scugic: Scugic_v4_5</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">scugic
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__scugic__v4__5.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Scugic_v4_5</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for the device.  <a href="struct_x_scu_gic___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_scu_gic.html">XScuGic</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> driver instance data.  <a href="struct_x_scu_gic.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2a4ba236ff7bfeab20b5ca81082f2b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga2a4ba236ff7bfeab20b5ca81082f2b13">XScuGic_CPUWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:ga2a4ba236ff7bfeab20b5ca81082f2b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given CPU Interface register.  <a href="#ga2a4ba236ff7bfeab20b5ca81082f2b13">More...</a><br/></td></tr>
<tr class="separator:ga2a4ba236ff7bfeab20b5ca81082f2b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3bba7c5247812158ef4fde7a0e7dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga2f3bba7c5247812158ef4fde7a0e7dfe">XScuGic_CPUReadReg</a>(InstancePtr, RegOffset)&#160;&#160;&#160;(<a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(((InstancePtr)-&gt;Config-&gt;CpuBaseAddress), (RegOffset)))</td></tr>
<tr class="memdesc:ga2f3bba7c5247812158ef4fde7a0e7dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given CPU Interface register.  <a href="#ga2f3bba7c5247812158ef4fde7a0e7dfe">More...</a><br/></td></tr>
<tr class="separator:ga2f3bba7c5247812158ef4fde7a0e7dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e9f81ed00f7cc39df1c6e76988fdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:ga22e9f81ed00f7cc39df1c6e76988fdb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given Distributor Interface register.  <a href="#ga22e9f81ed00f7cc39df1c6e76988fdb1">More...</a><br/></td></tr>
<tr class="separator:ga22e9f81ed00f7cc39df1c6e76988fdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d639fe1851f9d833367fb4322390eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>(InstancePtr, RegOffset)&#160;&#160;&#160;(<a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(((InstancePtr)-&gt;Config-&gt;DistBaseAddress), (RegOffset)))</td></tr>
<tr class="memdesc:ga3d639fe1851f9d833367fb4322390eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given Distributor Interface register.  <a href="#ga3d639fe1851f9d833367fb4322390eeb">More...</a><br/></td></tr>
<tr class="separator:ga3d639fe1851f9d833367fb4322390eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc2406146c553f784975ca1d1f2baf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga9dc2406146c553f784975ca1d1f2baf3">XScuGic_ReDistWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:ga9dc2406146c553f784975ca1d1f2baf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given ReDistributor Interface register.  <a href="#ga9dc2406146c553f784975ca1d1f2baf3">More...</a><br/></td></tr>
<tr class="separator:ga9dc2406146c553f784975ca1d1f2baf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae469f3beedeac8301e6ac61e6daaa988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gae469f3beedeac8301e6ac61e6daaa988">XScuGic_ReDistReadReg</a>(InstancePtr, RegOffset)</td></tr>
<tr class="memdesc:gae469f3beedeac8301e6ac61e6daaa988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given ReDistributor Interface register.  <a href="#gae469f3beedeac8301e6ac61e6daaa988">More...</a><br/></td></tr>
<tr class="separator:gae469f3beedeac8301e6ac61e6daaa988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7786aa741eb506ed3efb8ef3a3329c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gae7786aa741eb506ed3efb8ef3a3329c4">XScuGic_ReDistSGIPPIWriteReg</a>(InstancePtr, RegOffset, Data)</td></tr>
<tr class="memdesc:gae7786aa741eb506ed3efb8ef3a3329c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given ReDistributor SGI PPI Interface register.  <a href="#gae7786aa741eb506ed3efb8ef3a3329c4">More...</a><br/></td></tr>
<tr class="separator:gae7786aa741eb506ed3efb8ef3a3329c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e036fef7f944eaa45d1e096714249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga150e036fef7f944eaa45d1e096714249">XScuGic_ReDistSGIPPIReadReg</a>(InstancePtr, RegOffset)</td></tr>
<tr class="memdesc:ga150e036fef7f944eaa45d1e096714249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given ReDistributor SGI PPI Interface register.  <a href="#ga150e036fef7f944eaa45d1e096714249">More...</a><br/></td></tr>
<tr class="separator:ga150e036fef7f944eaa45d1e096714249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0cfc9fcf5d47cf342b08e60b82c7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8c0cfc9fcf5d47cf342b08e60b82c7e5">XScuGic_Enable_SystemReg_CPU_Interface_EL3</a>()&#160;&#160;&#160;mtcp(S3_6_C12_C12_5, 0xF);</td></tr>
<tr class="memdesc:ga8c0cfc9fcf5d47cf342b08e60b82c7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables system register interface for GIC CPU Interface.  <a href="#ga8c0cfc9fcf5d47cf342b08e60b82c7e5">More...</a><br/></td></tr>
<tr class="separator:ga8c0cfc9fcf5d47cf342b08e60b82c7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfadf262bb136def5f56e0de26bff777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gacfadf262bb136def5f56e0de26bff777">XScuGic_Enable_Group0_Interrupts</a>()&#160;&#160;&#160;mtcp(S3_0_C12_C12_6,0x1);</td></tr>
<tr class="memdesc:gacfadf262bb136def5f56e0de26bff777"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables Grou0 interrupts.  <a href="#gacfadf262bb136def5f56e0de26bff777">More...</a><br/></td></tr>
<tr class="separator:gacfadf262bb136def5f56e0de26bff777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ba2cd2d26942e0617a4268b8581585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga90ba2cd2d26942e0617a4268b8581585">XScuGic_WriteICC_SGI0R_EL1</a>(val)&#160;&#160;&#160;mtcp(S3_0_C12_C11_7,val)</td></tr>
<tr class="memdesc:ga90ba2cd2d26942e0617a4268b8581585"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables Group1 interrupts.  <a href="#ga90ba2cd2d26942e0617a4268b8581585">More...</a><br/></td></tr>
<tr class="separator:ga90ba2cd2d26942e0617a4268b8581585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bead84fc56d6ee46dff8502478b1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga26bead84fc56d6ee46dff8502478b1ef">XScuGic_WriteICC_SGI1R_EL1</a>(val)&#160;&#160;&#160;mtcp(S3_0_C12_C11_5,val)</td></tr>
<tr class="memdesc:ga26bead84fc56d6ee46dff8502478b1ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes to ICC_SGI1R_EL1.  <a href="#ga26bead84fc56d6ee46dff8502478b1ef">More...</a><br/></td></tr>
<tr class="separator:ga26bead84fc56d6ee46dff8502478b1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b07b1a4087a7a03fa24e736ac07219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga6b07b1a4087a7a03fa24e736ac07219c">XScuGic_ReadICC_SGI1R_EL1</a>()&#160;&#160;&#160;mfcp(S3_0_C12_C11_5)</td></tr>
<tr class="memdesc:ga6b07b1a4087a7a03fa24e736ac07219c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads ICC_SGI1R_EL1 register.  <a href="#ga6b07b1a4087a7a03fa24e736ac07219c">More...</a><br/></td></tr>
<tr class="separator:ga6b07b1a4087a7a03fa24e736ac07219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21f60c7b410249c97e5450e55698f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gac21f60c7b410249c97e5450e55698f6c">XScuGic_set_priority_filter</a>(val)&#160;&#160;&#160;__asm__ __volatile__(&quot;msr  S3_0_C4_C6_0,%0&quot;  : : &quot;r&quot; (val))</td></tr>
<tr class="memdesc:gac21f60c7b410249c97e5450e55698f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets interrupt priority filter.  <a href="#gac21f60c7b410249c97e5450e55698f6c">More...</a><br/></td></tr>
<tr class="separator:gac21f60c7b410249c97e5450e55698f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fbae67443d6b7b21199b9716eb9910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga32fbae67443d6b7b21199b9716eb9910">XScuGic_Get_Rdist_Int_Trigger_Index</a>(IntrId)&#160;&#160;&#160;(((Int_Id%16) &amp; 0x1f) &lt;&lt; 2) +1</td></tr>
<tr class="memdesc:ga32fbae67443d6b7b21199b9716eb9910"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns interrupt id of highest priority pending interrupt.  <a href="#ga32fbae67443d6b7b21199b9716eb9910">More...</a><br/></td></tr>
<tr class="separator:ga32fbae67443d6b7b21199b9716eb9910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea23f3bd1941b93443e441bd1e8e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga1aea23f3bd1941b93443e441bd1e8e58">XSCUGIC_PEND_INTID_MASK</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="memdesc:ga1aea23f3bd1941b93443e441bd1e8e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending Interrupt ID.  <a href="#ga1aea23f3bd1941b93443e441bd1e8e58">More...</a><br/></td></tr>
<tr class="separator:ga1aea23f3bd1941b93443e441bd1e8e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf8e0bfe31c0fa2ca654c36715a3c13f8"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, <a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:gaf8e0bfe31c0fa2ca654c36715a3c13f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CfgInitialize a specific interrupt controller instance/driver.  <a href="#gaf8e0bfe31c0fa2ca654c36715a3c13f8">More...</a><br/></td></tr>
<tr class="separator:gaf8e0bfe31c0fa2ca654c36715a3c13f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f9dd531aa861a74e6bd627943573ea"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga48f9dd531aa861a74e6bd627943573ea">XScuGic_Connect</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, Xil_InterruptHandler Handler, void *CallBackRef)</td></tr>
<tr class="memdesc:ga48f9dd531aa861a74e6bd627943573ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Makes the connection between the Int_Id of the interrupt source and the associated handler that is to run when the interrupt is recognized.  <a href="#ga48f9dd531aa861a74e6bd627943573ea">More...</a><br/></td></tr>
<tr class="separator:ga48f9dd531aa861a74e6bd627943573ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad162acedbbd41fd890fc7f2225ed480b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gad162acedbbd41fd890fc7f2225ed480b">XScuGic_Disconnect</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id)</td></tr>
<tr class="memdesc:gad162acedbbd41fd890fc7f2225ed480b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates the interrupt table with the Null Handler and NULL arguments at the location pointed at by the Int_Id.  <a href="#gad162acedbbd41fd890fc7f2225ed480b">More...</a><br/></td></tr>
<tr class="separator:gad162acedbbd41fd890fc7f2225ed480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac965b9e3ae7668a92cf07a65bde142cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id)</td></tr>
<tr class="memdesc:gac965b9e3ae7668a92cf07a65bde142cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the interrupt source provided as the argument Int_Id.  <a href="#gac965b9e3ae7668a92cf07a65bde142cc">More...</a><br/></td></tr>
<tr class="separator:gac965b9e3ae7668a92cf07a65bde142cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd153e16238a1189c513846675e096a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id)</td></tr>
<tr class="memdesc:gaafd153e16238a1189c513846675e096a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt source provided as the argument Int_Id such that the interrupt controller will not cause interrupts for the specified Int_Id.  <a href="#gaafd153e16238a1189c513846675e096a">More...</a><br/></td></tr>
<tr class="separator:gaafd153e16238a1189c513846675e096a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d2f581bdc46d89f38fced53e506bf"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, u32 Cpu_Id)</td></tr>
<tr class="memdesc:gad71d2f581bdc46d89f38fced53e506bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows software to simulate an interrupt in the interrupt controller.  <a href="#gad71d2f581bdc46d89f38fced53e506bf">More...</a><br/></td></tr>
<tr class="separator:gad71d2f581bdc46d89f38fced53e506bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79abd6248cb578142e9c475f20dbeb06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, u8 Priority, u8 Trigger)</td></tr>
<tr class="memdesc:ga79abd6248cb578142e9c475f20dbeb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the interrupt priority and trigger type for the specificd IRQ source.  <a href="#ga79abd6248cb578142e9c475f20dbeb06">More...</a><br/></td></tr>
<tr class="separator:ga79abd6248cb578142e9c475f20dbeb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed162180ffb45b082c2fbe23951ba13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga6ed162180ffb45b082c2fbe23951ba13">XScuGic_GetPriorityTriggerType</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u32 Int_Id, u8 *Priority, u8 *Trigger)</td></tr>
<tr class="memdesc:ga6ed162180ffb45b082c2fbe23951ba13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the interrupt priority and trigger type for the specificd IRQ source.  <a href="#ga6ed162180ffb45b082c2fbe23951ba13">More...</a><br/></td></tr>
<tr class="separator:ga6ed162180ffb45b082c2fbe23951ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ef6d42e9520bb550163c3afd598980"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga40ef6d42e9520bb550163c3afd598980">XScuGic_InterruptMaptoCpu</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:ga40ef6d42e9520bb550163c3afd598980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the target CPU for the interrupt of a peripheral.  <a href="#ga40ef6d42e9520bb550163c3afd598980">More...</a><br/></td></tr>
<tr class="separator:ga40ef6d42e9520bb550163c3afd598980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a7049368d1fdf455d0414c8aa7858f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga35a7049368d1fdf455d0414c8aa7858f">XScuGic_InterruptUnmapFromCpu</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:ga35a7049368d1fdf455d0414c8aa7858f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps specific SPI interrupt from the target CPU.  <a href="#ga35a7049368d1fdf455d0414c8aa7858f">More...</a><br/></td></tr>
<tr class="separator:ga35a7049368d1fdf455d0414c8aa7858f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8328554cd2774f965012e63151f826"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga1e8328554cd2774f965012e63151f826">XScuGic_UnmapAllInterruptsFromCpu</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr, u8 Cpu_Id)</td></tr>
<tr class="memdesc:ga1e8328554cd2774f965012e63151f826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps all SPI interrupts from the target CPU.  <a href="#ga1e8328554cd2774f965012e63151f826">More...</a><br/></td></tr>
<tr class="separator:ga1e8328554cd2774f965012e63151f826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6146a0489a1c748ceeaee729639d48a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga6146a0489a1c748ceeaee729639d48a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">It checks if the interrupt target register contains all interrupts to be targeted for current CPU.  <a href="#ga6146a0489a1c748ceeaee729639d48a7">More...</a><br/></td></tr>
<tr class="separator:ga6146a0489a1c748ceeaee729639d48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945e029b4356be809020c81745c4a23b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga945e029b4356be809020c81745c4a23b">XScuGic_SetCpuID</a> (u32 CpuCoreId)</td></tr>
<tr class="memdesc:ga945e029b4356be809020c81745c4a23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This updates the CpuId global variable.  <a href="#ga945e029b4356be809020c81745c4a23b">More...</a><br/></td></tr>
<tr class="separator:ga945e029b4356be809020c81745c4a23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c30ba79ea9505dc29b9cac4deea3df8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga6c30ba79ea9505dc29b9cac4deea3df8">XScuGic_GetCpuID</a> (void)</td></tr>
<tr class="memdesc:ga6c30ba79ea9505dc29b9cac4deea3df8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the CpuId variable.  <a href="#ga6c30ba79ea9505dc29b9cac4deea3df8">More...</a><br/></td></tr>
<tr class="separator:ga6c30ba79ea9505dc29b9cac4deea3df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c0554b809121cc91a96fcd8c749c25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab2c0554b809121cc91a96fcd8c749c25">XScuGic_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:gab2c0554b809121cc91a96fcd8c749c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#gab2c0554b809121cc91a96fcd8c749c25">More...</a><br/></td></tr>
<tr class="separator:gab2c0554b809121cc91a96fcd8c749c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26a952ecd376be0bc3d8433023d1364"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa26a952ecd376be0bc3d8433023d1364"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the primary interrupt handler for the driver.  <a href="#gaa26a952ecd376be0bc3d8433023d1364">More...</a><br/></td></tr>
<tr class="separator:gaa26a952ecd376be0bc3d8433023d1364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081a9a62546b413d94e609894282a575"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga081a9a62546b413d94e609894282a575">XScuGic_SelfTest</a> (<a class="el" href="struct_x_scu_gic.html">XScuGic</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga081a9a62546b413d94e609894282a575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run a self-test on the driver/device.  <a href="#ga081a9a62546b413d94e609894282a575">More...</a><br/></td></tr>
<tr class="separator:ga081a9a62546b413d94e609894282a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbf5d5ac5273e00c0b16bd33ad0707f"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga2cbf5d5ac5273e00c0b16bd33ad0707f">XScuGic_DeviceInitialize</a> (u32 DeviceId)</td></tr>
<tr class="memdesc:ga2cbf5d5ac5273e00c0b16bd33ad0707f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the GIC based on the device id.  <a href="#ga2cbf5d5ac5273e00c0b16bd33ad0707f">More...</a><br/></td></tr>
<tr class="separator:ga2cbf5d5ac5273e00c0b16bd33ad0707f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bfe161e3b4e401f76f2b35df9fab86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler</a> (void *DeviceId)</td></tr>
<tr class="memdesc:ga96bfe161e3b4e401f76f2b35df9fab86"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the primary interrupt handler for the driver.  <a href="#ga96bfe161e3b4e401f76f2b35df9fab86">More...</a><br/></td></tr>
<tr class="separator:ga96bfe161e3b4e401f76f2b35df9fab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f026dbb3a8f29b830fb0a64a42c4bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga73f026dbb3a8f29b830fb0a64a42c4bf">XScuGic_RegisterHandler</a> (u32 BaseAddress, s32 InterruptID, Xil_InterruptHandler IntrHandler, void *CallBackRef)</td></tr>
<tr class="memdesc:ga73f026dbb3a8f29b830fb0a64a42c4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a handler function for a specific interrupt ID.  <a href="#ga73f026dbb3a8f29b830fb0a64a42c4bf">More...</a><br/></td></tr>
<tr class="separator:ga73f026dbb3a8f29b830fb0a64a42c4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58a00ee3c052d8aec17b179c86388c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr</a> (u32 DistBaseAddress, u32 Int_Id, u8 Priority, u8 Trigger)</td></tr>
<tr class="memdesc:gaf58a00ee3c052d8aec17b179c86388c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the interrupt priority and trigger type for the specificd IRQ source.  <a href="#gaf58a00ee3c052d8aec17b179c86388c7">More...</a><br/></td></tr>
<tr class="separator:gaf58a00ee3c052d8aec17b179c86388c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6a61acf2d5d030542c788a9aa42004"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga0c6a61acf2d5d030542c788a9aa42004">XScuGic_GetPriTrigTypeByDistAddr</a> (u32 DistBaseAddress, u32 Int_Id, u8 *Priority, u8 *Trigger)</td></tr>
<tr class="memdesc:ga0c6a61acf2d5d030542c788a9aa42004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the interrupt priority and trigger type for the specificd IRQ source.  <a href="#ga0c6a61acf2d5d030542c788a9aa42004">More...</a><br/></td></tr>
<tr class="separator:ga0c6a61acf2d5d030542c788a9aa42004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297b38aa5694b22d4556664a256c3a03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga297b38aa5694b22d4556664a256c3a03">XScuGic_InterruptMapFromCpuByDistAddr</a> (u32 DistBaseAddress, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:ga297b38aa5694b22d4556664a256c3a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the target CPU for the interrupt of a peripheral.  <a href="#ga297b38aa5694b22d4556664a256c3a03">More...</a><br/></td></tr>
<tr class="separator:ga297b38aa5694b22d4556664a256c3a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02951e223977118dd89dfffc151a966"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa02951e223977118dd89dfffc151a966">XScuGic_InterruptUnmapFromCpuByDistAddr</a> (u32 DistBaseAddress, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:gaa02951e223977118dd89dfffc151a966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps specific SPI interrupt from the target CPU.  <a href="#gaa02951e223977118dd89dfffc151a966">More...</a><br/></td></tr>
<tr class="separator:gaa02951e223977118dd89dfffc151a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a21f6b75030f175dec61355b6ef905"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga15a21f6b75030f175dec61355b6ef905">XScuGic_UnmapAllInterruptsFromCpuByDistAddr</a> (u32 DistBaseAddress, u8 Cpu_Id)</td></tr>
<tr class="memdesc:ga15a21f6b75030f175dec61355b6ef905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps all SPI interrupts from the target CPU.  <a href="#ga15a21f6b75030f175dec61355b6ef905">More...</a><br/></td></tr>
<tr class="separator:ga15a21f6b75030f175dec61355b6ef905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a5cf9ed0855a86d946949b04953cb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga71a5cf9ed0855a86d946949b04953cb5">XScuGic_EnableIntr</a> (u32 DistBaseAddress, u32 Int_Id)</td></tr>
<tr class="memdesc:ga71a5cf9ed0855a86d946949b04953cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the interrupt source provided as the argument Int_Id.  <a href="#ga71a5cf9ed0855a86d946949b04953cb5">More...</a><br/></td></tr>
<tr class="separator:ga71a5cf9ed0855a86d946949b04953cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1774c615a0a651db7f6e42ffb049cafe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga1774c615a0a651db7f6e42ffb049cafe">XScuGic_DisableIntr</a> (u32 DistBaseAddress, u32 Int_Id)</td></tr>
<tr class="memdesc:ga1774c615a0a651db7f6e42ffb049cafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the interrupt source provided as the argument Int_Id such that the interrupt controller will not cause interrupts for the specified Int_Id.  <a href="#ga1774c615a0a651db7f6e42ffb049cafe">More...</a><br/></td></tr>
<tr class="separator:ga1774c615a0a651db7f6e42ffb049cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaca56d0e0512f7fb4430977d6b6d598a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaca56d0e0512f7fb4430977d6b6d598a9">XScuGic_ConfigTable</a> [XPAR_XSCUGIC_NUM_INSTANCES]</td></tr>
<tr class="memdesc:gaca56d0e0512f7fb4430977d6b6d598a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each GIC device in the system.  <a href="#gaca56d0e0512f7fb4430977d6b6d598a9">More...</a><br/></td></tr>
<tr class="separator:gaca56d0e0512f7fb4430977d6b6d598a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca56d0e0512f7fb4430977d6b6d598a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaca56d0e0512f7fb4430977d6b6d598a9">XScuGic_ConfigTable</a> [XPAR_XSCUGIC_NUM_INSTANCES]</td></tr>
<tr class="memdesc:gaca56d0e0512f7fb4430977d6b6d598a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each GIC device in the system.  <a href="#gaca56d0e0512f7fb4430977d6b6d598a9">More...</a><br/></td></tr>
<tr class="separator:gaca56d0e0512f7fb4430977d6b6d598a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08dd4912e27f17887b05670c3b5576b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga08dd4912e27f17887b05670c3b5576b3">XScuGic_ConfigTable</a> [XPAR_SCUGIC_NUM_INSTANCES]</td></tr>
<tr class="memdesc:ga08dd4912e27f17887b05670c3b5576b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each GIC device in the system.  <a href="#ga08dd4912e27f17887b05670c3b5576b3">More...</a><br/></td></tr>
<tr class="separator:ga08dd4912e27f17887b05670c3b5576b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Distributor Interface Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3fe18394515073409dbf777aaf4c11b3"></a>Define the offsets from the base address for all Distributor registers of the interrupt controller, some registers may be reserved in the hardware device. </p>
</td></tr>
<tr class="memitem:ga94cd5e2c3a1ab5b6c282d76bead5d616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga94cd5e2c3a1ab5b6c282d76bead5d616">XSCUGIC_DIST_EN_OFFSET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga94cd5e2c3a1ab5b6c282d76bead5d616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Distributor Enable Register.  <a href="#ga94cd5e2c3a1ab5b6c282d76bead5d616">More...</a><br/></td></tr>
<tr class="separator:ga94cd5e2c3a1ab5b6c282d76bead5d616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f182c20ecfcc115bca1ac7aae08889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga80f182c20ecfcc115bca1ac7aae08889">XSCUGIC_IC_TYPE_OFFSET</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga80f182c20ecfcc115bca1ac7aae08889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Controller Type Register.  <a href="#ga80f182c20ecfcc115bca1ac7aae08889">More...</a><br/></td></tr>
<tr class="separator:ga80f182c20ecfcc115bca1ac7aae08889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff73afc08cc167202d5aac6661ae6a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaff73afc08cc167202d5aac6661ae6a1e">XSCUGIC_DIST_IDENT_OFFSET</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaff73afc08cc167202d5aac6661ae6a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementor ID Register.  <a href="#gaff73afc08cc167202d5aac6661ae6a1e">More...</a><br/></td></tr>
<tr class="separator:gaff73afc08cc167202d5aac6661ae6a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8413fc164b51c233c05c6e48fdc0bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaf8413fc164b51c233c05c6e48fdc0bf5">XSCUGIC_SECURITY_OFFSET</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gaf8413fc164b51c233c05c6e48fdc0bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Security Register.  <a href="#gaf8413fc164b51c233c05c6e48fdc0bf5">More...</a><br/></td></tr>
<tr class="separator:gaf8413fc164b51c233c05c6e48fdc0bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e39be0cb9e08f4c9231f76e685a76cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga7e39be0cb9e08f4c9231f76e685a76cc">XSCUGIC_ENABLE_SET_OFFSET</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ga7e39be0cb9e08f4c9231f76e685a76cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Set Register.  <a href="#ga7e39be0cb9e08f4c9231f76e685a76cc">More...</a><br/></td></tr>
<tr class="separator:ga7e39be0cb9e08f4c9231f76e685a76cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a61a9bf8e0b229925a5ddbf763b414b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga7a61a9bf8e0b229925a5ddbf763b414b">XSCUGIC_DISABLE_OFFSET</a>&#160;&#160;&#160;0x00000180U</td></tr>
<tr class="memdesc:ga7a61a9bf8e0b229925a5ddbf763b414b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clear Register.  <a href="#ga7a61a9bf8e0b229925a5ddbf763b414b">More...</a><br/></td></tr>
<tr class="separator:ga7a61a9bf8e0b229925a5ddbf763b414b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9985097ea7d040ad1eb0d1c45ade3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gadf9985097ea7d040ad1eb0d1c45ade3f">XSCUGIC_PENDING_SET_OFFSET</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:gadf9985097ea7d040ad1eb0d1c45ade3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending Set Register.  <a href="#gadf9985097ea7d040ad1eb0d1c45ade3f">More...</a><br/></td></tr>
<tr class="separator:gadf9985097ea7d040ad1eb0d1c45ade3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd893d8bffa293ebf525ff6fc580f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga3bd893d8bffa293ebf525ff6fc580f82">XSCUGIC_PENDING_CLR_OFFSET</a>&#160;&#160;&#160;0x00000280U</td></tr>
<tr class="memdesc:ga3bd893d8bffa293ebf525ff6fc580f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending Clear Register.  <a href="#ga3bd893d8bffa293ebf525ff6fc580f82">More...</a><br/></td></tr>
<tr class="separator:ga3bd893d8bffa293ebf525ff6fc580f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522b8af56f229548a2360bdbedd7a6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga522b8af56f229548a2360bdbedd7a6f3">XSCUGIC_ACTIVE_OFFSET</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="memdesc:ga522b8af56f229548a2360bdbedd7a6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Status Register.  <a href="#ga522b8af56f229548a2360bdbedd7a6f3">More...</a><br/></td></tr>
<tr class="separator:ga522b8af56f229548a2360bdbedd7a6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e103b71357ac53c890d8aebd3b80997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga4e103b71357ac53c890d8aebd3b80997">XSCUGIC_PRIORITY_OFFSET</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:ga4e103b71357ac53c890d8aebd3b80997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority Level Register.  <a href="#ga4e103b71357ac53c890d8aebd3b80997">More...</a><br/></td></tr>
<tr class="separator:ga4e103b71357ac53c890d8aebd3b80997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff09d2f6f8b9b89f847f756ee0ed408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga0ff09d2f6f8b9b89f847f756ee0ed408">XSCUGIC_SPI_TARGET_OFFSET</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:ga0ff09d2f6f8b9b89f847f756ee0ed408"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Target Register 0x800-0x8FB.  <a href="#ga0ff09d2f6f8b9b89f847f756ee0ed408">More...</a><br/></td></tr>
<tr class="separator:ga0ff09d2f6f8b9b89f847f756ee0ed408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3e4a0e11aeeb05a7425826893a48b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8c3e4a0e11aeeb05a7425826893a48b5">XSCUGIC_INT_CFG_OFFSET</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga8c3e4a0e11aeeb05a7425826893a48b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Configuration Register 0xC00-0xCFC.  <a href="#ga8c3e4a0e11aeeb05a7425826893a48b5">More...</a><br/></td></tr>
<tr class="separator:ga8c3e4a0e11aeeb05a7425826893a48b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0239e9c600cc249f62309ca6ea7904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5b0239e9c600cc249f62309ca6ea7904">XSCUGIC_PPI_STAT_OFFSET</a>&#160;&#160;&#160;0x00000D00U</td></tr>
<tr class="memdesc:ga5b0239e9c600cc249f62309ca6ea7904"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status Register.  <a href="#ga5b0239e9c600cc249f62309ca6ea7904">More...</a><br/></td></tr>
<tr class="separator:ga5b0239e9c600cc249f62309ca6ea7904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809581b2c56e40481e49ba23535c4d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga809581b2c56e40481e49ba23535c4d52">XSCUGIC_SPI_STAT_OFFSET</a>&#160;&#160;&#160;0x00000D04U</td></tr>
<tr class="memdesc:ga809581b2c56e40481e49ba23535c4d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register 0xd04-0xd7C.  <a href="#ga809581b2c56e40481e49ba23535c4d52">More...</a><br/></td></tr>
<tr class="separator:ga809581b2c56e40481e49ba23535c4d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4a040ef70e7a3c49d3175dbb1eb381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga0d4a040ef70e7a3c49d3175dbb1eb381">XSCUGIC_AHB_CONFIG_OFFSET</a>&#160;&#160;&#160;0x00000D80U</td></tr>
<tr class="memdesc:ga0d4a040ef70e7a3c49d3175dbb1eb381"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB Configuration Register.  <a href="#ga0d4a040ef70e7a3c49d3175dbb1eb381">More...</a><br/></td></tr>
<tr class="separator:ga0d4a040ef70e7a3c49d3175dbb1eb381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5152b8067164fc0208df744dd20edea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5152b8067164fc0208df744dd20edea4">XSCUGIC_SFI_TRIG_OFFSET</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga5152b8067164fc0208df744dd20edea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Triggered Interrupt Register.  <a href="#ga5152b8067164fc0208df744dd20edea4">More...</a><br/></td></tr>
<tr class="separator:ga5152b8067164fc0208df744dd20edea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa933fc8e5812dcef2571db933c761d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa933fc8e5812dcef2571db933c761d10">XSCUGIC_PERPHID_OFFSET</a>&#160;&#160;&#160;0x00000FD0U</td></tr>
<tr class="memdesc:gaa933fc8e5812dcef2571db933c761d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral ID Reg.  <a href="#gaa933fc8e5812dcef2571db933c761d10">More...</a><br/></td></tr>
<tr class="separator:gaa933fc8e5812dcef2571db933c761d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41becddbff3dcc589f4c9d70d0177ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga41becddbff3dcc589f4c9d70d0177ff6">XSCUGIC_PCELLID_OFFSET</a>&#160;&#160;&#160;0x00000FF0U</td></tr>
<tr class="memdesc:ga41becddbff3dcc589f4c9d70d0177ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pcell ID Register.  <a href="#ga41becddbff3dcc589f4c9d70d0177ff6">More...</a><br/></td></tr>
<tr class="separator:ga41becddbff3dcc589f4c9d70d0177ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Distributor Enable Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7af5973e746d6a6545c03ac1f4eea56c"></a>Controls if the distributor response to external interrupt inputs. </p>
</td></tr>
<tr class="memitem:gabd696b30c6257dea212cb9925ba73796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gabd696b30c6257dea212cb9925ba73796">XSCUGIC_EN_INT_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gabd696b30c6257dea212cb9925ba73796"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt In Enable.  <a href="#gabd696b30c6257dea212cb9925ba73796">More...</a><br/></td></tr>
<tr class="separator:gabd696b30c6257dea212cb9925ba73796"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Controller Type Register</h2></td></tr>
<tr class="memitem:ga63c9b51176e1db04adbbfa91b517d9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga63c9b51176e1db04adbbfa91b517d9a1">XSCUGIC_LSPI_MASK</a>&#160;&#160;&#160;0x0000F800U</td></tr>
<tr class="memdesc:ga63c9b51176e1db04adbbfa91b517d9a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Lockable Shared Peripheral Interrupts.  <a href="#ga63c9b51176e1db04adbbfa91b517d9a1">More...</a><br/></td></tr>
<tr class="separator:ga63c9b51176e1db04adbbfa91b517d9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0bd2ae20c2b47d8c7aaea2a78f5199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaad0bd2ae20c2b47d8c7aaea2a78f5199">XSCUGIC_DOMAIN_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:gaad0bd2ae20c2b47d8c7aaea2a78f5199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number os Security domains.  <a href="#gaad0bd2ae20c2b47d8c7aaea2a78f5199">More...</a><br/></td></tr>
<tr class="separator:gaad0bd2ae20c2b47d8c7aaea2a78f5199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21918105af9b486b28a8581c2caac127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga21918105af9b486b28a8581c2caac127">XSCUGIC_CPU_NUM_MASK</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="memdesc:ga21918105af9b486b28a8581c2caac127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CPU Interfaces.  <a href="#ga21918105af9b486b28a8581c2caac127">More...</a><br/></td></tr>
<tr class="separator:ga21918105af9b486b28a8581c2caac127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e47c517a580a243cde47a69d1fe6d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5e47c517a580a243cde47a69d1fe6d50">XSCUGIC_NUM_INT_MASK</a>&#160;&#160;&#160;0x0000001FU</td></tr>
<tr class="memdesc:ga5e47c517a580a243cde47a69d1fe6d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Interrupt IDs.  <a href="#ga5e47c517a580a243cde47a69d1fe6d50">More...</a><br/></td></tr>
<tr class="separator:ga5e47c517a580a243cde47a69d1fe6d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Implementor ID Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp24bd6a8dfdab0f60a2f42c0049841673"></a>Implementor and revision information. </p>
</td></tr>
<tr class="memitem:ga0e4e42f499ef03373095daf342ffa988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga0e4e42f499ef03373095daf342ffa988">XSCUGIC_REV_MASK</a>&#160;&#160;&#160;0x00FFF000U</td></tr>
<tr class="memdesc:ga0e4e42f499ef03373095daf342ffa988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Revision Number.  <a href="#ga0e4e42f499ef03373095daf342ffa988">More...</a><br/></td></tr>
<tr class="separator:ga0e4e42f499ef03373095daf342ffa988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab972b346f99c89c1913e6e49edc6fb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab972b346f99c89c1913e6e49edc6fb0d">XSCUGIC_IMPL_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gab972b346f99c89c1913e6e49edc6fb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementor.  <a href="#gab972b346f99c89c1913e6e49edc6fb0d">More...</a><br/></td></tr>
<tr class="separator:gab972b346f99c89c1913e6e49edc6fb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Security Registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp82bab760f7b03ebe2bc9d1f4e23a1a34"></a>Each bit controls the security level of an interrupt, either secure or non secure.</p>
<p>These registers can only be accessed using secure read and write. There are registers for each of the CPU interfaces at offset 0x080. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x084. </p>
</td></tr>
<tr class="memitem:gadd615bcd7723580422f99170f7beff31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gadd615bcd7723580422f99170f7beff31">XSCUGIC_INT_NS_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gadd615bcd7723580422f99170f7beff31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="#gadd615bcd7723580422f99170f7beff31">More...</a><br/></td></tr>
<tr class="separator:gadd615bcd7723580422f99170f7beff31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Enable Set Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfc9b79698fcc71d1c2c068023be25157"></a>Each bit controls the enabling of an interrupt, a 0 is disabled, a 1 is enabled.</p>
<p>Writing a 0 has no effect. Use the ENABLE_CLR register to set a bit to 0. There are registers for each of the CPU interfaces at offset 0x100. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x104. </p>
</td></tr>
<tr class="memitem:ga235b4d8d83653aae756d0377f6d42793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga235b4d8d83653aae756d0377f6d42793">XSCUGIC_INT_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga235b4d8d83653aae756d0377f6d42793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="#ga235b4d8d83653aae756d0377f6d42793">More...</a><br/></td></tr>
<tr class="separator:ga235b4d8d83653aae756d0377f6d42793"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Enable Clear Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd72f92b83e2ca87f274fcf5dc3202d2b"></a>Each bit controls the disabling of an interrupt, a 0 is disabled, a 1 is enabled.</p>
<p>Writing a 0 has no effect. Writing a 1 disables an interrupt and sets the corresponding bit to 0. There are registers for each of the CPU interfaces at offset 0x180. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x184. </p>
</td></tr>
<tr class="memitem:ga53b866f6da52f01e4e230217b92203e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga53b866f6da52f01e4e230217b92203e1">XSCUGIC_INT_CLR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga53b866f6da52f01e4e230217b92203e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="#ga53b866f6da52f01e4e230217b92203e1">More...</a><br/></td></tr>
<tr class="separator:ga53b866f6da52f01e4e230217b92203e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Pending Set Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc4b58cca2a0b76e63badbc015c3798f6"></a>Each bit controls the Pending or Active and Pending state of an interrupt, a 0 is not pending, a 1 is pending.</p>
<p>Writing a 0 has no effect. Writing a 1 sets an interrupt to the pending state. There are registers for each of the CPU interfaces at offset 0x200. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x204. </p>
</td></tr>
<tr class="memitem:gaf9f9e786eda7eaa92e2a2661b6ff194c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaf9f9e786eda7eaa92e2a2661b6ff194c">XSCUGIC_PEND_SET_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf9f9e786eda7eaa92e2a2661b6ff194c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="#gaf9f9e786eda7eaa92e2a2661b6ff194c">More...</a><br/></td></tr>
<tr class="separator:gaf9f9e786eda7eaa92e2a2661b6ff194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Pending Clear Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9d904fef526c1c8ed5983d7dcc68ac25"></a>Each bit can clear the Pending or Active and Pending state of an interrupt, a 0 is not pending, a 1 is pending.</p>
<p>Writing a 0 has no effect. Writing a 1 clears the pending state of an interrupt. There are registers for each of the CPU interfaces at offset 0x280. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x284. </p>
</td></tr>
<tr class="memitem:gac000c78a5731608de6ea4951fff8b7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gac000c78a5731608de6ea4951fff8b7a5">XSCUGIC_PEND_CLR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gac000c78a5731608de6ea4951fff8b7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="#gac000c78a5731608de6ea4951fff8b7a5">More...</a><br/></td></tr>
<tr class="separator:gac000c78a5731608de6ea4951fff8b7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Active Status Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60037005e550639fa11f4a1d53db08a2"></a>Each bit provides the Active status of an interrupt, a 0 is not Active, a 1 is Active.</p>
<p>This is a read only register. There are registers for each of the CPU interfaces at offset 0x300. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x380. </p>
</td></tr>
<tr class="memitem:ga8ffa809cf8e6e237833431b9e28e74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8ffa809cf8e6e237833431b9e28e74b6">XSCUGIC_ACTIVE_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga8ffa809cf8e6e237833431b9e28e74b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="#ga8ffa809cf8e6e237833431b9e28e74b6">More...</a><br/></td></tr>
<tr class="separator:ga8ffa809cf8e6e237833431b9e28e74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Priority Level Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb3fecef3bdf77b787a87359346fe84cb"></a>Each byte in a Priority Level Register sets the priority level of an interrupt.</p>
<p>Reading the register provides the priority level of an interrupt. There are registers for each of the CPU interfaces at offset 0x400 through 0x41C. With up to 8 registers aliased to each address. 0 is highest priority, 0xFF is lowest. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0x420. </p>
</td></tr>
<tr class="memitem:gaf56426a8af8b676cb9184cf2196b6bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaf56426a8af8b676cb9184cf2196b6bf4">XSCUGIC_PRIORITY_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf56426a8af8b676cb9184cf2196b6bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each Byte corresponds to an INT_ID.  <a href="#gaf56426a8af8b676cb9184cf2196b6bf4">More...</a><br/></td></tr>
<tr class="separator:gaf56426a8af8b676cb9184cf2196b6bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2deb04ec9dad4c61b564f53b246ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5c2deb04ec9dad4c61b564f53b246ec0">XSCUGIC_PRIORITY_MAX</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga5c2deb04ec9dad4c61b564f53b246ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest value of a priority actually the lowest priority.  <a href="#ga5c2deb04ec9dad4c61b564f53b246ec0">More...</a><br/></td></tr>
<tr class="separator:ga5c2deb04ec9dad4c61b564f53b246ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Target Register 0x800-0x8FB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp255d77fe55965e1767d13a5419b4e42b"></a>Each byte references a separate SPI and programs which of the up to 8 CPU interfaces are sent a Pending interrupt.</p>
<p>There are registers for each of the CPU interfaces at offset 0x800 through 0x81C. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0x820.</p>
<p>This driver does not support multiple CPU interfaces. These are included for complete documentation. </p>
</td></tr>
<tr class="memitem:gade96daa17197385ab3071b1f46591d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gade96daa17197385ab3071b1f46591d93">XSCUGIC_SPI_CPU7_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gade96daa17197385ab3071b1f46591d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 7 Mask.  <a href="#gade96daa17197385ab3071b1f46591d93">More...</a><br/></td></tr>
<tr class="separator:gade96daa17197385ab3071b1f46591d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff6c51df6995c41ec8c8a4c2104cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga95ff6c51df6995c41ec8c8a4c2104cbd">XSCUGIC_SPI_CPU6_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga95ff6c51df6995c41ec8c8a4c2104cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 6 Mask.  <a href="#ga95ff6c51df6995c41ec8c8a4c2104cbd">More...</a><br/></td></tr>
<tr class="separator:ga95ff6c51df6995c41ec8c8a4c2104cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae004cb0d1b4d0f54646a1576c1054c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gae004cb0d1b4d0f54646a1576c1054c43">XSCUGIC_SPI_CPU5_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gae004cb0d1b4d0f54646a1576c1054c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 5 Mask.  <a href="#gae004cb0d1b4d0f54646a1576c1054c43">More...</a><br/></td></tr>
<tr class="separator:gae004cb0d1b4d0f54646a1576c1054c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc98206cf989c81b171719c0f590676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8fc98206cf989c81b171719c0f590676">XSCUGIC_SPI_CPU4_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga8fc98206cf989c81b171719c0f590676"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 4 Mask.  <a href="#ga8fc98206cf989c81b171719c0f590676">More...</a><br/></td></tr>
<tr class="separator:ga8fc98206cf989c81b171719c0f590676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32beb32b38ed8d081dab55658db505b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa32beb32b38ed8d081dab55658db505b">XSCUGIC_SPI_CPU3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaa32beb32b38ed8d081dab55658db505b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 3 Mask.  <a href="#gaa32beb32b38ed8d081dab55658db505b">More...</a><br/></td></tr>
<tr class="separator:gaa32beb32b38ed8d081dab55658db505b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602b97c00f48225e1d7cc8d7ed5a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8602b97c00f48225e1d7cc8d7ed5a7bb">XSCUGIC_SPI_CPU2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga8602b97c00f48225e1d7cc8d7ed5a7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 2 Mask.  <a href="#ga8602b97c00f48225e1d7cc8d7ed5a7bb">More...</a><br/></td></tr>
<tr class="separator:ga8602b97c00f48225e1d7cc8d7ed5a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acd0af7b918d410b4c95853f7b8c959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5acd0af7b918d410b4c95853f7b8c959">XSCUGIC_SPI_CPU1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga5acd0af7b918d410b4c95853f7b8c959"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 1 Mask.  <a href="#ga5acd0af7b918d410b4c95853f7b8c959">More...</a><br/></td></tr>
<tr class="separator:ga5acd0af7b918d410b4c95853f7b8c959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6958ba672ad449aa981f7fae9412455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaf6958ba672ad449aa981f7fae9412455">XSCUGIC_SPI_CPU0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf6958ba672ad449aa981f7fae9412455"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 0 Mask.  <a href="#gaf6958ba672ad449aa981f7fae9412455">More...</a><br/></td></tr>
<tr class="separator:gaf6958ba672ad449aa981f7fae9412455"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Configuration Register 0xC00-0xCFC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa294e9d8bc87019d409c405039433b40"></a>The interrupt configuration registers program an SFI to be active HIGH level sensitive or rising edge sensitive.</p>
<p>Each bit pair describes the configuration for an INT_ID. SFI Read Only b10 always PPI Read Only depending on how the PPIs are configured. b01 Active HIGH level sensitive b11 Rising edge sensitive SPI LSB is read only. b01 Active HIGH level sensitive b11 Rising edge sensitive/ There are registers for each of the CPU interfaces at offset 0xC00 through 0xC04. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0xC08. </p>
</td></tr>
<tr class="memitem:ga2be546274013a123da9a0a8f21acfbc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be546274013a123da9a0a8f21acfbc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSCUGIC_INT_CFG_MASK</b>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="separator:ga2be546274013a123da9a0a8f21acfbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PPI Status Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp562f0278b12405f008e33684ce0d92f6"></a>Enables an external AMBA master to access the status of the PPI inputs.</p>
<p>A CPU can only read the status of its local PPI signals and cannot read the status for other CPUs. This register is aliased for each CPU interface. </p>
</td></tr>
<tr class="memitem:ga7fb6f58522fbce60a5d8e51ade739208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga7fb6f58522fbce60a5d8e51ade739208">XSCUGIC_PPI_C15_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga7fb6f58522fbce60a5d8e51ade739208"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga7fb6f58522fbce60a5d8e51ade739208">More...</a><br/></td></tr>
<tr class="separator:ga7fb6f58522fbce60a5d8e51ade739208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6797b4c956ee74df8c35314ce817cc32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga6797b4c956ee74df8c35314ce817cc32">XSCUGIC_PPI_C14_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:ga6797b4c956ee74df8c35314ce817cc32"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga6797b4c956ee74df8c35314ce817cc32">More...</a><br/></td></tr>
<tr class="separator:ga6797b4c956ee74df8c35314ce817cc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7fa22af93b8377b1f757d83a1a47a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gacc7fa22af93b8377b1f757d83a1a47a4">XSCUGIC_PPI_C13_MASK</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="memdesc:gacc7fa22af93b8377b1f757d83a1a47a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gacc7fa22af93b8377b1f757d83a1a47a4">More...</a><br/></td></tr>
<tr class="separator:gacc7fa22af93b8377b1f757d83a1a47a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6aceee4c3c462bc1a9f95495d17181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gabd6aceee4c3c462bc1a9f95495d17181">XSCUGIC_PPI_C12_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:gabd6aceee4c3c462bc1a9f95495d17181"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gabd6aceee4c3c462bc1a9f95495d17181">More...</a><br/></td></tr>
<tr class="separator:gabd6aceee4c3c462bc1a9f95495d17181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8318aad85340f5318de41b98da04100c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8318aad85340f5318de41b98da04100c">XSCUGIC_PPI_C11_MASK</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:ga8318aad85340f5318de41b98da04100c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga8318aad85340f5318de41b98da04100c">More...</a><br/></td></tr>
<tr class="separator:ga8318aad85340f5318de41b98da04100c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0c40850819f2d48d9ccaa274cd4881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga7a0c40850819f2d48d9ccaa274cd4881">XSCUGIC_PPI_C10_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:ga7a0c40850819f2d48d9ccaa274cd4881"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga7a0c40850819f2d48d9ccaa274cd4881">More...</a><br/></td></tr>
<tr class="separator:ga7a0c40850819f2d48d9ccaa274cd4881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a79ff73cc31e2233f58a682a9421c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5a79ff73cc31e2233f58a682a9421c5d">XSCUGIC_PPI_C09_MASK</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:ga5a79ff73cc31e2233f58a682a9421c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga5a79ff73cc31e2233f58a682a9421c5d">More...</a><br/></td></tr>
<tr class="separator:ga5a79ff73cc31e2233f58a682a9421c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cf40b1bb6de7edfe1034883780eb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga98cf40b1bb6de7edfe1034883780eb51">XSCUGIC_PPI_C08_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ga98cf40b1bb6de7edfe1034883780eb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga98cf40b1bb6de7edfe1034883780eb51">More...</a><br/></td></tr>
<tr class="separator:ga98cf40b1bb6de7edfe1034883780eb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9103c688cb9f66402d43acdce1ec2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gac9103c688cb9f66402d43acdce1ec2d4">XSCUGIC_PPI_C07_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gac9103c688cb9f66402d43acdce1ec2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gac9103c688cb9f66402d43acdce1ec2d4">More...</a><br/></td></tr>
<tr class="separator:gac9103c688cb9f66402d43acdce1ec2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4746833af92bb2cd60f47c5aef3c412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab4746833af92bb2cd60f47c5aef3c412">XSCUGIC_PPI_C06_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gab4746833af92bb2cd60f47c5aef3c412"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gab4746833af92bb2cd60f47c5aef3c412">More...</a><br/></td></tr>
<tr class="separator:gab4746833af92bb2cd60f47c5aef3c412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc4c3db586fa77620204fc196c79196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaddc4c3db586fa77620204fc196c79196">XSCUGIC_PPI_C05_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaddc4c3db586fa77620204fc196c79196"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gaddc4c3db586fa77620204fc196c79196">More...</a><br/></td></tr>
<tr class="separator:gaddc4c3db586fa77620204fc196c79196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb35a04b39200dc2531978c5b819a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gafb35a04b39200dc2531978c5b819a05f">XSCUGIC_PPI_C04_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gafb35a04b39200dc2531978c5b819a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gafb35a04b39200dc2531978c5b819a05f">More...</a><br/></td></tr>
<tr class="separator:gafb35a04b39200dc2531978c5b819a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1227f27b3f3566c377741ed4500864eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga1227f27b3f3566c377741ed4500864eb">XSCUGIC_PPI_C03_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga1227f27b3f3566c377741ed4500864eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga1227f27b3f3566c377741ed4500864eb">More...</a><br/></td></tr>
<tr class="separator:ga1227f27b3f3566c377741ed4500864eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841e2da3b34252affcbe1ae420dee5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga841e2da3b34252affcbe1ae420dee5cd">XSCUGIC_PPI_C02_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga841e2da3b34252affcbe1ae420dee5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#ga841e2da3b34252affcbe1ae420dee5cd">More...</a><br/></td></tr>
<tr class="separator:ga841e2da3b34252affcbe1ae420dee5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6af05ff49c40b1f95ddef70720c661d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa6af05ff49c40b1f95ddef70720c661d">XSCUGIC_PPI_C01_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa6af05ff49c40b1f95ddef70720c661d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gaa6af05ff49c40b1f95ddef70720c661d">More...</a><br/></td></tr>
<tr class="separator:gaa6af05ff49c40b1f95ddef70720c661d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d1549e1fdc4ee0efda5b9a7d19f1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab0d1549e1fdc4ee0efda5b9a7d19f1c9">XSCUGIC_PPI_C00_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gab0d1549e1fdc4ee0efda5b9a7d19f1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="#gab0d1549e1fdc4ee0efda5b9a7d19f1c9">More...</a><br/></td></tr>
<tr class="separator:gab0d1549e1fdc4ee0efda5b9a7d19f1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI Status Register 0xd04-0xd7C</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpebacc84cc2901590e0b1e59c1093f58a"></a>Enables an external AMBA master to access the status of the SPI inputs.</p>
<p>There are up to 63 registers if the maximum number of SPI inputs are configured. </p>
</td></tr>
<tr class="memitem:ga06ee88cda2455e25cd6c1d5b4d7eb7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga06ee88cda2455e25cd6c1d5b4d7eb7b3">XSCUGIC_SPI_N_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga06ee88cda2455e25cd6c1d5b4d7eb7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an SPI input.  <a href="#ga06ee88cda2455e25cd6c1d5b4d7eb7b3">More...</a><br/></td></tr>
<tr class="separator:ga06ee88cda2455e25cd6c1d5b4d7eb7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
AHB Configuration Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp20e708e8b6f9515a11e4374915be812a"></a>Provides the status of the CFGBIGEND input signal and allows the endianness of the GIC to be set. </p>
</td></tr>
<tr class="memitem:ga3b4028834925dd0ed1a6175492d8ae89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga3b4028834925dd0ed1a6175492d8ae89">XSCUGIC_AHB_END_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga3b4028834925dd0ed1a6175492d8ae89"><td class="mdescLeft">&#160;</td><td class="mdescRight">0-GIC uses little Endian, 1-GIC uses Big Endian  <a href="#ga3b4028834925dd0ed1a6175492d8ae89">More...</a><br/></td></tr>
<tr class="separator:ga3b4028834925dd0ed1a6175492d8ae89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d9d58262a639eb2a8858e2856b277d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa9d9d58262a639eb2a8858e2856b277d">XSCUGIC_AHB_ENDOVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa9d9d58262a639eb2a8858e2856b277d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0-Uses CFGBIGEND control, 1-use the AHB_END bit  <a href="#gaa9d9d58262a639eb2a8858e2856b277d">More...</a><br/></td></tr>
<tr class="separator:gaa9d9d58262a639eb2a8858e2856b277d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786c66ef9c8619b0a36ae25e85ea58e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga786c66ef9c8619b0a36ae25e85ea58e5">XSCUGIC_AHB_TIE_OFF_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga786c66ef9c8619b0a36ae25e85ea58e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">State of CFGBIGEND.  <a href="#ga786c66ef9c8619b0a36ae25e85ea58e5">More...</a><br/></td></tr>
<tr class="separator:ga786c66ef9c8619b0a36ae25e85ea58e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Software Triggered Interrupt Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd6bfc65d0173bfbdf245b7425cb5dc7"></a>Controls issuing of software interrupts. </p>
</td></tr>
<tr class="memitem:gabf33f61e175ef268411963ed72bc3ba3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf33f61e175ef268411963ed72bc3ba3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSCUGIC_SFI_SELFTRIG_MASK</b>&#160;&#160;&#160;0x02010000U</td></tr>
<tr class="separator:gabf33f61e175ef268411963ed72bc3ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d7eef981cdc87055eb0df1d147a822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga57d7eef981cdc87055eb0df1d147a822">XSCUGIC_SFI_TRIG_TRGFILT_MASK</a>&#160;&#160;&#160;0x03000000U</td></tr>
<tr class="memdesc:ga57d7eef981cdc87055eb0df1d147a822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target List filter b00-Use the target List b01-All CPUs except requester b10-To Requester b11-reserved.  <a href="#ga57d7eef981cdc87055eb0df1d147a822">More...</a><br/></td></tr>
<tr class="separator:ga57d7eef981cdc87055eb0df1d147a822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68476cc3813858c0c809ebfb4e28c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab68476cc3813858c0c809ebfb4e28c74">XSCUGIC_SFI_TRIG_CPU_MASK</a>&#160;&#160;&#160;0x00FF0000U</td></tr>
<tr class="memdesc:gab68476cc3813858c0c809ebfb4e28c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Target list.  <a href="#gab68476cc3813858c0c809ebfb4e28c74">More...</a><br/></td></tr>
<tr class="separator:gab68476cc3813858c0c809ebfb4e28c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c75b6deed6c34d98453d802627a26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga14c75b6deed6c34d98453d802627a26e">XSCUGIC_SFI_TRIG_SATT_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga14c75b6deed6c34d98453d802627a26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0= Use a secure interrupt  <a href="#ga14c75b6deed6c34d98453d802627a26e">More...</a><br/></td></tr>
<tr class="separator:ga14c75b6deed6c34d98453d802627a26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7956d8a2796ad6f92fafc49d92aa1a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga7956d8a2796ad6f92fafc49d92aa1a7d">XSCUGIC_SFI_TRIG_INTID_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga7956d8a2796ad6f92fafc49d92aa1a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to the INTID signaled to the CPU.  <a href="#ga7956d8a2796ad6f92fafc49d92aa1a7d">More...</a><br/></td></tr>
<tr class="separator:ga7956d8a2796ad6f92fafc49d92aa1a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CPU Interface Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpae7a7a841f30e81a731ad01209d34189"></a>Define the offsets from the base address for all CPU registers of the interrupt controller, some registers may be reserved in the hardware device. </p>
</td></tr>
<tr class="memitem:gadc15f5222681d55b9c1d391b067d37fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gadc15f5222681d55b9c1d391b067d37fa">XSCUGIC_CONTROL_OFFSET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gadc15f5222681d55b9c1d391b067d37fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Interface Control Register.  <a href="#gadc15f5222681d55b9c1d391b067d37fa">More...</a><br/></td></tr>
<tr class="separator:gadc15f5222681d55b9c1d391b067d37fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924ad35e75dc4788443bee4dc2d1e61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga924ad35e75dc4788443bee4dc2d1e61e">XSCUGIC_CPU_PRIOR_OFFSET</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga924ad35e75dc4788443bee4dc2d1e61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority Mask Reg.  <a href="#ga924ad35e75dc4788443bee4dc2d1e61e">More...</a><br/></td></tr>
<tr class="separator:ga924ad35e75dc4788443bee4dc2d1e61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aa4aa9a2e2b9af2b654967f387dd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab0aa4aa9a2e2b9af2b654967f387dd2c">XSCUGIC_BIN_PT_OFFSET</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gab0aa4aa9a2e2b9af2b654967f387dd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary Point Register.  <a href="#gab0aa4aa9a2e2b9af2b654967f387dd2c">More...</a><br/></td></tr>
<tr class="separator:gab0aa4aa9a2e2b9af2b654967f387dd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1418c8f0e05b7f928c2fff42b4514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga5f1418c8f0e05b7f928c2fff42b4514d">XSCUGIC_INT_ACK_OFFSET</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga5f1418c8f0e05b7f928c2fff42b4514d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt ACK Reg.  <a href="#ga5f1418c8f0e05b7f928c2fff42b4514d">More...</a><br/></td></tr>
<tr class="separator:ga5f1418c8f0e05b7f928c2fff42b4514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65c329712b1a7f3ab12b0bf4ada058d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa65c329712b1a7f3ab12b0bf4ada058d">XSCUGIC_EOI_OFFSET</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaa65c329712b1a7f3ab12b0bf4ada058d"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of Interrupt Reg.  <a href="#gaa65c329712b1a7f3ab12b0bf4ada058d">More...</a><br/></td></tr>
<tr class="separator:gaa65c329712b1a7f3ab12b0bf4ada058d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9032b8ad311f376fd5d8fc046e4032f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga9032b8ad311f376fd5d8fc046e4032f4">XSCUGIC_RUN_PRIOR_OFFSET</a>&#160;&#160;&#160;0x00000014U</td></tr>
<tr class="memdesc:ga9032b8ad311f376fd5d8fc046e4032f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Running Priority Reg.  <a href="#ga9032b8ad311f376fd5d8fc046e4032f4">More...</a><br/></td></tr>
<tr class="separator:ga9032b8ad311f376fd5d8fc046e4032f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f4426fddda8466c267b661457dd54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa8f4426fddda8466c267b661457dd54e">XSCUGIC_HI_PEND_OFFSET</a>&#160;&#160;&#160;0x00000018U</td></tr>
<tr class="memdesc:gaa8f4426fddda8466c267b661457dd54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest Pending Interrupt Register.  <a href="#gaa8f4426fddda8466c267b661457dd54e">More...</a><br/></td></tr>
<tr class="separator:gaa8f4426fddda8466c267b661457dd54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca0e14be574b074b47ef33108794ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8ca0e14be574b074b47ef33108794ca1">XSCUGIC_ALIAS_BIN_PT_OFFSET</a>&#160;&#160;&#160;0x0000001CU</td></tr>
<tr class="memdesc:ga8ca0e14be574b074b47ef33108794ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Aliased non-Secure Binary Point Register.  <a href="#ga8ca0e14be574b074b47ef33108794ca1">More...</a><br/></td></tr>
<tr class="separator:ga8ca0e14be574b074b47ef33108794ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Control Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp51793cbea2ebce2243b8f2115ce2db60"></a>CPU Interface Control register definitions All bits are defined here although some are not available in the non-secure mode. </p>
</td></tr>
<tr class="memitem:gab30530d436aee9b8fe1df9e0ddc9ac90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gab30530d436aee9b8fe1df9e0ddc9ac90">XSCUGIC_CNTR_SBPR_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gab30530d436aee9b8fe1df9e0ddc9ac90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure Binary Pointer, 0=separate registers, 1=both use bin_pt_s.  <a href="#gab30530d436aee9b8fe1df9e0ddc9ac90">More...</a><br/></td></tr>
<tr class="separator:gab30530d436aee9b8fe1df9e0ddc9ac90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa696959041b1e0b4c5008c9fbf25a8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaa696959041b1e0b4c5008c9fbf25a8b2">XSCUGIC_CNTR_FIQEN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaa696959041b1e0b4c5008c9fbf25a8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use nFIQ_C for secure interrupts, 0= use IRQ for both, 1=Use FIQ for secure, IRQ for non.  <a href="#gaa696959041b1e0b4c5008c9fbf25a8b2">More...</a><br/></td></tr>
<tr class="separator:gaa696959041b1e0b4c5008c9fbf25a8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24146dc008dc9a9d8b76fb802bf843ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga24146dc008dc9a9d8b76fb802bf843ab">XSCUGIC_CNTR_ACKCTL_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga24146dc008dc9a9d8b76fb802bf843ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ack control for secure or non secure.  <a href="#ga24146dc008dc9a9d8b76fb802bf843ab">More...</a><br/></td></tr>
<tr class="separator:ga24146dc008dc9a9d8b76fb802bf843ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e109eaaa18f39f1525967987bb5167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga95e109eaaa18f39f1525967987bb5167">XSCUGIC_CNTR_EN_NS_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga95e109eaaa18f39f1525967987bb5167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non Secure enable.  <a href="#ga95e109eaaa18f39f1525967987bb5167">More...</a><br/></td></tr>
<tr class="separator:ga95e109eaaa18f39f1525967987bb5167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea986d126fc3cf6efc9cdc86e347475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gaaea986d126fc3cf6efc9cdc86e347475">XSCUGIC_CNTR_EN_S_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaaea986d126fc3cf6efc9cdc86e347475"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure enable, 0=Disabled, 1=Enabled.  <a href="#gaaea986d126fc3cf6efc9cdc86e347475">More...</a><br/></td></tr>
<tr class="separator:gaaea986d126fc3cf6efc9cdc86e347475"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Binary Point Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp91554e07a5908b2b699a422c6bb97528"></a>&lt; All interrupts</p>
<p>Binary Point register definitions </p>
</td></tr>
<tr class="memitem:gabb83f3fd04a69ac1f7ace985db677e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gabb83f3fd04a69ac1f7ace985db677e63">XSCUGIC_BIN_PT_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gabb83f3fd04a69ac1f7ace985db677e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary point mask value Value Secure Non-secure b000 0xFE 0xFF b001 0xFC 0xFE b010 0xF8 0xFC b011 0xF0 0xF8 b100 0xE0 0xF0 b101 0xC0 0xE0 b110 0x80 0xC0 b111 0x00 0x80.  <a href="#gabb83f3fd04a69ac1f7ace985db677e63">More...</a><br/></td></tr>
<tr class="separator:gabb83f3fd04a69ac1f7ace985db677e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Acknowledge Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8425d631a2f24338837b7f7e7727b794"></a>Interrupt Acknowledge register definitions Identifies the current Pending interrupt, and the CPU ID for software interrupts. </p>
</td></tr>
<tr class="memitem:gad9945cea79930d883f977fc97e1aa292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gad9945cea79930d883f977fc97e1aa292">XSCUGIC_ACK_INTID_MASK</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="memdesc:gad9945cea79930d883f977fc97e1aa292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt ID.  <a href="#gad9945cea79930d883f977fc97e1aa292">More...</a><br/></td></tr>
<tr class="separator:gad9945cea79930d883f977fc97e1aa292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea14a0a5360cd67164dc801ef1d7e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga3ea14a0a5360cd67164dc801ef1d7e3d">XSCUGIC_CPUID_MASK</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga3ea14a0a5360cd67164dc801ef1d7e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU ID.  <a href="#ga3ea14a0a5360cd67164dc801ef1d7e3d">More...</a><br/></td></tr>
<tr class="separator:ga3ea14a0a5360cd67164dc801ef1d7e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
End of Interrupt Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp00db184b9c2eb15ec4bd536ea8ff1a45"></a>End of Interrupt register definitions Allows the CPU to signal the GIC when it completes an interrupt service routine. </p>
</td></tr>
<tr class="memitem:gad50524a3c9f6edaac90d6fa47907ec10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#gad50524a3c9f6edaac90d6fa47907ec10">XSCUGIC_EOI_INTID_MASK</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="memdesc:gad50524a3c9f6edaac90d6fa47907ec10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt ID.  <a href="#gad50524a3c9f6edaac90d6fa47907ec10">More...</a><br/></td></tr>
<tr class="separator:gad50524a3c9f6edaac90d6fa47907ec10"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Running Priority Register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3d74eec3dffd27ef9c18a71f816cd30b"></a>Running Priority register definitions Identifies the interrupt priority level of the highest priority active interrupt. </p>
</td></tr>
<tr class="memitem:ga8ac1ba33bfaefe69aacd6221b0375f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__5.html#ga8ac1ba33bfaefe69aacd6221b0375f1c">XSCUGIC_RUN_PRIORITY_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga8ac1ba33bfaefe69aacd6221b0375f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Priority.  <a href="#ga8ac1ba33bfaefe69aacd6221b0375f1c">More...</a><br/></td></tr>
<tr class="separator:ga8ac1ba33bfaefe69aacd6221b0375f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gad9945cea79930d883f977fc97e1aa292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_ACK_INTID_MASK&#160;&#160;&#160;0x000003FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt ID. </p>

<p>Referenced by <a class="el" href="xscugic__low__level__example_8c.html#aa19b6eafe395a9ce4b9459234b832279">LowInterruptHandler()</a>, <a class="el" href="group__scugic__v4__5.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler()</a>, and <a class="el" href="group__scugic__v4__5.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ffa809cf8e6e237833431b9e28e74b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_ACTIVE_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an INT_ID. </p>

</div>
</div>
<a class="anchor" id="ga522b8af56f229548a2360bdbedd7a6f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_ACTIVE_OFFSET&#160;&#160;&#160;0x00000300U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Active Status Register. </p>

</div>
</div>
<a class="anchor" id="ga0d4a040ef70e7a3c49d3175dbb1eb381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_AHB_CONFIG_OFFSET&#160;&#160;&#160;0x00000D80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB Configuration Register. </p>

</div>
</div>
<a class="anchor" id="ga3b4028834925dd0ed1a6175492d8ae89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_AHB_END_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0-GIC uses little Endian, 1-GIC uses Big Endian </p>

</div>
</div>
<a class="anchor" id="gaa9d9d58262a639eb2a8858e2856b277d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_AHB_ENDOVR_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0-Uses CFGBIGEND control, 1-use the AHB_END bit </p>

</div>
</div>
<a class="anchor" id="ga786c66ef9c8619b0a36ae25e85ea58e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_AHB_TIE_OFF_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>State of CFGBIGEND. </p>

</div>
</div>
<a class="anchor" id="ga8ca0e14be574b074b47ef33108794ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_ALIAS_BIN_PT_OFFSET&#160;&#160;&#160;0x0000001CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Aliased non-Secure Binary Point Register. </p>
<p>0x00000020 to 0x00000FBC are reserved and should not be read or written to. </p>

</div>
</div>
<a class="anchor" id="gabb83f3fd04a69ac1f7ace985db677e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_BIN_PT_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Binary point mask value Value Secure Non-secure b000 0xFE 0xFF b001 0xFC 0xFE b010 0xF8 0xFC b011 0xF0 0xF8 b100 0xE0 0xF0 b101 0xC0 0xE0 b110 0x80 0xC0 b111 0x00 0x80. </p>

</div>
</div>
<a class="anchor" id="gab0aa4aa9a2e2b9af2b654967f387dd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_BIN_PT_OFFSET&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Binary Point Register. </p>

</div>
</div>
<a class="anchor" id="ga24146dc008dc9a9d8b76fb802bf843ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CNTR_ACKCTL_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ack control for secure or non secure. </p>

</div>
</div>
<a class="anchor" id="ga95e109eaaa18f39f1525967987bb5167"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CNTR_EN_NS_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non Secure enable. </p>

</div>
</div>
<a class="anchor" id="gaaea986d126fc3cf6efc9cdc86e347475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CNTR_EN_S_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secure enable, 0=Disabled, 1=Enabled. </p>

</div>
</div>
<a class="anchor" id="gaa696959041b1e0b4c5008c9fbf25a8b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CNTR_FIQEN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use nFIQ_C for secure interrupts, 0= use IRQ for both, 1=Use FIQ for secure, IRQ for non. </p>

</div>
</div>
<a class="anchor" id="gab30530d436aee9b8fe1df9e0ddc9ac90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CNTR_SBPR_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Secure Binary Pointer, 0=separate registers, 1=both use bin_pt_s. </p>

</div>
</div>
<a class="anchor" id="gadc15f5222681d55b9c1d391b067d37fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CONTROL_OFFSET&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU Interface Control Register. </p>

</div>
</div>
<a class="anchor" id="ga21918105af9b486b28a8581c2caac127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CPU_NUM_MASK&#160;&#160;&#160;0x000000E0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of CPU Interfaces. </p>

</div>
</div>
<a class="anchor" id="ga924ad35e75dc4788443bee4dc2d1e61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CPU_PRIOR_OFFSET&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Priority Mask Reg. </p>

</div>
</div>
<a class="anchor" id="ga3ea14a0a5360cd67164dc801ef1d7e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_CPUID_MASK&#160;&#160;&#160;0x00000C00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU ID. </p>

</div>
</div>
<a class="anchor" id="ga2f3bba7c5247812158ef4fde7a0e7dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_CPUReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(((InstancePtr)-&gt;Config-&gt;CpuBaseAddress), (RegOffset)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the given CPU Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__scugic__v4__5.html#ga2f3bba7c5247812158ef4fde7a0e7dfe" title="Read the given CPU Interface register. ">XScuGic_CPUReadReg(XScuGic *InstancePtr, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a4ba236ff7bfeab20b5ca81082f2b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_CPUWriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>(((InstancePtr)-&gt;Config-&gt;CpuBaseAddress), (RegOffset), \</div>
<div class="line">                                        ((u32)(Data))))</div>
<div class="ttc" id="xscugic__hw_8h_html_a01c0f85e48858531c313ce22cbfd2dfa"><div class="ttname"><a href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a></div><div class="ttdeci">#define XScuGic_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given Intc register. </div><div class="ttdef"><b>Definition:</b> xscugic_hw.h:718</div></div>
</div><!-- fragment -->
<p>Write the given CPU Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__scugic__v4__5.html#ga2a4ba236ff7bfeab20b5ca81082f2b13" title="Write the given CPU Interface register. ">XScuGic_CPUWriteReg(XScuGic *InstancePtr, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a61a9bf8e0b229925a5ddbf763b414b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_DISABLE_OFFSET&#160;&#160;&#160;0x00000180U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Clear Register. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable()</a>, <a class="el" href="group__scugic__v4__5.html#ga1774c615a0a651db7f6e42ffb049cafe">XScuGic_DisableIntr()</a>, <a class="el" href="group__scugic__v4__5.html#gad162acedbbd41fd890fc7f2225ed480b">XScuGic_Disconnect()</a>, and <a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>.</p>

</div>
</div>
<a class="anchor" id="ga94cd5e2c3a1ab5b6c282d76bead5d616"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_DIST_EN_OFFSET&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Distributor Enable Register. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff73afc08cc167202d5aac6661ae6a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_DIST_IDENT_OFFSET&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Implementor ID Register. </p>

</div>
</div>
<a class="anchor" id="ga3d639fe1851f9d833367fb4322390eeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_DistReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(((InstancePtr)-&gt;Config-&gt;DistBaseAddress), (RegOffset)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the given Distributor Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb" title="Read the given Distributor Interface register. ">XScuGic_DistReadReg(XScuGic *InstancePtr, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga6ed162180ffb45b082c2fbe23951ba13">XScuGic_GetPriorityTriggerType()</a>, <a class="el" href="group__scugic__v4__5.html#ga40ef6d42e9520bb550163c3afd598980">XScuGic_InterruptMaptoCpu()</a>, <a class="el" href="group__scugic__v4__5.html#ga35a7049368d1fdf455d0414c8aa7858f">XScuGic_InterruptUnmapFromCpu()</a>, <a class="el" href="group__scugic__v4__5.html#ga081a9a62546b413d94e609894282a575">XScuGic_SelfTest()</a>, <a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>, <a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>, and <a class="el" href="group__scugic__v4__5.html#ga1e8328554cd2774f965012e63151f826">XScuGic_UnmapAllInterruptsFromCpu()</a>.</p>

</div>
</div>
<a class="anchor" id="ga22e9f81ed00f7cc39df1c6e76988fdb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_DistWriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>(((InstancePtr)-&gt;Config-&gt;DistBaseAddress), (RegOffset), \</div>
<div class="line">                                        ((u32)(Data))))</div>
<div class="ttc" id="xscugic__hw_8h_html_a01c0f85e48858531c313ce22cbfd2dfa"><div class="ttname"><a href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a></div><div class="ttdeci">#define XScuGic_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given Intc register. </div><div class="ttdef"><b>Definition:</b> xscugic_hw.h:718</div></div>
</div><!-- fragment -->
<p>Write the given Distributor Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1" title="Write the given Distributor Interface register. ">XScuGic_DistWriteReg(XScuGic *InstancePtr, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable()</a>, <a class="el" href="group__scugic__v4__5.html#gad162acedbbd41fd890fc7f2225ed480b">XScuGic_Disconnect()</a>, <a class="el" href="group__scugic__v4__5.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable()</a>, <a class="el" href="group__scugic__v4__5.html#ga40ef6d42e9520bb550163c3afd598980">XScuGic_InterruptMaptoCpu()</a>, <a class="el" href="group__scugic__v4__5.html#ga35a7049368d1fdf455d0414c8aa7858f">XScuGic_InterruptUnmapFromCpu()</a>, <a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>, <a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr()</a>, <a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>, and <a class="el" href="group__scugic__v4__5.html#ga1e8328554cd2774f965012e63151f826">XScuGic_UnmapAllInterruptsFromCpu()</a>.</p>

</div>
</div>
<a class="anchor" id="gaad0bd2ae20c2b47d8c7aaea2a78f5199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_DOMAIN_MASK&#160;&#160;&#160;0x00000400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number os Security domains. </p>

</div>
</div>
<a class="anchor" id="gabd696b30c6257dea212cb9925ba73796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_EN_INT_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt In Enable. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>.</p>

</div>
</div>
<a class="anchor" id="gacfadf262bb136def5f56e0de26bff777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_Enable_Group0_Interrupts</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;mtcp(S3_0_C12_C12_6,0x1);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables Grou0 interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7e39be0cb9e08f4c9231f76e685a76cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_ENABLE_SET_OFFSET&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Set Register. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable()</a>, and <a class="el" href="group__scugic__v4__5.html#ga71a5cf9ed0855a86d946949b04953cb5">XScuGic_EnableIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c0cfc9fcf5d47cf342b08e60b82c7e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_Enable_SystemReg_CPU_Interface_EL3</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;mtcp(S3_6_C12_C12_5, 0xF);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables system register interface for GIC CPU Interface. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>to be written</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="gad50524a3c9f6edaac90d6fa47907ec10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_EOI_INTID_MASK&#160;&#160;&#160;0x000003FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt ID. </p>

</div>
</div>
<a class="anchor" id="gaa65c329712b1a7f3ab12b0bf4ada058d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_EOI_OFFSET&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of Interrupt Reg. </p>

<p>Referenced by <a class="el" href="xscugic__low__level__example_8c.html#aa19b6eafe395a9ce4b9459234b832279">LowInterruptHandler()</a>, <a class="el" href="group__scugic__v4__5.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler()</a>, and <a class="el" href="group__scugic__v4__5.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga32fbae67443d6b7b21199b9716eb9910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_Get_Rdist_Int_Trigger_Index</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">IntrId</td><td>)</td>
          <td>&#160;&#160;&#160;(((Int_Id%16) &amp; 0x1f) &lt;&lt; 2) +1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns interrupt id of highest priority pending interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. This function acks the interrupt</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. This macro returns bit position for the specific interrupt's trigger type configuration within GICR_ICFGR0/GICR_ICFGR1 register</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>, and <a class="el" href="group__scugic__v4__5.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8f4426fddda8466c267b661457dd54e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_HI_PEND_OFFSET&#160;&#160;&#160;0x00000018U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Highest Pending Interrupt Register. </p>

</div>
</div>
<a class="anchor" id="ga80f182c20ecfcc115bca1ac7aae08889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_IC_TYPE_OFFSET&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Controller Type Register. </p>

</div>
</div>
<a class="anchor" id="gab972b346f99c89c1913e6e49edc6fb0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_IMPL_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Implementor. </p>

</div>
</div>
<a class="anchor" id="ga5f1418c8f0e05b7f928c2fff42b4514d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_INT_ACK_OFFSET&#160;&#160;&#160;0x0000000CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt ACK Reg. </p>

<p>Referenced by <a class="el" href="xscugic__low__level__example_8c.html#aa19b6eafe395a9ce4b9459234b832279">LowInterruptHandler()</a>, <a class="el" href="group__scugic__v4__5.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler()</a>, and <a class="el" href="group__scugic__v4__5.html#gaa26a952ecd376be0bc3d8433023d1364">XScuGic_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c3e4a0e11aeeb05a7425826893a48b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_INT_CFG_OFFSET&#160;&#160;&#160;0x00000C00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Configuration Register 0xC00-0xCFC. </p>

</div>
</div>
<a class="anchor" id="ga53b866f6da52f01e4e230217b92203e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_INT_CLR_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an INT_ID. </p>

</div>
</div>
<a class="anchor" id="ga235b4d8d83653aae756d0377f6d42793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_INT_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an INT_ID. </p>

</div>
</div>
<a class="anchor" id="gadd615bcd7723580422f99170f7beff31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_INT_NS_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an INT_ID. </p>

</div>
</div>
<a class="anchor" id="ga63c9b51176e1db04adbbfa91b517d9a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_LSPI_MASK&#160;&#160;&#160;0x0000F800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Lockable Shared Peripheral Interrupts. </p>

</div>
</div>
<a class="anchor" id="ga5e47c517a580a243cde47a69d1fe6d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_NUM_INT_MASK&#160;&#160;&#160;0x0000001FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Interrupt IDs. </p>

</div>
</div>
<a class="anchor" id="ga41becddbff3dcc589f4c9d70d0177ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PCELLID_OFFSET&#160;&#160;&#160;0x00000FF0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pcell ID Register. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga081a9a62546b413d94e609894282a575">XScuGic_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="gac000c78a5731608de6ea4951fff8b7a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PEND_CLR_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an INT_ID. </p>

</div>
</div>
<a class="anchor" id="ga1aea23f3bd1941b93443e441bd1e8e58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PEND_INTID_MASK&#160;&#160;&#160;0x000003FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pending Interrupt ID. </p>

</div>
</div>
<a class="anchor" id="gaf9f9e786eda7eaa92e2a2661b6ff194c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PEND_SET_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an INT_ID. </p>

</div>
</div>
<a class="anchor" id="ga3bd893d8bffa293ebf525ff6fc580f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PENDING_CLR_OFFSET&#160;&#160;&#160;0x00000280U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pending Clear Register. </p>

</div>
</div>
<a class="anchor" id="gadf9985097ea7d040ad1eb0d1c45ade3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PENDING_SET_OFFSET&#160;&#160;&#160;0x00000200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pending Set Register. </p>

</div>
</div>
<a class="anchor" id="gaa933fc8e5812dcef2571db933c761d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PERPHID_OFFSET&#160;&#160;&#160;0x00000FD0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral ID Reg. </p>

</div>
</div>
<a class="anchor" id="gab0d1549e1fdc4ee0efda5b9a7d19f1c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C00_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gaa6af05ff49c40b1f95ddef70720c661d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C01_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga841e2da3b34252affcbe1ae420dee5cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C02_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga1227f27b3f3566c377741ed4500864eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C03_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gafb35a04b39200dc2531978c5b819a05f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C04_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gaddc4c3db586fa77620204fc196c79196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C05_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gab4746833af92bb2cd60f47c5aef3c412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C06_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gac9103c688cb9f66402d43acdce1ec2d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C07_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga98cf40b1bb6de7edfe1034883780eb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C08_MASK&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga5a79ff73cc31e2233f58a682a9421c5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C09_MASK&#160;&#160;&#160;0x00000200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga7a0c40850819f2d48d9ccaa274cd4881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C10_MASK&#160;&#160;&#160;0x00000400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga8318aad85340f5318de41b98da04100c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C11_MASK&#160;&#160;&#160;0x00000800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gabd6aceee4c3c462bc1a9f95495d17181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C12_MASK&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="gacc7fa22af93b8377b1f757d83a1a47a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C13_MASK&#160;&#160;&#160;0x00002000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga6797b4c956ee74df8c35314ce817cc32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C14_MASK&#160;&#160;&#160;0x00004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga7fb6f58522fbce60a5d8e51ade739208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_C15_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status. </p>

</div>
</div>
<a class="anchor" id="ga5b0239e9c600cc249f62309ca6ea7904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PPI_STAT_OFFSET&#160;&#160;&#160;0x00000D00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PPI Status Register. </p>

</div>
</div>
<a class="anchor" id="gaf56426a8af8b676cb9184cf2196b6bf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PRIORITY_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each Byte corresponds to an INT_ID. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga6ed162180ffb45b082c2fbe23951ba13">XScuGic_GetPriorityTriggerType()</a>, <a class="el" href="group__scugic__v4__5.html#ga0c6a61acf2d5d030542c788a9aa42004">XScuGic_GetPriTrigTypeByDistAddr()</a>, <a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>, and <a class="el" href="group__scugic__v4__5.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c2deb04ec9dad4c61b564f53b246ec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PRIORITY_MAX&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Highest value of a priority actually the lowest priority. </p>

</div>
</div>
<a class="anchor" id="ga4e103b71357ac53c890d8aebd3b80997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PRIORITY_OFFSET&#160;&#160;&#160;0x00000400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Priority Level Register. </p>

</div>
</div>
<a class="anchor" id="ga6b07b1a4087a7a03fa24e736ac07219c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_ReadICC_SGI1R_EL1</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;mfcp(S3_0_C12_C11_5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads ICC_SGI1R_EL1 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value of ICC_SGI1R_EL1 register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gae469f3beedeac8301e6ac61e6daaa988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_ReDistReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>((((InstancePtr)-&gt;Config-&gt;DistBaseAddress)+ \</div>
<div class="line">XSCUGIC_RDIST_OFFSET), (RegOffset)))</div>
<div class="ttc" id="xscugic__hw_8h_html_af5fb346faf5dff7820e4ce87c86f8eca"><div class="ttname"><a href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a></div><div class="ttdeci">#define XScuGic_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given Intc register. </div><div class="ttdef"><b>Definition:</b> xscugic_hw.h:698</div></div>
</div><!-- fragment -->
<p>Read the given ReDistributor Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb" title="Read the given Distributor Interface register. ">XScuGic_DistReadReg(XScuGic *InstancePtr, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ga150e036fef7f944eaa45d1e096714249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_ReDistSGIPPIReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>((((InstancePtr)-&gt;Config-&gt;DistBaseAddress)+ \</div>
<div class="line">                                        XSCUGIC_RDIST_SGI_PPI_OFFSET), (RegOffset)))</div>
<div class="ttc" id="xscugic__hw_8h_html_af5fb346faf5dff7820e4ce87c86f8eca"><div class="ttname"><a href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a></div><div class="ttdeci">#define XScuGic_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given Intc register. </div><div class="ttdef"><b>Definition:</b> xscugic_hw.h:698</div></div>
</div><!-- fragment -->
<p>Read the given ReDistributor SGI PPI Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb" title="Read the given Distributor Interface register. ">XScuGic_DistReadReg(XScuGic *InstancePtr, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable()</a>, <a class="el" href="group__scugic__v4__5.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable()</a>, and <a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>.</p>

</div>
</div>
<a class="anchor" id="gae7786aa741eb506ed3efb8ef3a3329c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_ReDistSGIPPIWriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>(((InstancePtr)-&gt;Config-&gt;DistBaseAddress)+ \</div>
<div class="line">                                   XSCUGIC_RDIST_SGI_PPI_OFFSET, (RegOffset), ((u32)(Data))))</div>
<div class="ttc" id="xscugic__hw_8h_html_a01c0f85e48858531c313ce22cbfd2dfa"><div class="ttname"><a href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a></div><div class="ttdeci">#define XScuGic_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given Intc register. </div><div class="ttdef"><b>Definition:</b> xscugic_hw.h:718</div></div>
</div><!-- fragment -->
<p>Write the given ReDistributor SGI PPI Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1" title="Write the given Distributor Interface register. ">XScuGic_DistWriteReg(XScuGic *InstancePtr, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable()</a>, <a class="el" href="group__scugic__v4__5.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable()</a>, and <a class="el" href="group__scugic__v4__5.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dc2406146c553f784975ca1d1f2baf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_ReDistWriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>(((InstancePtr)-&gt;Config-&gt;DistBaseAddress)+ \</div>
<div class="line">                                   XSCUGIC_RDIST_OFFSET, (RegOffset), ((u32)(Data))))</div>
<div class="ttc" id="xscugic__hw_8h_html_a01c0f85e48858531c313ce22cbfd2dfa"><div class="ttname"><a href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a></div><div class="ttdeci">#define XScuGic_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given Intc register. </div><div class="ttdef"><b>Definition:</b> xscugic_hw.h:718</div></div>
</div><!-- fragment -->
<p>Write the given ReDistributor Interface register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1" title="Write the given Distributor Interface register. ">XScuGic_DistWriteReg(XScuGic *InstancePtr, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e4e42f499ef03373095daf342ffa988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_REV_MASK&#160;&#160;&#160;0x00FFF000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Revision Number. </p>

</div>
</div>
<a class="anchor" id="ga9032b8ad311f376fd5d8fc046e4032f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_RUN_PRIOR_OFFSET&#160;&#160;&#160;0x00000014U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Running Priority Reg. </p>

</div>
</div>
<a class="anchor" id="ga8ac1ba33bfaefe69aacd6221b0375f1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_RUN_PRIORITY_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Priority. </p>

</div>
</div>
<a class="anchor" id="gaf8413fc164b51c233c05c6e48fdc0bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SECURITY_OFFSET&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Security Register. </p>

</div>
</div>
<a class="anchor" id="gac21f60c7b410249c97e5450e55698f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_set_priority_filter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__(&quot;msr  S3_0_C4_C6_0,%0&quot;  : : &quot;r&quot; (val))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets interrupt priority filter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="gab68476cc3813858c0c809ebfb4e28c74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SFI_TRIG_CPU_MASK&#160;&#160;&#160;0x00FF0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU Target list. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7956d8a2796ad6f92fafc49d92aa1a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SFI_TRIG_INTID_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set to the INTID signaled to the CPU. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5152b8067164fc0208df744dd20edea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SFI_TRIG_OFFSET&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software Triggered Interrupt Register. </p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga14c75b6deed6c34d98453d802627a26e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SFI_TRIG_SATT_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0= Use a secure interrupt </p>

</div>
</div>
<a class="anchor" id="ga57d7eef981cdc87055eb0df1d147a822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SFI_TRIG_TRGFILT_MASK&#160;&#160;&#160;0x03000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Target List filter b00-Use the target List b01-All CPUs except requester b10-To Requester b11-reserved. </p>

</div>
</div>
<a class="anchor" id="gaf6958ba672ad449aa981f7fae9412455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU0_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 0 Mask. </p>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5acd0af7b918d410b4c95853f7b8c959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU1_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 1 Mask. </p>

</div>
</div>
<a class="anchor" id="ga8602b97c00f48225e1d7cc8d7ed5a7bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU2_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 2 Mask. </p>

</div>
</div>
<a class="anchor" id="gaa32beb32b38ed8d081dab55658db505b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU3_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 3 Mask. </p>

</div>
</div>
<a class="anchor" id="ga8fc98206cf989c81b171719c0f590676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU4_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 4 Mask. </p>

</div>
</div>
<a class="anchor" id="gae004cb0d1b4d0f54646a1576c1054c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU5_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 5 Mask. </p>

</div>
</div>
<a class="anchor" id="ga95ff6c51df6995c41ec8c8a4c2104cbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU6_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 6 Mask. </p>

</div>
</div>
<a class="anchor" id="gade96daa17197385ab3071b1f46591d93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_CPU7_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU 7 Mask. </p>

</div>
</div>
<a class="anchor" id="ga06ee88cda2455e25cd6c1d5b4d7eb7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_N_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Each bit corresponds to an SPI input. </p>

</div>
</div>
<a class="anchor" id="ga809581b2c56e40481e49ba23535c4d52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_STAT_OFFSET&#160;&#160;&#160;0x00000D04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Status Register 0xd04-0xd7C. </p>

</div>
</div>
<a class="anchor" id="ga0ff09d2f6f8b9b89f847f756ee0ed408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_TARGET_OFFSET&#160;&#160;&#160;0x00000800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Target Register 0x800-0x8FB. </p>

</div>
</div>
<a class="anchor" id="ga90ba2cd2d26942e0617a4268b8581585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_WriteICC_SGI0R_EL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;mtcp(S3_0_C12_C11_7,val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables Group1 interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. This function writes to ICC_SGI0R_EL1</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>to be written</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga26bead84fc56d6ee46dff8502478b1ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_WriteICC_SGI1R_EL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;mtcp(S3_0_C12_C11_5,val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function writes to ICC_SGI1R_EL1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>to be written</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gad71d2f581bdc46d89f38fced53e506bf">XScuGic_SoftwareIntr()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaf8e0bfe31c0fa2ca654c36715a3c13f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XScuGic_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>EffectiveAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CfgInitialize a specific interrupt controller instance/driver. </p>
<p>The initialization entails:</p>
<ul>
<li>Initialize fields of the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> structure</li>
<li>Initial vector table with stub function calls</li>
<li>All interrupt sources are disabled</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">ConfigPtr</td><td>is a pointer to a config table for the particular device this driver is associated with. </td></tr>
    <tr><td class="paramname">EffectiveAddr</td><td>is the device base address in the virtual memory address space. The caller is responsible for keeping the address mapping from EffectiveAddr to the device physical base address unchanged once this function is invoked. Unexpected errors may occur if the address mapping changes after this function is called. If address translation is not used, use Config-&gt;BaseAddress for this parameters, passing the physical address instead.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if initialization was successful</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a231f58b4755a1856bbe3120370e5889e">XScuGic::Config</a>, <a class="el" href="struct_x_scu_gic___config.html#a7ea39fc648dff09faa2a238e9a054089">XScuGic_Config::HandlerTable</a>, <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga8c0cfc9fcf5d47cf342b08e60b82c7e5">XScuGic_Enable_SystemReg_CPU_Interface_EL3</a>, <a class="el" href="group__scugic__v4__5.html#gae469f3beedeac8301e6ac61e6daaa988">XScuGic_ReDistReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga9dc2406146c553f784975ca1d1f2baf3">XScuGic_ReDistWriteReg</a>, <a class="el" href="group__scugic__v4__5.html#gac21f60c7b410249c97e5450e55698f6c">XScuGic_set_priority_filter</a>, and <a class="el" href="group__scugic__v4__5.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>.</p>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>, <a class="el" href="xscugic__tapp__example_8c.html#aa8d3de2d2f90a1652a73b9a013be67c1">ScuGicInterruptSetup()</a>, and <a class="el" href="xscugic__tapp__example_8c.html#acb54aeda1ceadab17fcaf857c8bb083e">ScuGicSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga48f9dd531aa861a74e6bd627943573ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XScuGic_Connect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Xil_InterruptHandler&#160;</td>
          <td class="paramname"><em>Handler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>CallBackRef</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Makes the connection between the Int_Id of the interrupt source and the associated handler that is to run when the interrupt is recognized. </p>
<p>The argument provided in this call as the Callbackref is used as the argument for the handler when it is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>contains the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1 </td></tr>
    <tr><td class="paramname">Handler</td><td>to the handler for that interrupt. </td></tr>
    <tr><td class="paramname">CallBackRef</td><td>is the callback reference, usually the instance pointer of the connecting driver.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><pre class="fragment">    - XST_SUCCESS if the handler was connected correctly.
</pre></dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>WARNING: The handler provided as an argument will overwrite any handler that was previously connected. </p>

<p>References <a class="el" href="struct_x_scu_gic.html#a231f58b4755a1856bbe3120370e5889e">XScuGic::Config</a>, <a class="el" href="struct_x_scu_gic___config.html#a7ea39fc648dff09faa2a238e9a054089">XScuGic_Config::HandlerTable</a>, and <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>.</p>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cbf5d5ac5273e00c0b16bd33ad0707f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XScuGic_DeviceInitialize </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the GIC based on the device id. </p>
<p>The initialization entails:</p>
<ul>
<li>Initialize distributor interface</li>
<li>Initialize cpu interface</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>is device id to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<ul>
<li>XST_SUCCESS if initialization was successful</li>
</ul>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>None. </p>

</div>
</div>
<a class="anchor" id="ga96bfe161e3b4e401f76f2b35df9fab86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_DeviceInterruptHandler </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is the primary interrupt handler for the driver. </p>
<p>It must be connected to the interrupt source such that it is called when an interrupt of the interrupt controller is active. It will resolve which interrupts are active and enabled and call the appropriate interrupt handler. It uses the Interrupt Type information to determine when to acknowledge the interrupt.Highest priority interrupts are serviced first.</p>
<p>This function assumes that an interrupt vector table has been previously initialized. It does not verify that entries in the table are valid before calling an interrupt handler.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>is the unique identifier for the ScuGic device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic___config.html#a0766a78c836a58b4eed2543799abaebc">XScuGic_Config::CpuBaseAddress</a>, <a class="el" href="struct_x_scu_gic___config.html#a7ea39fc648dff09faa2a238e9a054089">XScuGic_Config::HandlerTable</a>, <a class="el" href="group__scugic__v4__5.html#gad9945cea79930d883f977fc97e1aa292">XSCUGIC_ACK_INTID_MASK</a>, <a class="el" href="group__scugic__v4__5.html#gaa65c329712b1a7f3ab12b0bf4ada058d">XSCUGIC_EOI_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga5f1418c8f0e05b7f928c2fff42b4514d">XSCUGIC_INT_ACK_OFFSET</a>, <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gaafd153e16238a1189c513846675e096a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the interrupt source provided as the argument Int_Id such that the interrupt controller will not cause interrupts for the specified Int_Id. </p>
<p>The interrupt controller will continue to hold an interrupt condition for the Int_Id, but will not cause an interrupt. This API also unmaps the interrupt for the requesting CPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>contains the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga7a61a9bf8e0b229925a5ddbf763b414b">XSCUGIC_DISABLE_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="group__scugic__v4__5.html#ga35a7049368d1fdf455d0414c8aa7858f">XScuGic_InterruptUnmapFromCpu()</a>, <a class="el" href="group__scugic__v4__5.html#ga150e036fef7f944eaa45d1e096714249">XScuGic_ReDistSGIPPIReadReg</a>, and <a class="el" href="group__scugic__v4__5.html#gae7786aa741eb506ed3efb8ef3a3329c4">XScuGic_ReDistSGIPPIWriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga1774c615a0a651db7f6e42ffb049cafe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_DisableIntr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the interrupt source provided as the argument Int_Id such that the interrupt controller will not cause interrupts for the specified Int_Id. </p>
<p>The interrupt controller will continue to hold an interrupt condition for the Int_Id, but will not cause an interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>contains the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga7a61a9bf8e0b229925a5ddbf763b414b">XSCUGIC_DISABLE_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga6c30ba79ea9505dc29b9cac4deea3df8">XScuGic_GetCpuID()</a>, <a class="el" href="group__scugic__v4__5.html#gaa02951e223977118dd89dfffc151a966">XScuGic_InterruptUnmapFromCpuByDistAddr()</a>, <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gad162acedbbd41fd890fc7f2225ed480b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_Disconnect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Updates the interrupt table with the Null Handler and NULL arguments at the location pointed at by the Int_Id. </p>
<p>This effectively disconnects that interrupt source from any handler. The interrupt is disabled also.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance to be worked on. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>contains the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a231f58b4755a1856bbe3120370e5889e">XScuGic::Config</a>, <a class="el" href="struct_x_scu_gic___config.html#a7ea39fc648dff09faa2a238e9a054089">XScuGic_Config::HandlerTable</a>, <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga7a61a9bf8e0b229925a5ddbf763b414b">XSCUGIC_DISABLE_OFFSET</a>, and <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gac965b9e3ae7668a92cf07a65bde142cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the interrupt source provided as the argument Int_Id. </p>
<p>Any pending interrupt condition for the specified Int_Id will occur after this function is called. This API also maps the interrupt to the requesting CPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>contains the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="group__scugic__v4__5.html#ga7e39be0cb9e08f4c9231f76e685a76cc">XSCUGIC_ENABLE_SET_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga40ef6d42e9520bb550163c3afd598980">XScuGic_InterruptMaptoCpu()</a>, <a class="el" href="group__scugic__v4__5.html#ga150e036fef7f944eaa45d1e096714249">XScuGic_ReDistSGIPPIReadReg</a>, and <a class="el" href="group__scugic__v4__5.html#gae7786aa741eb506ed3efb8ef3a3329c4">XScuGic_ReDistSGIPPIWriteReg</a>.</p>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga71a5cf9ed0855a86d946949b04953cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_EnableIntr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the interrupt source provided as the argument Int_Id. </p>
<p>Any pending interrupt condition for the specified Int_Id will occur after this function is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>contains the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga7e39be0cb9e08f4c9231f76e685a76cc">XSCUGIC_ENABLE_SET_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga6c30ba79ea9505dc29b9cac4deea3df8">XScuGic_GetCpuID()</a>, <a class="el" href="group__scugic__v4__5.html#ga297b38aa5694b22d4556664a256c3a03">XScuGic_InterruptMapFromCpuByDistAddr()</a>, <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c30ba79ea9505dc29b9cac4deea3df8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XScuGic_GetCpuID </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the CpuId variable. </p>
<dl class="section return"><dt>Returns</dt><dd>The CPU core number.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga1774c615a0a651db7f6e42ffb049cafe">XScuGic_DisableIntr()</a>, and <a class="el" href="group__scugic__v4__5.html#ga71a5cf9ed0855a86d946949b04953cb5">XScuGic_EnableIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ed162180ffb45b082c2fbe23951ba13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_GetPriorityTriggerType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the interrupt priority and trigger type for the specificd IRQ source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify </td></tr>
    <tr><td class="paramname">Priority</td><td>is a pointer to the value of the priority of the IRQ source. This is a return value. </td></tr>
    <tr><td class="paramname">Trigger</td><td>is pointer to the value of the trigger of the IRQ source. This is a return value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, <a class="el" href="xscugic__hw_8h.html#a3921ef6af4f5fd6a35cb5089ef85a22a">XSCUGIC_INT_CFG_OFFSET_CALC</a>, <a class="el" href="group__scugic__v4__5.html#gaf56426a8af8b676cb9184cf2196b6bf4">XSCUGIC_PRIORITY_MASK</a>, and <a class="el" href="xscugic__hw_8h.html#af5f397349cab91733882c9d388498d5b">XSCUGIC_PRIORITY_OFFSET_CALC</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c6a61acf2d5d030542c788a9aa42004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_GetPriTrigTypeByDistAddr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>Trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the interrupt priority and trigger type for the specificd IRQ source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the distributor base address </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify </td></tr>
    <tr><td class="paramname">Priority</td><td>is a pointer to the value of the priority of the IRQ source. This is a return value. </td></tr>
    <tr><td class="paramname">Trigger</td><td>is pointer to the value of the trigger of the IRQ source. This is a return value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API has the similar functionality of XScuGic_GetPriority TriggerType() and should be used when there is no InstancePtr. </dd></dl>

<p>References <a class="el" href="xscugic__hw_8h.html#a3921ef6af4f5fd6a35cb5089ef85a22a">XSCUGIC_INT_CFG_OFFSET_CALC</a>, <a class="el" href="group__scugic__v4__5.html#gaf56426a8af8b676cb9184cf2196b6bf4">XSCUGIC_PRIORITY_MASK</a>, <a class="el" href="xscugic__hw_8h.html#af5f397349cab91733882c9d388498d5b">XSCUGIC_PRIORITY_OFFSET_CALC</a>, and <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="gaa26a952ecd376be0bc3d8433023d1364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_InterruptHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is the primary interrupt handler for the driver. </p>
<p>It must be connected to the interrupt source such that it is called when an interrupt of the interrupt controller is active. It will resolve which interrupts are active and enabled and call the appropriate interrupt handler. It uses the Interrupt Type information to determine when to acknowledge the interrupt. Highest priority interrupts are serviced first.</p>
<p>This function assumes that an interrupt vector table has been previously initialized. It does not verify that entries in the table are valid before calling an interrupt handler.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a231f58b4755a1856bbe3120370e5889e">XScuGic::Config</a>, <a class="el" href="struct_x_scu_gic___config.html#a7ea39fc648dff09faa2a238e9a054089">XScuGic_Config::HandlerTable</a>, <a class="el" href="group__scugic__v4__5.html#gad9945cea79930d883f977fc97e1aa292">XSCUGIC_ACK_INTID_MASK</a>, <a class="el" href="group__scugic__v4__5.html#ga2f3bba7c5247812158ef4fde7a0e7dfe">XScuGic_CPUReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga2a4ba236ff7bfeab20b5ca81082f2b13">XScuGic_CPUWriteReg</a>, <a class="el" href="group__scugic__v4__5.html#gaa65c329712b1a7f3ab12b0bf4ada058d">XSCUGIC_EOI_OFFSET</a>, and <a class="el" href="group__scugic__v4__5.html#ga5f1418c8f0e05b7f928c2fff42b4514d">XSCUGIC_INT_ACK_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="xscugic__tapp__example_8c.html#aa8d3de2d2f90a1652a73b9a013be67c1">ScuGicInterruptSetup()</a>, and <a class="el" href="xscugic__example_8c.html#a89589e10926b9add4601dac19679feda">SetUpInterruptSystem()</a>.</p>

</div>
</div>
<a class="anchor" id="ga297b38aa5694b22d4556664a256c3a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_InterruptMapFromCpuByDistAddr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the target CPU for the interrupt of a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the device base address </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is a CPU number from which the interrupt has to be unmapped </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="xscugic__hw_8h.html#a68ccffbaf26e88803874e3fd9592bc80">XSCUGIC_IROUTER_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga71a5cf9ed0855a86d946949b04953cb5">XScuGic_EnableIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga40ef6d42e9520bb550163c3afd598980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_InterruptMaptoCpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the target CPU for the interrupt of a peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is a CPU number for which the interrupt has to be targeted </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="xscugic__hw_8h.html#a68ccffbaf26e88803874e3fd9592bc80">XSCUGIC_IROUTER_OFFSET_CALC</a>, and <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>.</p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gac965b9e3ae7668a92cf07a65bde142cc">XScuGic_Enable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga35a7049368d1fdf455d0414c8aa7858f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_InterruptUnmapFromCpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unmaps specific SPI interrupt from the target CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is a CPU number from which the interrupt has to be unmapped </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="xscugic__hw_8h.html#a68ccffbaf26e88803874e3fd9592bc80">XSCUGIC_IROUTER_OFFSET_CALC</a>, and <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>.</p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaafd153e16238a1189c513846675e096a">XScuGic_Disable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa02951e223977118dd89dfffc151a966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_InterruptUnmapFromCpuByDistAddr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unmaps specific SPI interrupt from the target CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the device base address </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is a CPU number from which the interrupt has to be unmapped </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="xscugic__hw_8h.html#a68ccffbaf26e88803874e3fd9592bc80">XSCUGIC_IROUTER_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#ga1774c615a0a651db7f6e42ffb049cafe">XScuGic_DisableIntr()</a>.</p>

</div>
</div>
<a class="anchor" id="gab2c0554b809121cc91a96fcd8c749c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> * XScuGic_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Looks up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>is the unique identifier for a device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> configuration structure for the specified device, or NULL if the device was not found.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>, <a class="el" href="xscugic__tapp__example_8c.html#aa8d3de2d2f90a1652a73b9a013be67c1">ScuGicInterruptSetup()</a>, and <a class="el" href="xscugic__tapp__example_8c.html#acb54aeda1ceadab17fcaf857c8bb083e">ScuGicSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga73f026dbb3a8f29b830fb0a64a42c4bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_RegisterHandler </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">s32&#160;</td>
          <td class="paramname"><em>InterruptID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Xil_InterruptHandler&#160;</td>
          <td class="paramname"><em>IntrHandler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>CallBackRef</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register a handler function for a specific interrupt ID. </p>
<p>The vector table of the interrupt controller is updated, overwriting any previous handler. The handler function will be called when an interrupt occurs for the given interrupt ID.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the CPU Interface Register base address of the interrupt controller whose vector table will be modified. </td></tr>
    <tr><td class="paramname">InterruptID</td><td>is the interrupt ID to be associated with the input handler. </td></tr>
    <tr><td class="paramname">IntrHandler</td><td>is the function pointer that will be added to the vector table for the given interrupt ID. </td></tr>
    <tr><td class="paramname">CallBackRef</td><td>is the argument that will be passed to the new handler function when it is called. This is user-specific.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>Note that this function has no effect if the input base address is invalid. </p>

<p>References <a class="el" href="struct_x_scu_gic___config.html#a7ea39fc648dff09faa2a238e9a054089">XScuGic_Config::HandlerTable</a>.</p>

</div>
</div>
<a class="anchor" id="ga081a9a62546b413d94e609894282a575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XScuGic_SelfTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run a self-test on the driver/device. </p>
<p>This test reads the ID registers and compares them.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><pre class="fragment">    -XST_SUCCESS if self-test is successful.
    -XST_FAILURE if the self-test is not successful.
</pre></dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, and <a class="el" href="group__scugic__v4__5.html#ga41becddbff3dcc589f4c9d70d0177ff6">XSCUGIC_PCELLID_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga945e029b4356be809020c81745c4a23b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_SetCpuID </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>CpuCoreId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This updates the CpuId global variable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CpuCoreId</td><td>is the CPU core number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga79abd6248cb578142e9c475f20dbeb06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_SetPriorityTriggerType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the interrupt priority and trigger type for the specificd IRQ source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify </td></tr>
    <tr><td class="paramname">Priority</td><td>is the new priority for the IRQ source. 0 is highest priority, 0xF8(248) is lowest. There are 32 priority levels supported with a step of 8. Hence the supported priorities are 0, 8, 16, 32, 40 ..., 248. </td></tr>
    <tr><td class="paramname">Trigger</td><td>is the new trigger type for the IRQ source. Each bit pair describes the configuration for an INT_ID. SFI Read Only b10 always PPI Read Only depending on how the PPIs are configured. b01 Active HIGH level sensitive b11 Rising edge sensitive SPI LSB is read only. b01 Active HIGH level sensitive b11 Rising edge sensitive/</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="group__scugic__v4__5.html#ga32fbae67443d6b7b21199b9716eb9910">XScuGic_Get_Rdist_Int_Trigger_Index</a>, <a class="el" href="xscugic__hw_8h.html#a3921ef6af4f5fd6a35cb5089ef85a22a">XSCUGIC_INT_CFG_OFFSET_CALC</a>, <a class="el" href="group__scugic__v4__5.html#gaf56426a8af8b676cb9184cf2196b6bf4">XSCUGIC_PRIORITY_MASK</a>, <a class="el" href="xscugic__hw_8h.html#af5f397349cab91733882c9d388498d5b">XSCUGIC_PRIORITY_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#a53759eec986eab489c00e26a566d2b00">XSCUGIC_RDIST_INT_CONFIG_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#a93135e195fabc65c81e26163c8aabcdb">XSCUGIC_RDIST_INT_PRIORITY_OFFSET_CALC</a>, <a class="el" href="group__scugic__v4__5.html#ga150e036fef7f944eaa45d1e096714249">XScuGic_ReDistSGIPPIReadReg</a>, and <a class="el" href="group__scugic__v4__5.html#gae7786aa741eb506ed3efb8ef3a3329c4">XScuGic_ReDistSGIPPIWriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gaf58a00ee3c052d8aec17b179c86388c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_SetPriTrigTypeByDistAddr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the interrupt priority and trigger type for the specificd IRQ source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the distributor base address </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the IRQ source number to modify </td></tr>
    <tr><td class="paramname">Priority</td><td>is the new priority for the IRQ source. 0 is highest priority, 0xF8(248) is lowest. There are 32 priority levels supported with a step of 8. Hence the supported priorities are 0, 8, 16, 32, 40 ..., 248. </td></tr>
    <tr><td class="paramname">Trigger</td><td>is the new trigger type for the IRQ source. Each bit pair describes the configuration for an INT_ID. SFI Read Only b10 always PPI Read Only depending on how the PPIs are configured. b01 Active HIGH level sensitive b11 Rising edge sensitive SPI LSB is read only. b01 Active HIGH level sensitive b11 Rising edge sensitive/</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API has the similar functionality of XScuGic_SetPriority TriggerType() and should be used when there is no InstancePtr. </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga32fbae67443d6b7b21199b9716eb9910">XScuGic_Get_Rdist_Int_Trigger_Index</a>, <a class="el" href="xscugic__hw_8h.html#a3921ef6af4f5fd6a35cb5089ef85a22a">XSCUGIC_INT_CFG_OFFSET_CALC</a>, <a class="el" href="group__scugic__v4__5.html#gaf56426a8af8b676cb9184cf2196b6bf4">XSCUGIC_PRIORITY_MASK</a>, <a class="el" href="xscugic__hw_8h.html#af5f397349cab91733882c9d388498d5b">XSCUGIC_PRIORITY_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#a53759eec986eab489c00e26a566d2b00">XSCUGIC_RDIST_INT_CONFIG_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#a93135e195fabc65c81e26163c8aabcdb">XSCUGIC_RDIST_INT_PRIORITY_OFFSET_CALC</a>, <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gad71d2f581bdc46d89f38fced53e506bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XScuGic_SoftwareIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Int_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allows software to simulate an interrupt in the interrupt controller. </p>
<p>This function will only be successful when the interrupt controller has been started in simulation mode. A simulated interrupt allows the interrupt controller to be tested without any device to drive an interrupt input signal into it.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> instance. </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the software interrupt ID to simulate an interrupt. </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is the list of CPUs to send the interrupt.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>XST_SUCCESS if successful, or XST_FAILURE if the interrupt could not be simulated</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_scu_gic.html#a797e50fb56fbc19bc35f73896decaf82">XScuGic::IsReady</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="group__scugic__v4__5.html#gab68476cc3813858c0c809ebfb4e28c74">XSCUGIC_SFI_TRIG_CPU_MASK</a>, <a class="el" href="group__scugic__v4__5.html#ga7956d8a2796ad6f92fafc49d92aa1a7d">XSCUGIC_SFI_TRIG_INTID_MASK</a>, <a class="el" href="group__scugic__v4__5.html#ga5152b8067164fc0208df744dd20edea4">XSCUGIC_SFI_TRIG_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga90ba2cd2d26942e0617a4268b8581585">XScuGic_WriteICC_SGI0R_EL1</a>, and <a class="el" href="group__scugic__v4__5.html#ga26bead84fc56d6ee46dff8502478b1ef">XScuGic_WriteICC_SGI1R_EL1</a>.</p>

<p>Referenced by <a class="el" href="xscugic__example_8c.html#a60ae419afb4e026a75cda3350d50f1cb">ScuGicExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6146a0489a1c748ceeaee729639d48a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_Stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>It checks if the interrupt target register contains all interrupts to be targeted for current CPU. </p>
<p>If they are programmed to be forwarded to current cpu, this API disable all interrupts and disable GIC distributor. This API also removes current CPU from interrupt target registers for all interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga7a61a9bf8e0b229925a5ddbf763b414b">XSCUGIC_DISABLE_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga94cd5e2c3a1ab5b6c282d76bead5d616">XSCUGIC_DIST_EN_OFFSET</a>, <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, <a class="el" href="xscugic__hw_8h.html#a37b4c6eb0a94fe5e17b6ce5ddc021f5b">XSCUGIC_EN_DIS_OFFSET_CALC</a>, <a class="el" href="group__scugic__v4__5.html#gabd696b30c6257dea212cb9925ba73796">XSCUGIC_EN_INT_MASK</a>, and <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>.</p>

<p>Referenced by <a class="el" href="group__scugic__v4__5.html#gaf8e0bfe31c0fa2ca654c36715a3c13f8">XScuGic_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e8328554cd2774f965012e63151f826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_UnmapAllInterruptsFromCpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_scu_gic.html">XScuGic</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unmaps all SPI interrupts from the target CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the instance to be worked on. </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is a CPU number from which the interrupts has to be unmapped</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__scugic__v4__5.html#ga3d639fe1851f9d833367fb4322390eeb">XScuGic_DistReadReg</a>, <a class="el" href="group__scugic__v4__5.html#ga22e9f81ed00f7cc39df1c6e76988fdb1">XScuGic_DistWriteReg</a>, and <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>.</p>

</div>
</div>
<a class="anchor" id="ga15a21f6b75030f175dec61355b6ef905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XScuGic_UnmapAllInterruptsFromCpuByDistAddr </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DistBaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Cpu_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unmaps all SPI interrupts from the target CPU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the device base address </td></tr>
    <tr><td class="paramname">Cpu_Id</td><td>is a CPU number from which the interrupts has to be unmapped</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>, <a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>, and <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga08dd4912e27f17887b05670c3b5576b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> XScuGic_ConfigTable[XPAR_SCUGIC_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains configuration information for each GIC device in the system. </p>
<p>The <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> driver must know when to acknowledge the interrupt. The entry which specifies this as a bit mask where each bit corresponds to a specific interrupt. A bit set indicates to ACK it before servicing it. Generally, acknowledge before service is used when the interrupt signal is edge-sensitive, and after when the signal is level-sensitive.</p>
<p>Refer to the <a class="el" href="struct_x_scu_gic___config.html" title="This typedef contains configuration information for the device. ">XScuGic_Config</a> data structure in <a class="el" href="xscugic_8h.html">xscugic.h</a> for details on how this table should be initialized. </p>

</div>
</div>
<a class="anchor" id="gaca56d0e0512f7fb4430977d6b6d598a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> XScuGic_ConfigTable[XPAR_XSCUGIC_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">        {</div>
<div class="line">                (u16)XPAR_SCUGIC_0_DEVICE_ID,  </div>
<div class="line">                (u32)XPAR_SCUGIC_0_CPU_BASEADDR,  </div>
<div class="line">                (u32)XPAR_SCUGIC_0_DIST_BASEADDR,  </div>
<div class="line">                {{0}}  </div>
<div class="line">        }</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>This table contains configuration information for each GIC device in the system. </p>
<p>The <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> driver must know when to acknowledge the interrupt. The entry which specifies this as a bit mask where each bit corresponds to a specific interrupt. A bit set indicates to ACK it before servicing it. Generally, acknowledge before service is used when the interrupt signal is edge-sensitive, and after when the signal is level-sensitive.</p>
<p>Refer to the <a class="el" href="struct_x_scu_gic___config.html" title="This typedef contains configuration information for the device. ">XScuGic_Config</a> data structure in <a class="el" href="xscugic_8h.html">xscugic.h</a> for details on how this table should be initialized. </p>

</div>
</div>
<a class="anchor" id="gaca56d0e0512f7fb4430977d6b6d598a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_scu_gic___config.html">XScuGic_Config</a> XScuGic_ConfigTable[XPAR_XSCUGIC_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains configuration information for each GIC device in the system. </p>
<p>The <a class="el" href="struct_x_scu_gic.html" title="The XScuGic driver instance data. ">XScuGic</a> driver must know when to acknowledge the interrupt. The entry which specifies this as a bit mask where each bit corresponds to a specific interrupt. A bit set indicates to ACK it before servicing it. Generally, acknowledge before service is used when the interrupt signal is edge-sensitive, and after when the signal is level-sensitive.</p>
<p>Refer to the <a class="el" href="struct_x_scu_gic___config.html" title="This typedef contains configuration information for the device. ">XScuGic_Config</a> data structure in <a class="el" href="xscugic_8h.html">xscugic.h</a> for details on how this table should be initialized. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
