Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 28 21:53:04 2021
| Host         : DESKTOP-9JC1D09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             184 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              34 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------+---------------------+------------------+----------------+
|        Clock Signal        |        Enable Signal        |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG             | MPG_2/q1_i_1__0_n_0         |                     |                1 |              1 |
|  clk_IBUF_BUFG             | MPG_1/clear                 |                     |                1 |              1 |
|  ALU_1/zero_reg_i_2_n_0    |                             |                     |                1 |              1 |
|  clk_IBUF_BUFG             |                             | MPG_2/q1_i_1__0_n_0 |                4 |             16 |
|  clk_IBUF_BUFG             |                             | MPG_1/clear         |                4 |             16 |
|  clk_IBUF_BUFG             | MPG_1/p_0_in                |                     |                4 |             16 |
|  ALU_1/op3_reg[15]_i_2_n_0 |                             |                     |               10 |             16 |
|  clk_IBUF_BUFG             | MPG_1/E[0]                  | MPG_2/SR[0]         |                6 |             21 |
|  clk_IBUF_BUFG             | MPG_1/E[0]                  |                     |                8 |             32 |
|  clk_IBUF_BUFG             | MPG_1/REG_ID_EX_rd1_reg[13] |                     |                6 |             48 |
|  clk_IBUF_BUFG             |                             |                     |               48 |            180 |
+----------------------------+-----------------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 16+    |                     8 |
+--------+-----------------------+


