// Seed: 2627167505
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign id_4 = id_1;
  always $clog2(27);
  ;
  wire id_6, id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd89,
    parameter id_15 = 32'd72,
    parameter id_17 = 32'd8,
    parameter id_5  = 32'd58,
    parameter id_9  = 32'd98
) (
    input tri1 id_0,
    output uwire id_1,
    input tri id_2[id_5 : {  -1  {  !  id_9  }  }  ==  -1],
    input tri id_3[-1 : id_17],
    input tri id_4,
    input tri1 _id_5["" : id_10],
    output uwire id_6,
    output wor id_7,
    input supply1 id_8,
    input tri1 _id_9,
    input tri1 _id_10,
    output uwire id_11,
    input wor id_12,
    output tri0 id_13,
    input wor id_14,
    output tri0 _id_15,
    output tri id_16,
    output tri1 _id_17,
    output tri1 id_18[id_15  -  1 : -1]
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_13,
      id_8,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
