// Seed: 1638745897
module module_0;
  wire id_1;
  assign module_2.id_6  = 0;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_4 = 32'd51
) (
    input supply1 id_0[-1 : id_2],
    input supply0 id_1,
    output wand _id_2
);
  supply0 _id_4, id_5[1 : id_4], id_6;
  logic id_7;
  ;
  wire id_8[id_4 : -1];
  ;
  assign id_5 = 1 && id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd59,
    parameter id_3 = 32'd50
) (
    output wire id_0,
    input tri _id_1,
    output supply1 id_2,
    input wand _id_3,
    output tri id_4
);
  initial $clog2(90);
  ;
  wor [1  ==  -1 : id_1] id_6 = id_1 * id_6;
  wire id_7 = id_1;
  module_0 modCall_1 ();
  logic [7:0][id_3] id_8;
endmodule
