// Seed: 890939470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout uwire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_17 = 0;
  logic id_22;
  ;
  assign id_8 = 1 ^ -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd18
) (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    output uwire id_4,
    output wire id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8
    , id_37,
    output supply1 id_9,
    output tri0 id_10,
    output tri1 id_11,
    input wand id_12
    , id_38,
    input uwire id_13,
    input wand _id_14,
    input wand id_15,
    output uwire id_16,
    input supply1 id_17,
    output wand id_18,
    output wor id_19,
    input supply0 id_20,
    input uwire id_21,
    input supply0 id_22,
    output tri id_23,
    input supply1 id_24,
    input tri id_25,
    output logic id_26,
    input supply1 id_27,
    input uwire id_28,
    input wand id_29,
    input tri0 id_30,
    input tri0 id_31,
    input supply0 id_32,
    output wor id_33
    , id_39,
    input tri0 id_34,
    input tri id_35
);
  assign id_10 = 1;
  wire [1  ==  id_14  >=  -1 : -1] id_40;
  module_0 modCall_1 (
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_39,
      id_40,
      id_40,
      id_40,
      id_38,
      id_38,
      id_39,
      id_39,
      id_38,
      id_38,
      id_40,
      id_37,
      id_40,
      id_37,
      id_40
  );
  assign id_26 = id_17;
  initial id_26 <= id_15;
endmodule
