// Seed: 1452015115
module module_0;
  assign id_1 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input tri id_2,
    output tri id_3,
    output uwire id_4
    , id_15,
    inout wand id_5,
    output wand id_6,
    input tri id_7,
    output wire id_8,
    output uwire id_9,
    output tri0 id_10,
    output supply1 id_11,
    input wire id_12,
    output wire id_13
);
  wire id_16;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1), .id_1(""), .id_2(id_1), .id_3(1'd0 * 1), .id_4(), .id_5(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6 = id_1;
  wire id_7;
  assign id_1 = 1;
  integer id_8 (
      .id_0(1),
      .id_1(id_4)
  );
  integer id_9 = 1'd0, id_10;
endmodule
