

================================================================
== Vivado HLS Report for 'conv_ref'
================================================================
* Date:           Mon Jun 10 01:38:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        gp_project
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.168|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  239631400|  239631400|  239631400|  239631400|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |                                     |        Latency        | Iteration|  Initiation Interval  |   Trip   |          |
        |              Loop Name              |    min    |    max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+
        |- padding_r_label3                   |    1240350|    1240350|    413450|          -|          -|         3|    no    |
        | + padding_r_label3.1                |     413448|     413448|       644|          -|          -|       642|    no    |
        |  ++ padding_r_label1                |        642|        642|         1|          -|          -|       642|    no    |
        |- padding_r_label2                   |    2461446|    2461446|    820482|          -|          -|         3|    no    |
        | + padding_r_label2.1                |     820480|     820480|      1282|          -|          -|       640|    no    |
        |  ++ padding_r_label0                |       1280|       1280|         2|          -|          -|       640|    no    |
        |- conv_ref_label3_L_conv_ref_label2  |  235929600|  235929600|         8|          8|          9|  29491200|    yes   |
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|     11|       -|       -|    -|
|Expression       |        -|      0|       0|    1708|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |      604|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     388|    -|
|Register         |        -|      -|     618|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      604|     11|     618|    2096|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       96|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |conv_ref_mac_mulaeOg_U3   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U4   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U5   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U6   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U7   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U8   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U9   |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U10  |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mac_mulaeOg_U11  |conv_ref_mac_mulaeOg  | i0 + i1 * i2 |
    |conv_ref_mul_mul_cud_U1   |conv_ref_mul_mul_cud  |    i0 * i1   |
    |conv_ref_mul_mul_dEe_U2   |conv_ref_mul_mul_dEe  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+---------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+---------+-----+------+-------------+
    |image_padded_V_U  |conv_ref_image_pabkb  |      604|  0|   0|  1236492|    8|     1|      9891936|
    +------------------+----------------------+---------+---+----+---------+-----+------+-------------+
    |Total             |                      |      604|  0|   0|  1236492|    8|     1|      9891936|
    +------------------+----------------------+---------+---+----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_28_fu_1048_p2                 |     *    |      0|  0|  40|           8|           2|
    |i_1_fu_650_p2                     |     +    |      0|  0|  17|          10|           1|
    |i_2_fu_568_p2                     |     +    |      0|  0|  17|          10|           1|
    |i_3_fu_869_p2                     |     +    |      0|  0|  17|           1|          10|
    |indvar_flatten22_op_fu_1634_p2    |     +    |      0|  0|  28|          21|           1|
    |indvar_flatten_next2_fu_797_p2    |     +    |      0|  0|  32|          25|           1|
    |indvar_flatten_op_fu_1621_p2      |     +    |      0|  0|  19|          12|           1|
    |j_1_fu_580_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_2_fu_696_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_3_dup_fu_945_p2                 |     +    |      0|  0|  17|           1|          10|
    |j_3_fu_779_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_3_mid1_fu_1117_p2               |     +    |      0|  0|  17|           2|          10|
    |m_1_fu_546_p2                     |     +    |      0|  0|   9|           2|           1|
    |m_2_fu_634_p2                     |     +    |      0|  0|   9|           2|           1|
    |next_mul_fu_556_p2                |     +    |      0|  0|  26|          19|          10|
    |output_conv_V_d0                  |     +    |      0|  0|  15|           8|           8|
    |p_1_fu_803_p2                     |     +    |      0|  0|  15|           1|           5|
    |r_1_fu_1090_p2                    |     +    |      0|  0|   9|           1|           2|
    |tmp_11_fu_1034_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_12_fu_1019_p2                 |     +    |      0|  0|  22|          25|          25|
    |tmp_14_2_fu_785_p2                |     +    |      0|  0|  17|          10|           2|
    |tmp_14_2_mid1_fu_1133_p2          |     +    |      0|  0|  17|           2|          10|
    |tmp_15_fu_1149_p2                 |     +    |      0|  0|  27|          20|          20|
    |tmp_18_fu_1177_p2                 |     +    |      0|  0|  29|           1|          22|
    |tmp_19_fu_1228_p2                 |     +    |      0|  0|  29|           2|          22|
    |tmp_20_fu_1188_p2                 |     +    |      0|  0|  27|          20|          20|
    |tmp_22_fu_1338_p2                 |     +    |      0|  0|  29|           1|          22|
    |tmp_23_fu_1348_p2                 |     +    |      0|  0|  29|           2|          22|
    |tmp_24_fu_1193_p2                 |     +    |      0|  0|  27|          20|          20|
    |tmp_26_fu_1468_p2                 |     +    |      0|  0|  29|           1|          22|
    |tmp_27_fu_1532_p2                 |     +    |      0|  0|  29|           2|          22|
    |tmp_29_fu_1054_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_2_fu_921_p2                   |     +    |      0|  0|  22|          64|          64|
    |tmp_30_fu_1065_p2                 |     +    |      0|  0|  22|           5|          10|
    |tmp_31_fu_1071_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_32_fu_1198_p2                 |     +    |      0|  0|  22|           6|          10|
    |tmp_33_fu_1203_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_34_fu_1213_p2                 |     +    |      0|  0|  22|           7|          10|
    |tmp_35_fu_1218_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_36_fu_1259_p2                 |     +    |      0|  0|  22|           7|          10|
    |tmp_37_fu_1264_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_38_fu_1274_p2                 |     +    |      0|  0|  22|           7|          10|
    |tmp_39_fu_1279_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_40_fu_1358_p2                 |     +    |      0|  0|  22|           8|          10|
    |tmp_41_fu_1363_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_42_fu_1373_p2                 |     +    |      0|  0|  22|           8|          10|
    |tmp_43_fu_1378_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_44_fu_1388_p2                 |     +    |      0|  0|  22|           8|          10|
    |tmp_45_fu_1393_p2                 |     +    |      0|  0|  22|          10|          10|
    |tmp_58_fu_684_p2                  |     +    |      0|  0|  27|          20|          20|
    |tmp_59_fu_590_p2                  |     +    |      0|  0|  26|          19|          19|
    |tmp_62_fu_618_p2                  |     +    |      0|  0|  22|          22|          22|
    |tmp_63_fu_706_p2                  |     +    |      0|  0|  26|          19|          19|
    |tmp_66_fu_733_p2                  |     +    |      0|  0|  22|          22|          22|
    |tmp_67_fu_742_p2                  |     +    |      0|  0|  27|          20|          20|
    |tmp_69_fu_765_p2                  |     +    |      0|  0|  22|          22|          22|
    |tmp_6_fu_983_p2                   |     +    |      0|  0|  22|          64|          64|
    |tmp_10_fu_1013_p2                 |     -    |      0|  0|  22|          25|          25|
    |tmp_16_fu_1166_p2                 |     -    |      0|  0|  29|          22|          22|
    |tmp_21_fu_1248_p2                 |     -    |      0|  0|  29|          22|          22|
    |tmp_25_fu_1457_p2                 |     -    |      0|  0|  29|          22|          22|
    |tmp_61_fu_612_p2                  |     -    |      0|  0|  22|          22|          22|
    |tmp_65_fu_727_p2                  |     -    |      0|  0|  22|          22|          22|
    |tmp_68_fu_759_p2                  |     -    |      0|  0|  22|          22|          22|
    |exitcond_flatten_mid_fu_863_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid1_fu_939_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_851_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_540_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_628_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_562_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond5_fu_644_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond6_fu_574_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond8_fu_690_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_flatten1_fu_857_p2       |   icmp   |      0|  0|  13|          12|          11|
    |exitcond_flatten2_fu_791_p2       |   icmp   |      0|  0|  20|          25|          23|
    |exitcond_flatten_fu_809_p2        |   icmp   |      0|  0|  20|          21|          21|
    |exitcond_fu_845_p2                |   icmp   |      0|  0|   8|           2|           2|
    |ifzero_fu_1096_p2                 |   icmp   |      0|  0|   8|           2|           2|
    |not_exitcond_flatten_1_fu_933_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_951_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_957_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_875_p2                   |    or    |      0|  0|   2|           1|           1|
    |i8_mid_fu_815_p3                  |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next1_fu_1640_p3   |  select  |      0|  0|  21|           1|           1|
    |indvar_flatten_next_fu_1627_p3    |  select  |      0|  0|  11|           1|           1|
    |j9_mid_fu_881_p3                  |  select  |      0|  0|  10|           1|           1|
    |r_mid2_fu_963_p3                  |  select  |      0|  0|   2|           1|           1|
    |tmp_15_1_mid2_fu_1122_p3          |  select  |      0|  0|  10|           1|          10|
    |tmp_15_1_mid_fu_1102_p3           |  select  |      0|  0|  10|           1|           1|
    |tmp_15_2_mid2_fu_1138_p3          |  select  |      0|  0|  10|           1|          10|
    |tmp_15_2_mid_fu_1108_p3           |  select  |      0|  0|  10|           1|           2|
    |tmp_15_mid2_fu_971_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_2_mid2_fu_889_p3              |  select  |      0|  0|  10|           1|          10|
    |tmp_46_fu_1082_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_4_mid2_v_fu_823_p3            |  select  |      0|  0|   5|           1|           5|
    |exitcond_flatten_not_fu_927_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_839_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1708|         972|        1073|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  89|         18|    1|         18|
    |i6_reg_420               |   9|          2|   10|         20|
    |i8_reg_476               |   9|          2|   10|         20|
    |i_reg_375                |   9|          2|   10|         20|
    |image_padded_V_address0  |  41|          8|   21|        168|
    |image_padded_V_address1  |  33|          6|   21|        126|
    |image_padded_V_d0        |  15|          3|    8|         24|
    |indvar_flatten1_reg_442  |   9|          2|   25|         50|
    |indvar_flatten2_reg_464  |   9|          2|   21|         42|
    |indvar_flatten_reg_487   |   9|          2|   12|         24|
    |j7_reg_431               |   9|          2|   10|         20|
    |j9_reg_499               |   9|          2|   10|         20|
    |j_reg_398                |   9|          2|   10|         20|
    |m5_reg_409               |   9|          2|    2|          4|
    |m_reg_364                |   9|          2|    2|          4|
    |output_conv_V_address0   |  15|          3|   24|         72|
    |p_Val2_1_reg_510         |   9|          2|    8|         16|
    |p_reg_453                |   9|          2|    5|         10|
    |phi_mul_reg_386          |   9|          2|   19|         38|
    |r_reg_521                |   9|          2|    2|          4|
    |weights_V_address0       |  33|          6|   10|         60|
    |weights_V_address1       |  27|          5|   10|         50|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 388|         79|  251|        830|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  17|   0|   17|          0|
    |exitcond_flatten2_reg_1835     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1844      |   1|   0|    1|          0|
    |exitcond_mid1_reg_1883         |   1|   0|    1|          0|
    |i6_reg_420                     |  10|   0|   10|          0|
    |i8_reg_476                     |  10|   0|   10|          0|
    |i_1_reg_1792                   |  10|   0|   10|          0|
    |i_2_reg_1761                   |  10|   0|   10|          0|
    |i_reg_375                      |  10|   0|   10|          0|
    |ifzero_reg_1938                |   1|   0|    1|          0|
    |indvar_flatten1_reg_442        |  25|   0|   25|          0|
    |indvar_flatten2_reg_464        |  21|   0|   21|          0|
    |indvar_flatten_next2_reg_1839  |  25|   0|   25|          0|
    |indvar_flatten_reg_487         |  12|   0|   12|          0|
    |j7_reg_431                     |  10|   0|   10|          0|
    |j9_mid_reg_1872                |  10|   0|   10|          0|
    |j9_reg_499                     |  10|   0|   10|          0|
    |j_2_reg_1810                   |  10|   0|   10|          0|
    |j_3_reg_1825                   |  10|   0|   10|          0|
    |j_reg_398                      |  10|   0|   10|          0|
    |m5_reg_409                     |   2|   0|    2|          0|
    |m_1_reg_1743                   |   2|   0|    2|          0|
    |m_2_reg_1778                   |   2|   0|    2|          0|
    |m_reg_364                      |   2|   0|    2|          0|
    |next_mul_reg_1753              |  19|   0|   19|          0|
    |output_conv_V_addr_reg_1895    |  24|   0|   24|          0|
    |p_Val2_1_reg_510               |   8|   0|    8|          0|
    |p_Val2_s_reg_2040              |   8|   0|    8|          0|
    |p_reg_453                      |   5|   0|    5|          0|
    |phi_mul_reg_386                |  19|   0|   19|          0|
    |r_1_reg_1933                   |   2|   0|    2|          0|
    |r_reg_521                      |   2|   0|    2|          0|
    |reg_532                        |   8|   0|    8|          0|
    |reg_536                        |   8|   0|    8|          0|
    |sum_V_2_2_reg_2080             |   8|   0|    8|          0|
    |tmp_14_2_reg_1830              |  10|   0|   10|          0|
    |tmp_14_reg_1900                |  20|   0|   20|          0|
    |tmp_15_mid2_reg_1889           |  10|   0|   10|          0|
    |tmp_16_reg_1942                |  22|   0|   22|          0|
    |tmp_1_cast_reg_1783            |   2|   0|   22|         20|
    |tmp_20_reg_1957                |  20|   0|   20|          0|
    |tmp_21_reg_1984                |  22|   0|   22|          0|
    |tmp_24_reg_1963                |  20|   0|   20|          0|
    |tmp_25_reg_2045                |  22|   0|   22|          0|
    |tmp_28_reg_1907                |  10|   0|   10|          0|
    |tmp_2_mid2_reg_1878            |  10|   0|   10|          0|
    |tmp_45_reg_2030                |  10|   0|   10|          0|
    |tmp_46_reg_1928                |   8|   0|    8|          0|
    |tmp_48_reg_2005                |   8|   0|    8|          0|
    |tmp_4_mid2_cast1_reg_1854      |   5|   0|   10|          5|
    |tmp_4_mid2_v_reg_1849          |   5|   0|    5|          0|
    |tmp_50_reg_2035                |   8|   0|    8|          0|
    |tmp_52_reg_2065                |   8|   0|    8|          0|
    |tmp_54_reg_2075                |   8|   0|    8|          0|
    |tmp_55_reg_1797                |  19|   0|   19|          0|
    |tmp_58_reg_1802                |  13|   0|   20|          7|
    |tmp_66_reg_1815                |  22|   0|   22|          0|
    |tmp_cast_reg_1748              |   2|   0|   22|         20|
    |tmp_s_reg_1865                 |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 618|   0|  670|         52|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    conv_ref   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    conv_ref   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    conv_ref   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    conv_ref   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    conv_ref   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    conv_ref   | return value |
|image_V_address0        | out |   21|  ap_memory |    image_V    |     array    |
|image_V_ce0             | out |    1|  ap_memory |    image_V    |     array    |
|image_V_q0              |  in |    8|  ap_memory |    image_V    |     array    |
|weights_V_address0      | out |   10|  ap_memory |   weights_V   |     array    |
|weights_V_ce0           | out |    1|  ap_memory |   weights_V   |     array    |
|weights_V_q0            |  in |    8|  ap_memory |   weights_V   |     array    |
|weights_V_address1      | out |   10|  ap_memory |   weights_V   |     array    |
|weights_V_ce1           | out |    1|  ap_memory |   weights_V   |     array    |
|weights_V_q1            |  in |    8|  ap_memory |   weights_V   |     array    |
|output_conv_V_address0  | out |   24|  ap_memory | output_conv_V |     array    |
|output_conv_V_ce0       | out |    1|  ap_memory | output_conv_V |     array    |
|output_conv_V_we0       | out |    1|  ap_memory | output_conv_V |     array    |
|output_conv_V_d0        | out |    8|  ap_memory | output_conv_V |     array    |
|output_conv_V_q0        |  in |    8|  ap_memory | output_conv_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

