var group___l_l_w_u___peripheral =
[
    [ "LLWU - Register accessor macros", "group___l_l_w_u___register___accessor___macros.html", "group___l_l_w_u___register___accessor___macros" ],
    [ "LLWU Register Masks", "group___l_l_w_u___register___masks.html", "group___l_l_w_u___register___masks" ],
    [ "LLWU_MemMap", "struct_l_l_w_u___mem_map.html", [
      [ "CS", "struct_l_l_w_u___mem_map.html#a814e4186e8fb88534ff8cd25752e5119", null ],
      [ "F1", "struct_l_l_w_u___mem_map.html#a17c6af91d19273c2d4bcf3ae4329cf17", null ],
      [ "F2", "struct_l_l_w_u___mem_map.html#a83314474ef7d8093c7869a49c32dec41", null ],
      [ "F3", "struct_l_l_w_u___mem_map.html#a74cbe8b1b307a4c6bde8204cadc843d8", null ],
      [ "FILT1", "struct_l_l_w_u___mem_map.html#a7c43ef6579145dec9eea84491cdee65e", null ],
      [ "FILT2", "struct_l_l_w_u___mem_map.html#ab5062701836ebab5ede5a14e163d6c2a", null ],
      [ "ME", "struct_l_l_w_u___mem_map.html#a44a00f9c297b510a86f67182a14a8791", null ],
      [ "PE1", "struct_l_l_w_u___mem_map.html#a18a3a6d7960b3ef22037fe811bac93bc", null ],
      [ "PE2", "struct_l_l_w_u___mem_map.html#a860bd4a06778c731727adeb26d0b62f1", null ],
      [ "PE3", "struct_l_l_w_u___mem_map.html#a901d99ca6830302e9bed1cfdac073c15", null ],
      [ "PE4", "struct_l_l_w_u___mem_map.html#a6377b5e2e0fc8e3423b16bc0758ee155", null ],
      [ "RST", "struct_l_l_w_u___mem_map.html#a3458488894e855e51a5fccb7fd45387c", null ]
    ] ],
    [ "LLWU_BASE_PTR", "group___l_l_w_u___peripheral.html#ga89c97b9e8756088cb3d8617c022ae6ac", null ],
    [ "LLWU_BASE_PTR", "group___l_l_w_u___peripheral.html#ga89c97b9e8756088cb3d8617c022ae6ac", null ],
    [ "LLWU_MemMapPtr", "group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186", null ],
    [ "LLWU_MemMapPtr", "group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186", null ]
];