<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='73' type='llvm::TargetRegisterClass::iterator llvm::TargetRegisterClass::begin() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='198' u='c' c='_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='71'>/// begin/end - Return all of the registers in this class.
  ///</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='123' u='c' c='_ZL20getRegistersForValueRN4llvm15MachineFunctionERNS_16MachineIRBuilderERN12_GLOBAL__N_119GISelAsmOperandInfoES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8114' u='c' c='_ZL20GetRegistersForValueRN4llvm12SelectionDAGERKNS_5SDLocERN12_GLOBAL__N_120SDISelAsmOperandInfoES7_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4568' u='c' c='_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='57' u='c' c='_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1832' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateEjNS_13ArgDescriptorE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1854' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2252' u='c' c='_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2258' u='c' c='_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2264' u='c' c='_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='280' u='c' c='_ZN4llvm18HexagonBlockRanges15expandToSubRegsENS0_11RegisterRefERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='590' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4038' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4089' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2309' u='c' c='_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='334' u='c' c='_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_118VZeroUpperInserter20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
