{"related:p82Ig8FGN24J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5":[{"title":"High-performance computer architecture","url":"https://dl.acm.org/citation.cfm?id=530314","authors":["HS Stone"],"year":1992,"numCitations":950,"citationUrl":"http://scholar.google.com/scholar?cites=7941894264840572327&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:p82Ig8FGN24J:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7941894264840572327&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"dl.acm.org","p":1,"exp":1596364932406},{"title":"Computer architecture and parallel processing","url":"https://www.osti.gov/biblio/6183628","authors":["K Hwang","K Hwang A Faye"],"year":1984,"numCitations":2679,"citationUrl":"http://scholar.google.com/scholar?cites=17793469896854960446&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:Pnml65ga7_YJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17793469896854960446&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"osti.gov"},{"title":"The architecture of pipelined computers","url":"https://books.google.com/books?hl=en&lr=&id=QR9px-K6qxkC&oi=fnd&pg=IA1&dq=related:p82Ig8FGN24J:scholar.google.com/&ots=d862FQqKuJ&sig=gii78tx_1kxvUWtByNZdpAUjRK4","authors":["PM Kogge"],"year":1981,"numCitations":844,"citationUrl":"http://scholar.google.com/scholar?cites=5142637110061172367&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:jwbwaTRRXkcJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","publication":"books.google.com"},{"title":"Cache memories","url":"https://dl.acm.org/doi/abs/10.1145/356887.356892","authors":["AJ Smith"],"year":1982,"numCitations":2238,"pdf":"http://home.eng.iastate.edu/~zzhang/courses/cpre581-f05/reading/smith-csur82-cache.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14318271812437820185&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:GUPYGVq4tMYJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14318271812437820185&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"dl.acm.org"},{"title":"Cache and memory hierarchy design: a performance directed approach","url":"https://books.google.com/books?hl=en&lr=&id=G-D6KFwnVsgC&oi=fnd&pg=PP1&dq=related:p82Ig8FGN24J:scholar.google.com/&ots=JRZ58G2tC4&sig=GAAWw4lXhfm3GneCDCi3BlVmsJA","authors":["SA Przybylski"],"year":1990,"numCitations":281,"citationUrl":"http://scholar.google.com/scholar?cites=6955847274867146111&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:fz1TKj4iiGAJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6955847274867146111&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"books.google.com"},{"title":"Interconnection networks for large-scale parallel processing; theory and case studies","url":"https://www.osti.gov/biblio/5205156","authors":["J Siegel"],"year":1985,"numCitations":662,"citationUrl":"http://scholar.google.com/scholar?cites=3575212429371753724&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:_MRDIcO0nTEJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3575212429371753724&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"osti.gov"},{"title":"Computer architecture: a quantitative approach","url":"https://books.google.com/books?hl=en&lr=&id=gQ-fSqbLfFoC&oi=fnd&pg=PP1&dq=related:p82Ig8FGN24J:scholar.google.com/&ots=mYArSN12tm&sig=qrmx5ZcRYN814dXeZDh-eDv2bco","authors":["JL Hennessy","JL Hennessy DA Patterson"],"year":2011,"numCitations":15849,"pdf":"https://cds.cern.ch/record/1250241/files/0123704901_TOC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1612723352684465362&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:0gy8PViLYRYJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1612723352684465362&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"books.google.com"},{"title":"Accurate low-cost methods for performance evaluation of cache memory systems","url":"https://ieeexplore.ieee.org/abstract/document/8699/","authors":["S Laha","S Laha JH Patel","S Laha JH Patel RK Iyer"],"year":1988,"numCitations":212,"pdf":"https://apps.dtic.mil/dtic/tr/fulltext/u2/a192432.pdf","citationUrl":"http://scholar.google.com/scholar?cites=172508362724245968&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:0IH2IHHfZAIJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=172508362724245968&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"ieeexplore.ieee.org"},{"title":"Evaluating associativity in CPU caches","url":"https://ieeexplore.ieee.org/abstract/document/40842/","authors":["MD Hill","MD Hill AJ Smith"],"year":1989,"numCitations":781,"pdf":"https://minds.wisconsin.edu/bitstream/handle/1793/59076/TR823.pdf?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=42078153707560290&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:Yh2LnNt9lQAJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=42078153707560290&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"ieeexplore.ieee.org"},{"title":"Line (block) size choice for CPU cache memories","url":"https://ieeexplore.ieee.org/abstract/document/5009537/","authors":["AJ Smith"],"year":1987,"numCitations":252,"citationUrl":"http://scholar.google.com/scholar?cites=12216356433609576794&as_sdt=2005&sciodt=0,5&hl=en&scioq=computer+architecture","relatedUrl":"http://scholar.google.com/scholar?q=related:WlHbinM3iakJ:scholar.google.com/&scioq=computer+architecture&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12216356433609576794&hl=en&as_sdt=0,5&scioq=computer+architecture","publication":"ieeexplore.ieee.org"}]}