Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Stopwatch_Timer_Top_TB_behav xil_defaultlib.Stopwatch_Timer_Top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Clock_Divider.v" Line 1. Module Clock_Divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v" Line 1. Module Controller_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Datapath.v" Line 1. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Clock_Divider.v" Line 1. Module Clock_Divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Controller_FSM.v" Line 1. Module Controller_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/niran/Desktop/ECE316/lab_6/lab_6.srcs/sources_1/new/Datapath.v" Line 1. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Divider
Compiling module xil_defaultlib.Debouncer
Compiling module xil_defaultlib.Controller_FSM
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Display_Driver_default
Compiling module xil_defaultlib.Stopwatch_Timer_Top
Compiling module xil_defaultlib.Stopwatch_Timer_Top_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Stopwatch_Timer_Top_TB_behav
