# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work  {./hdl/cacheline_adaptor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:31 on Mar 02,2020
# vlog -sv -work work ./hdl/cacheline_adaptor.sv 
# -- Compiling module cacheline_adaptor
# 
# Top level modules:
# 	cacheline_adaptor
# End time: 12:53:31 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hvl/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:31 on Mar 02,2020
# vlog -sv -work work ./hvl/testbench.sv 
# -- Compiling module cacheline_adaptor
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:53:31 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixv_ver -L stratixv_hssi_ver -L stratixv_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixv_ver -L stratixv_hssi_ver -L stratixv_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:53:31 on Mar 02,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.cacheline_adaptor
# 
# run -all
# Starting Read Tests
# ** Error: @499995 TB: timeout
#    Time: 499995 ps  Scope: testbench.timeout File: ./hvl/testbench.sv Line: 178
# ** Note: $finish    : ./hvl/testbench.sv(179)
#    Time: 499995 ps  Iteration: 2  Instance: /testbench
# End time: 12:53:32 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
