digraph G {	
rankdir=LR;	
ranksep=.25;
	0 [label=< MODULE<br/>dual_port_RAM>];
	1 [label=< VAR_DECLARE_LIST>];
	0 -> 1;
	2 [label=< input wire clk>];
	1 -> 2;
	3 [label=< input wire we>];
	1 -> 3;
	4 [label=< input wire addr_wr>];
	1 -> 4;
	5 [label=<RANGE_REF>];
	4 -> 5;
	6 [label=< MIN>];
	5 -> 6;
	7 [label=< addr_width>];
	6 -> 7;
	8 [label=< 00000001<br/>00000000000000000000000000000001>];
	6 -> 8;
	9 [label=< 00000000<br/>00000000000000000000000000000000>];
	5 -> 9;
	10 [label=< input wire addr_rd>];
	1 -> 10;
	11 [label=<RANGE_REF>];
	10 -> 11;
	12 [label=< MIN>];
	11 -> 12;
	13 [label=< addr_width>];
	12 -> 13;
	14 [label=< 00000001<br/>00000000000000000000000000000001>];
	12 -> 14;
	15 [label=< 00000000<br/>00000000000000000000000000000000>];
	11 -> 15;
	16 [label=< input wire din>];
	1 -> 16;
	17 [label=<RANGE_REF>];
	16 -> 17;
	18 [label=< MIN>];
	17 -> 18;
	19 [label=< data_width>];
	18 -> 19;
	20 [label=< 00000001<br/>00000000000000000000000000000001>];
	18 -> 20;
	21 [label=< 00000000<br/>00000000000000000000000000000000>];
	17 -> 21;
	22 [label=< output wire dout>];
	1 -> 22;
	23 [label=<RANGE_REF>];
	22 -> 23;
	24 [label=< MIN>];
	23 -> 24;
	25 [label=< data_width>];
	24 -> 25;
	26 [label=< 00000001<br/>00000000000000000000000000000001>];
	24 -> 26;
	27 [label=< 00000000<br/>00000000000000000000000000000000>];
	23 -> 27;
	28 [label=< MODULE_ITEMS>];
	0 -> 28;
	29 [label=< VAR_DECLARE_LIST>];
	28 -> 29;
	30 [label=< input wire clk>];
	29 -> 30;
	31 [label=< input wire we>];
	29 -> 31;
	32 [label=< input wire addr_wr>];
	29 -> 32;
	33 [label=<RANGE_REF>];
	32 -> 33;
	34 [label=< MIN>];
	33 -> 34;
	35 [label=< addr_width>];
	34 -> 35;
	36 [label=< 00000001<br/>00000000000000000000000000000001>];
	34 -> 36;
	37 [label=< 00000000<br/>00000000000000000000000000000000>];
	33 -> 37;
	38 [label=< input wire addr_rd>];
	29 -> 38;
	39 [label=<RANGE_REF>];
	38 -> 39;
	40 [label=< MIN>];
	39 -> 40;
	41 [label=< addr_width>];
	40 -> 41;
	42 [label=< 00000001<br/>00000000000000000000000000000001>];
	40 -> 42;
	43 [label=< 00000000<br/>00000000000000000000000000000000>];
	39 -> 43;
	44 [label=< input wire din>];
	29 -> 44;
	45 [label=<RANGE_REF>];
	44 -> 45;
	46 [label=< MIN>];
	45 -> 46;
	47 [label=< data_width>];
	46 -> 47;
	48 [label=< 00000001<br/>00000000000000000000000000000001>];
	46 -> 48;
	49 [label=< 00000000<br/>00000000000000000000000000000000>];
	45 -> 49;
	50 [label=< output wire dout>];
	29 -> 50;
	51 [label=<RANGE_REF>];
	50 -> 51;
	52 [label=< MIN>];
	51 -> 52;
	53 [label=< data_width>];
	52 -> 53;
	54 [label=< 00000001<br/>00000000000000000000000000000001>];
	52 -> 54;
	55 [label=< 00000000<br/>00000000000000000000000000000000>];
	51 -> 55;
	56 [label=< VAR_DECLARE_LIST>];
	28 -> 56;
	57 [label=< reg ram_dual_port>];
	56 -> 57;
	58 [label=<RANGE_REF>];
	57 -> 58;
	59 [label=< MIN>];
	58 -> 59;
	60 [label=< data_width>];
	59 -> 60;
	61 [label=< 00000001<br/>00000000000000000000000000000001>];
	59 -> 61;
	62 [label=< 00000000<br/>00000000000000000000000000000000>];
	58 -> 62;
	63 [label=<RANGE_REF>];
	57 -> 63;
	64 [label=< MIN>];
	63 -> 64;
	65 [label=< POW>];
	64 -> 65;
	66 [label=< 00000002<br/>00000000000000000000000000000010>];
	65 -> 66;
	67 [label=< addr_width>];
	65 -> 67;
	68 [label=< 00000001<br/>00000000000000000000000000000001>];
	64 -> 68;
	69 [label=< 00000000<br/>00000000000000000000000000000000>];
	63 -> 69;
	70 [label=< ALWAYS>];
	28 -> 70;
	71 [label=< DELAY_CONTROL>];
	70 -> 71;
	72 [label=< POSEDGE>];
	71 -> 72;
	73 [label=< clk>];
	72 -> 73;
	74 [label=< BLOCK>];
	70 -> 74;
	75 [label=< IF>];
	74 -> 75;
	76 [label=< lEQ>];
	75 -> 76;
	77 [label=< we>];
	76 -> 77;
	78 [label=< 00000001<br/>00000000000000000000000000000001>];
	76 -> 78;
	79 [label=< NON_BLOCKING_STATEMENT>];
	75 -> 79;
	80 [label=< ARRAY_REF<br/>ram_dual_port>];
	79 -> 80;
	81 [label=< addr_wr>];
	80 -> 81;
	82 [label=< din>];
	79 -> 82;
	83 [label=< ASSIGN>];
	28 -> 83;
	84 [label=< BLOCKING_STATEMENT>];
	83 -> 84;
	85 [label=< dout>];
	84 -> 85;
	86 [label=< ARRAY_REF<br/>ram_dual_port>];
	84 -> 86;
	87 [label=< addr_rd>];
	86 -> 87;
}
