Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 648c828c583b4ba68f21e5c4a8f408b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SerialRx_tb_behav xil_defaultlib.SerialRx_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.SerialRX [serialrx_default]
Compiling architecture behavioral of entity xil_defaultlib.SerialTx [serialtx_default]
Compiling architecture behavioral of entity xil_defaultlib.mux7seg [mux7seg_default]
Compiling architecture structural of entity xil_defaultlib.lab5top [lab5top_default]
Compiling architecture behavior of entity xil_defaultlib.serialrx_tb
Built simulation snapshot SerialRx_tb_behav
