#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Mar 13 10:18:35 2024
# Process ID: 54658
# Current directory: /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/uart_rx_design_uart_receiver_0_0_synth_1
# Command line: vivado -log uart_rx_design_uart_receiver_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_rx_design_uart_receiver_0_0.tcl
# Log file: /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/uart_rx_design_uart_receiver_0_0_synth_1/uart_rx_design_uart_receiver_0_0.vds
# Journal file: /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/uart_rx_design_uart_receiver_0_0_synth_1/vivado.jou
# Running On: Hephaestion, OS: Linux, CPU Frequency: 2600.001 MHz, CPU Physical cores: 6, Host memory: 16622 MB
#-----------------------------------------------------------
source uart_rx_design_uart_receiver_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.531 ; gain = 0.027 ; free physical = 1299 ; free virtual = 14119
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristian/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: uart_rx_design_uart_receiver_0_0
Command: synth_design -top uart_rx_design_uart_receiver_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.465 ; gain = 377.801 ; free physical = 334 ; free virtual = 13156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_rx_design_uart_receiver_0_0' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_uart_receiver_0_0/synth/uart_rx_design_uart_receiver_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx__parameterized0' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx__parameterized0' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_design_uart_receiver_0_0' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_uart_receiver_0_0/synth/uart_rx_design_uart_receiver_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.402 ; gain = 444.738 ; free physical = 258 ; free virtual = 13079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.246 ; gain = 459.582 ; free physical = 255 ; free virtual = 13076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.246 ; gain = 459.582 ; free physical = 255 ; free virtual = 13076
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.246 ; gain = 0.000 ; free physical = 255 ; free virtual = 13076
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.996 ; gain = 0.000 ; free physical = 239 ; free virtual = 13060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2278.996 ; gain = 0.000 ; free physical = 239 ; free virtual = 13060
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 238 ; free virtual = 13058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 238 ; free virtual = 13058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 238 ; free virtual = 13058
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_DATA |                               10 |                               11
              STATE_STOP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_DATA |                               10 |                               11
              STATE_STOP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 238 ; free virtual = 13059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 228 ; free virtual = 13053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 227 ; free virtual = 13051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 227 ; free virtual = 13051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 227 ; free virtual = 13051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    16|
|4     |LUT3   |    12|
|5     |LUT4   |    13|
|6     |LUT5   |    23|
|7     |LUT6   |    30|
|8     |FDRE   |    60|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2278.996 ; gain = 459.582 ; free physical = 226 ; free virtual = 13046
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2278.996 ; gain = 613.332 ; free physical = 226 ; free virtual = 13046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.996 ; gain = 0.000 ; free physical = 352 ; free virtual = 13171
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.996 ; gain = 0.000 ; free physical = 511 ; free virtual = 13331
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 33e0efc9
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2278.996 ; gain = 931.465 ; free physical = 511 ; free virtual = 13331
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1790.314; main = 1466.514; forked = 373.827
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3241.027; main = 2279.000; forked = 994.043
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/uart_rx_design_uart_receiver_0_0_synth_1/uart_rx_design_uart_receiver_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP uart_rx_design_uart_receiver_0_0, cache-ID = f3f8326b57f72d47
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/uart_rx_design_uart_receiver_0_0_synth_1/uart_rx_design_uart_receiver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_rx_design_uart_receiver_0_0_utilization_synth.rpt -pb uart_rx_design_uart_receiver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 10:19:21 2024...
