// Seed: 1051596569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd86,
    parameter id_14 = 32'd81,
    parameter id_17 = 32'd11,
    parameter id_18 = 32'd34
) (
    output supply1 _id_0,
    input uwire id_1,
    output tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, _id_14, id_15, id_16, _id_17, _id_18, id_19;
  always @(posedge 1, id_6) begin : LABEL_0
    $unsigned(35);
    ;
    fork
      logic [id_14  -  id_18 : !  id_0] id_20 = id_13 - id_13;
    join
  end
  wire [1 : id_17] id_21;
  logic id_22;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_22,
      id_13,
      id_10
  );
  wire ['b0 : id_17] id_23;
  id_24 :
  assert property (@(posedge id_8 + 1) id_14)
  else $signed(53);
  ;
  wire id_25;
  ;
endmodule
