pr_debug	,	F_13
"- RX (Running): Fetching the Rx desc\n"	,	L_10
DMA_INTR_ENA	,	V_9
DMA_XMT_POLL_DEMAND	,	V_7
"- RX (Suspended): Unavailable Rx buf\n"	,	L_13
DMA_STATUS_GMI	,	V_58
show_rx_process_state	,	F_14
tx_hard_error	,	V_43
tx_jabber_irq	,	V_30
DMA_STATUS_FBI	,	V_44
DMA_CONTROL_FTF	,	V_61
enable	,	V_67
pr_warn	,	F_19
state	,	V_14
normal_irq_n	,	V_47
DMA_STATUS_RS_MASK	,	V_17
unlikely	,	F_17
likely	,	F_18
DMA_STATUS_ERI	,	V_55
DMA_STATUS_OVF	,	V_31
handle_tx	,	V_54
DMA_BUS_MODE	,	V_3
DMA_STATUS	,	V_23
rx_overflow_irq	,	V_32
tx_process_stopped_irq	,	V_42
DMA_STATUS_AIS	,	V_25
GMAC_HI_REG_AE	,	V_66
__func__	,	V_24
"- TX (Stopped): Reset or Stop command\n"	,	L_1
" from the Rx buf into memory\n"	,	L_18
dwmac_dma_start_rx	,	F_10
tx_normal_irq_n	,	V_53
status	,	V_13
"or an unavailable Transmit descriptor\n"	,	L_7
DMA_STATUS_TPS	,	V_41
dwmac_dma_stop_tx	,	F_9
DMA_STATUS_RU	,	V_33
"- TX (Running): Reading the data "	,	L_4
MAC_CTRL_REG	,	V_68
" from the Rx buf\n"	,	L_16
"- RX (Running): Queuing the Rx frame"	,	L_17
EBUSY	,	V_6
low	,	V_64
"- TX (Running): Waiting for end of tx\n"	,	L_3
rx_early_irq	,	V_56
csr6	,	V_60
DMA_CONTROL_SR	,	V_12
DMA_CONTROL_ST	,	V_11
rx_buf_unav_irq	,	V_34
DMA_BUS_MODE_SFT_RESET	,	V_5
ioaddr	,	V_1
rx_process_stopped_irq	,	V_36
stmmac_set_mac	,	F_22
u8	,	T_3
"%s: [CSR5: 0x%08x]\n"	,	L_19
DMA_STATUS_ETI	,	V_39
"- RX (Running): Waiting for Rx pkt\n"	,	L_12
stmmac_extra_stats	,	V_19
"- RX (Running): Closing Rx descriptor\n"	,	L_14
DMA_STATUS_GPI	,	V_57
dwmac_dma_interrupt	,	F_15
handle_rx	,	V_51
hi_addr	,	V_71
rx_normal_irq_n	,	V_50
x	,	V_20
DMA_STATUS_TI	,	V_52
dwmac_dma_start_tx	,	F_8
tx_early_irq	,	V_40
rx_watchdog_irq	,	V_38
data	,	V_65
mdelay	,	F_4
__iomem	,	T_1
dwmac_dma_stop_rx	,	F_11
DMA_STATUS_TJT	,	V_29
"- TX (Running):Fetching the Tx desc\n"	,	L_2
DMA_INTR_ENA_RIE	,	V_49
high	,	V_63
u32	,	T_2
limit	,	V_4
DMA_CONTROL	,	V_10
"- RX (Stopped): Reset or Stop command\n"	,	L_9
ret	,	V_21
dwmac_dma_reset	,	F_1
MAC_ENABLE_TX	,	V_70
"and queuing the data into the Tx buf\n"	,	L_5
DMA_INTR_DEFAULT_MASK	,	V_8
"%s: unexpected status %08x\n"	,	L_20
tx_hard_error_bump_tc	,	V_27
intr_status	,	V_22
DMA_STATUS_TS_MASK	,	V_15
tx_undeflow_irq	,	V_28
DMA_STATUS_TS_SHIFT	,	V_16
dwmac_dma_flush_tx_fifo	,	F_20
stmmac_get_mac_addr	,	F_23
DMA_STATUS_RWT	,	V_37
"- TX (Running): Closing Tx descriptor\n"	,	L_8
DMA_STATUS_RS_SHIFT	,	V_18
"- RX(Running): Flushing the current frame"	,	L_15
DMA_STATUS_RI	,	V_48
"- TX (Suspended): Tx Buff Underflow "	,	L_6
dwmac_enable_dma_irq	,	F_6
dwmac_enable_dma_transmission	,	F_5
DWMAC_DMA_DEBUG	,	F_16
DMA_STATUS_UNF	,	V_26
"- RX (Running):Checking for end of pkt\n"	,	L_11
addr	,	V_62
value	,	V_2
DMA_STATUS_RPS	,	V_35
lo_addr	,	V_72
show_tx_process_state	,	F_12
readl	,	F_2
DMA_STATUS_NIS	,	V_46
writel	,	F_3
dwmac_disable_dma_irq	,	F_7
DMA_STATUS_GLI	,	V_59
fatal_bus_error_irq	,	V_45
MAC_RNABLE_RX	,	V_69
stmmac_set_mac_addr	,	F_21
