


#define OP(...)     HEAP(PAsmOp, __VA_ARGS__)
#define NTYPE(nt, action)   RULE({ return root->type == nt; }, action)


NTYPE(IR_NT_Seq, {
    MUNCH(root->kids[0]);
    MUNCH(root->kids[1]);
})

RULE({
    if (
        root->type == IR_NT_Mov &&
        root->kids[0]->type == IR_NT_Tmp && 
        root->kids[0]->data_type == IR_DT_I32 &&
        root->kids[1]->data_type == IR_DT_I32
    ) { return 1; }
}, {
    Node *tmp_dst = root->kids[0];
    PAsmVReg *dst = GetOrCreateVReg(state, tmp_dst);
    PAsmVReg *src = MUNCH(root->kids[1]);
    EMIT(OP({
        .fmt = "mov $vr, $vr\n",
        .oprs[0] = { .vreg = dst },
        .oprs[1] = { .vreg = src },
        .use = { src },
        .def = { dst }
    }));
})

RULE({
    if (
        root->type == IR_NT_Tmp && root->data_type == IR_DT_I32
    ) { return 1; }
}, {
    return GetOrCreateVReg(state, root);
})

RULE({
    if (
        root->type == IR_NT_Arg && root->data_type == IR_DT_I32
    ) { return 1; }
}, {
    PAsmVReg *vreg = NewPAsmVReg();
    EMIT(OP({
        .fmt = "mov $vr, [ebp + $i32]\n",
        .oprs[0] = { .vreg = vreg },
        .oprs[1] = { .i32 = 8 + root->arg_index * 4 },
        .def = { vreg }
    }));
    return vreg;
})

NTYPE(IR_NT_I32, {
    PAsmVReg *vreg = NewPAsmVReg();
    EMIT(OP({
        .fmt = "mov $vr, $i32\n",
        .oprs[0] = { .vreg = vreg },
        .oprs[1] = { .i32 = root->i32 },
        .def = { vreg }
    }));
    return vreg;
})

RULE({
    if (
        root->type == IR_NT_Add &&
        root->kids[0]->data_type == IR_DT_I32 &&
        root->kids[1]->data_type == IR_DT_I32
    ) { return 1; }
}, {
    PAsmVReg *left = MUNCH(root->kids[0]);
    PAsmVReg *right = MUNCH(root->kids[1]);
    PAsmVReg *tmp = NewPAsmVReg();
    EMIT(OP({
        .fmt = "mov $vr, $vr\n",
        .oprs[0] = { .vreg = tmp },
        .oprs[1] = { .vreg = left },
        .use = { left },
        .def = { tmp }
    }));
    EMIT(OP({
        .fmt = "add $vr, $vr\n",
        .oprs[0] = { .vreg = tmp },
        .oprs[1] = { .vreg = right },
        .use = { tmp, right },
        .def = { tmp }
    }));
    return tmp;
})

RULE({
    if (
        root->type == IR_NT_Ret &&
        root->kids[0]->data_type == IR_DT_I32
    ) { return 1; }
}, {
    PAsmVReg *vreg = MUNCH(root->kids[0]);
    EMIT(OP({
        .fmt = "mov $vr, $vr\n",
        .oprs[0] = { .vreg = EAX },
        .oprs[1] = { .vreg = vreg },
        .use = { vreg },
        .def = { EAX }
    }));
    EMIT(OP({
        .fmt = "jmp .epilogue\n",
        .use = { EAX },
        .is_ret = 1
    }));
})

NTYPE(IR_NT_Nop, {
    // do nothing
})

RULE({
    if (
        (root->type == IR_NT_Eq || root->type == IR_NT_Lt) &&
        root->kids[0]->data_type == IR_DT_I32 &&
        root->kids[1]->data_type == IR_DT_I32
    ) { return 1; }
}, {
    PAsmVReg *left = MUNCH(root->kids[0]);
    PAsmVReg *right = MUNCH(root->kids[1]);
    EMIT(OP({
        .fmt = "cmp $vr, $vr\n",
        .oprs[0] = { .vreg = left },
        .oprs[1] = { .vreg = right },
        .use = { left, right}
    }));
})

RULE({
    if (
        root->type == IR_NT_Branch &&
        root->kids[0]->kids[0]->data_type == IR_DT_I32 &&
        root->kids[0]->kids[1]->data_type == IR_DT_I32
    ) { return 1; }
}, {
    
    MUNCH(root->kids[0]);
    
    int label_true  = NextLabel(state);
    int label_end   = NextLabel(state);
    
    const char *cjmp_type = 0;
    switch (root->kids[0]->type) {
        case IR_NT_Eq: cjmp_type = "je"; break;
        case IR_NT_Lt: cjmp_type = "jl"; break;
        default: GERROR;
    }
    
    EMIT(OP({
        .fmt = "$str .L_T_$i32\n",
        .oprs[0] = { .str = cjmp_type },
        .oprs[1] = { .i32 = label_true },
        .is_jump = 1,
        .is_cjump = 1,
        .label_id = label_true
    }));
    
    // false
    MUNCH(root->kids[2]);
    
    EMIT(OP({
        .fmt = "jmp .L_E_$i32\n",
        .oprs[0] = { .i32 = label_end },
        .is_jump = 1,
        .label_id = label_end
    }));
    
    EMIT(OP({
        .fmt = ".L_T_$i32:\n",
        .oprs[0] = { .i32 = label_true },
        .is_label = 1,
        .label_id = label_true
    }));
    
    // true
    MUNCH(root->kids[1]);
    
    EMIT(OP({
        .fmt = ".L_E_$i32:\n",
        .oprs[0] = { .i32 = label_end },
        .is_label = 1,
        .label_id = label_end
    }));
    
})

RULE({
    if (
        root->type == IR_NT_Loop &&
        root->kids[0]->kids[0]->data_type == IR_DT_I32 &&
        root->kids[0]->kids[1]->data_type == IR_DT_I32
    ) { return 1; }
},  {
    
    int label_start = NextLabel(state);
    
    EMIT(OP({
        .fmt = ".L_S_$i32:\n",
        .oprs[0] = { .i32 = label_start },
        .is_label = 1,
        .label_id = label_start
    }));
    
    MUNCH(root->kids[0]);
    
    int label_end = NextLabel(state);
    
    const char *cjmp_type = 0;
    switch (root->kids[0]->type) {
        case IR_NT_Eq: cjmp_type = "jne"; break;
        case IR_NT_Lt: cjmp_type = "jnl"; break;
        default: GERROR;
    }
    
    EMIT(OP({
        .fmt = "$str .L_E_$i32\n",
        .oprs[0] = { .str = cjmp_type },
        .oprs[1] = { .i32 = label_end },
        .is_jump = 1,
        .is_cjump = 1,
        .label_id = label_end
    }));
    
    // true
    MUNCH(root->kids[1]);
    
    EMIT(OP({
        .fmt = "jmp .L_S_$i32\n",
        .oprs[0] = { .i32 = label_start },
        .is_jump = 1,
        .label_id = label_start
    }));
    
    EMIT(OP({
        .fmt = ".L_E_$i32:\n",
        .oprs[0] = { .i32 = label_end },
        .is_label = 1,
        .label_id = label_end
    }));
})

RULE({
    if (
        root->type == IR_NT_Call && root->data_type == IR_DT_I32
    ) { return 1; }
}, {

    LIST_REV(root->args, Node *, arg, {
        PAsmVReg *vreg = MUNCH(arg);
        EMIT(OP({ 
            .fmt = "push $vr\n",
            .oprs[0] = { .vreg = vreg },
            .use = { vreg }
        }));
    });
    
    EMIT(OP({
        .fmt = "call $str\n",
        .oprs[0] = { .str = root->fname },
        .use = { EAX, EDX, ECX },
        .def = { EAX }
    }));
    
    EMIT(OP({
        .fmt = "add esp, $i32\n",
        .oprs[0] = { .i32 = ListSize(root->args) * 4 }
    }));
    
    PAsmVReg *tmp = NewPAsmVReg();
    EMIT(OP({
        .fmt = "mov $vr, $vr\n",
        .oprs[0] = { .vreg = tmp },
        .oprs[1] = { .vreg = EAX },
        .use = { EAX },
        .def = { tmp }
    }));
    return tmp;
})

/* ---------------- float rules ---------------- */

RULE({
    if (
        root->type == IR_NT_Call && root->data_type == IR_DT_Float
    ) { return 1; }
}, {

    LIST_REV(root->args, Node *, arg, {
        PAsmVReg *vreg = MUNCH(arg);
        EMIT(OP({ 
            .fmt = "push $vr\n",
            .oprs[0] = { .vreg = vreg },
            .use = { vreg }
        }));
    });
    
    EMIT(OP({
        .fmt = "call $str\n",
        .oprs[0] = { .str = root->fname },
        .use = { EAX, EDX, ECX },
        .def = { EAX }
    }));
    
    EMIT(OP({
        .fmt = "add esp, $i32\n",
        .oprs[0] = { .i32 = ListSize(root->args) * 4 }
    }));
    
    // store result in general register
    PAsmVReg *tmp = NewPAsmVReg();
    EMIT(OP({ .fmt = "sub esp, 4\n" }));
    EMIT(OP({ .fmt = "fstp dword [esp]\n" }));
    EMIT(OP({
        .fmt = "mov $vr, [esp]\n",
        .oprs[0] = { .vreg = tmp },
        .def = { tmp }
    }));
    EMIT(OP({ .fmt = "add esp, 4\n" }));
    return tmp;
})

RULE({
    if (
        root->type == IR_NT_Add &&
        root->kids[0]->data_type == IR_DT_Float &&
        root->kids[1]->data_type == IR_DT_Float
    ) { return 1; }
}, {
    
    // load left opr in float stack
    PAsmVReg *left = MUNCH(root->kids[0]);
    EMIT(OP({
        .fmt = "push $vr\n",
        .oprs[0] = { .vreg = left },
        .use = { left }
    }));
    EMIT(OP({ .fmt = "fld dword [esp]\n" }));
    
    // load right opr in float stack
    PAsmVReg *right = MUNCH(root->kids[1]);
    EMIT(OP({
        .fmt = "push $vr\n",
        .oprs[0] = { .vreg = right },
        .use = { right }
    }));
    EMIT(OP({ .fmt = "fld dword [esp]\n" }));
    
    // restore esp
    EMIT(OP({ .fmt = "add esp, 8\n" }));
    
    // add top 2 entries and pop st(0)
    EMIT(OP({ .fmt = "faddp\n" }));
    
    // store result in general register
    PAsmVReg *tmp = NewPAsmVReg();
    EMIT(OP({ .fmt = "sub esp, 4\n" }));
    EMIT(OP({ .fmt = "fstp dword [esp]\n" }));
    EMIT(OP({
        .fmt = "mov $vr, [esp]\n",
        .oprs[0] = { .vreg = tmp },
        .def = { tmp }
    }));
    EMIT(OP({ .fmt = "add esp, 4\n" }));
    return tmp;
})

RULE({
    if (
        (root->type == IR_NT_Eq || root->type == IR_NT_Lt) &&
        root->kids[0]->data_type == IR_DT_Float &&
        root->kids[1]->data_type == IR_DT_Float
    ) { return 1; }
}, {
    
    PAsmVReg *left = MUNCH(root->kids[0]);
    EMIT(OP({
        .fmt = "push $vr\n",
        .oprs[0] = { .vreg = left },
        .use = { left }
    }));
    EMIT(OP({ .fmt = "fld dword [esp]\n" }));
    
    PAsmVReg *right = MUNCH(root->kids[1]);
    EMIT(OP({
        .fmt = "push $vr\n",
        .oprs[0] = { .vreg = right },
        .use = { right }
    }));
    EMIT(OP({ .fmt = "fld dword [esp]\n" }));
    
    EMIT(OP({ .fmt = "add esp, 8\n" }));
    
    EMIT(OP({ .fmt = "fcompp\n" }));
    EMIT(OP({
        .fmt = "fstsw ax\n",
        .def = { EAX }
    }));
    EMIT(OP({
        .fmt = "sahf\n",
        .use = { EAX }
    }));
})

RULE({
    if (
        root->type == IR_NT_Branch &&
        root->kids[0]->kids[0]->data_type == IR_DT_Float &&
        root->kids[0]->kids[1]->data_type == IR_DT_Float
    ) { return 1; }
}, {
    
    MUNCH(root->kids[0]);
    
    int label_true  = NextLabel(state);
    int label_end   = NextLabel(state);
    
    const char *cjmp_type = 0;
    switch (root->kids[0]->type) {
        case IR_NT_Eq: cjmp_type = "je"; break;
        case IR_NT_Lt: cjmp_type = "jb"; break;
        default: GERROR;
    }
    
    EMIT(OP({
        .fmt = "$str .L_T_$i32\n",
        .oprs[0] = { .str = cjmp_type },
        .oprs[1] = { .i32 = label_true },
        .is_jump = 1,
        .is_cjump = 1,
        .label_id = label_true
    }));
    
    // false
    MUNCH(root->kids[2]);
    
    EMIT(OP({
        .fmt = "jmp .L_E_$i32\n",
        .oprs[0] = { .i32 = label_end },
        .is_jump = 1,
        .label_id = label_end
    }));
    
    EMIT(OP({
        .fmt = ".L_T_$i32:\n",
        .oprs[0] = { .i32 = label_true },
        .is_label = 1,
        .label_id = label_true
    }));
    
    // true
    MUNCH(root->kids[1]);
    
    EMIT(OP({
        .fmt = ".L_E_$i32:\n",
        .oprs[0] = { .i32 = label_end },
        .is_label = 1,
        .label_id = label_end
    }));
    
})

RULE({
    if (
        root->type == IR_NT_Tmp && root->data_type == IR_DT_Float
    ) { return 1; }
}, {
    return GetOrCreateVReg(state, root);
})

RULE({
    if (
        root->type == IR_NT_Arg && root->data_type == IR_DT_Float
    ) { return 1; }
}, {
    PAsmVReg *vreg = NewPAsmVReg();
    EMIT(OP({
        .fmt = "mov $vr, [ebp + $i32]\n",
        .oprs[0] = { .vreg = vreg },
        .oprs[1] = { .i32 = 8 + root->arg_index * 4 },
        .def = { vreg }
    }));
    return vreg;
})

RULE({
    if (
        root->type == IR_NT_Mov &&
        root->kids[0]->type == IR_NT_Tmp && 
        root->kids[0]->data_type == IR_DT_Float &&
        root->kids[1]->data_type == IR_DT_Float
    ) { return 1; }
}, {
    Node *tmp_dst = root->kids[0];
    PAsmVReg *dst = GetOrCreateVReg(state, tmp_dst);
    PAsmVReg *src = MUNCH(root->kids[1]);
    EMIT(OP({
        .fmt = "mov $vr, $vr\n",
        .oprs[0] = { .vreg = dst },
        .oprs[1] = { .vreg = src },
        .use = { src },
        .def = { dst }
    }));
})

NTYPE(IR_NT_Float, {
    PAsmVReg *vreg = NewPAsmVReg();
    if (root->f > 0.0f) {
        EMIT(OP({
            .fmt = "mov $vr, [_const_f_pos_$f]\n",
            .oprs[0] = { .vreg = vreg },
            .oprs[1] = { .f = fabs(root->f) },
            .def = { vreg }
        }));
    } else if (root->f < 0.0f) {
        EMIT(OP({
            .fmt = "mov $vr, [_const_f_neg_$f]\n",
            .oprs[0] = { .vreg = vreg },
            .oprs[1] = { .f = fabs(root->f) },
            .def = { vreg }
        }));
    } else {
        EMIT(OP({
            .fmt = "mov $vr, [_const_f_zero]\n",
            .oprs[0] = { .vreg = vreg },
            .def = { vreg }
        }));
    }
    return vreg;
})

RULE({
    if (
        root->type == IR_NT_Ret &&
        root->kids[0]->data_type == IR_DT_Float
    ) { return 1; }
}, {
    PAsmVReg *vreg = MUNCH(root->kids[0]);
    EMIT(OP({
        .fmt = "push $vr\n",
        .oprs[0] = { .vreg = vreg },
        .use = { vreg }
    }));
    EMIT(OP({ .fmt = "fld dword [esp]\n" }));
    EMIT(OP({ .fmt = "add esp, 4\n" }));
    EMIT(OP({
        .fmt = "jmp .epilogue\n",
        .use = { EAX },
        .is_ret = 1
    }));
})

RULE({ return 1; }, {
    ERROR(
        "No matching instruction selection rule!\n"
        "Node: %s, Type: %s\n",
        NodeName(root),
        IRDataTypeName(root->data_type));
})


#undef NTYPE
#undef OP
