# do BSG_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/lucasf/Desktop/BSG {/home/lucasf/Desktop/BSG/BSG.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BSG
# 
# Top level modules:
# 	BSG
# vlog -sv -work work +incdir+/home/lucasf/Desktop/BSG {/home/lucasf/Desktop/BSG/AMBA.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AMBA
# 
# Top level modules:
# 	AMBA
# vlog -sv -work work +incdir+/home/lucasf/Desktop/BSG {/home/lucasf/Desktop/BSG/encoder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# vlog -sv -work work +incdir+/home/lucasf/Desktop/BSG {/home/lucasf/Desktop/BSG/modulador.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module modulador
# 
# Top level modules:
# 	modulador
# 
vsim work.BSG
# vsim work.BSG 
# Loading sv_std.std
# Loading work.BSG
# Loading work.AMBA
# Loading work.encoder
# Loading work.modulador
