TimeQuest Timing Analyzer report for ADC_tutorial
Fri Nov 15 14:03:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk0'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'clk0'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Progagation Delay
 71. Minimum Progagation Delay
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Signal Integrity Metrics (Slow 1200mv 0c Model)
 75. Signal Integrity Metrics (Slow 1200mv 85c Model)
 76. Signal Integrity Metrics (Fast 1200mv 0c Model)
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ADC_tutorial                                                      ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk0                                               ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk0 }                                               ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|auto_generated|pll1|inclk[0] ; { inst17|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 1000.000   ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst|altpll_component|auto_generated|pll1|inclk[0]   ; { inst|altpll_component|auto_generated|pll1|clk[0] }   ;
; inst|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 25000.000  ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst|altpll_component|auto_generated|pll1|inclk[0]   ; { inst|altpll_component|auto_generated|pll1|clk[1] }   ;
+----------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 220.36 MHz ; 220.36 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 261.44 MHz ; 261.44 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 995.520 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 996.175 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.357 ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+----------------------------------------------------+-----------+---------------+
; Clock                                              ; Slack     ; End Point TNS ;
+----------------------------------------------------+-----------+---------------+
; clk0                                               ; 9.835     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 499.745   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 49999.751 ; 0.000         ;
+----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                   ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 995.520   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 4.376      ;
; 995.537   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 4.359      ;
; 995.749   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 4.147      ;
; 995.766   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 4.130      ;
; 995.828   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 4.068      ;
; 995.855   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 4.043      ;
; 995.864   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 4.034      ;
; 995.933   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.963      ;
; 995.938   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.958      ;
; 995.950   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.946      ;
; 995.958   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.940      ;
; 995.988   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.906      ;
; 995.996   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.898      ;
; 996.013   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.881      ;
; 996.021   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.873      ;
; 996.057   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.839      ;
; 996.068   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.830      ;
; 996.070   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.828      ;
; 996.077   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.821      ;
; 996.085   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.809      ;
; 996.090   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.804      ;
; 996.115   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.779      ;
; 996.138   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.756      ;
; 996.167   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.729      ;
; 996.171   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.727      ;
; 996.186   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.712      ;
; 996.195   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.703      ;
; 996.231   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.663      ;
; 996.232   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.666      ;
; 996.241   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.655      ;
; 996.248   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.650      ;
; 996.256   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.638      ;
; 996.272   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.626      ;
; 996.287   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.611      ;
; 996.289   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.609      ;
; 996.299   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.599      ;
; 996.303   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.595      ;
; 996.314   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.580      ;
; 996.320   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.576      ;
; 996.325   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.569      ;
; 996.333   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.561      ;
; 996.339   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.559      ;
; 996.355   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.543      ;
; 996.365   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.529      ;
; 996.365   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.533      ;
; 996.367   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.527      ;
; 996.372   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.526      ;
; 996.396   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.502      ;
; 996.407   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.491      ;
; 996.427   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.471      ;
; 996.427   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.467      ;
; 996.447   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.451      ;
; 996.462   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.436      ;
; 996.467   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.427      ;
; 996.511   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.383      ;
; 996.514   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.384      ;
; 996.535   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.363      ;
; 996.546   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.352      ;
; 996.568   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.326      ;
; 996.571   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.327      ;
; 996.572   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.324      ;
; 996.590   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.308      ;
; 996.594   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.300      ;
; 996.601   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.297      ;
; 996.642   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.256      ;
; 996.689   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.207      ;
; 996.714   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 3.182      ;
; 996.747   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.151      ;
; 996.761   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.133      ;
; 997.415   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 2.481      ;
; 997.456   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 2.440      ;
; 997.522   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.041      ; 2.374      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[12]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[13]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[14]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[15]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.472      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[16]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[17]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[18]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[19]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[20]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[21]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[22]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[23]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[24]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[25]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[26]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
; 99995.481 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[27]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.060     ; 4.454      ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 996.175 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.764      ;
; 996.175 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.764      ;
; 996.175 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.764      ;
; 996.175 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.764      ;
; 996.175 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.764      ;
; 996.183 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.756      ;
; 996.183 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.756      ;
; 996.183 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.756      ;
; 996.183 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.756      ;
; 996.183 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.756      ;
; 996.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.730      ;
; 996.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.730      ;
; 996.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.730      ;
; 996.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.730      ;
; 996.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.730      ;
; 996.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.730      ;
; 996.217 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.722      ;
; 996.217 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.722      ;
; 996.217 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.722      ;
; 996.217 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.722      ;
; 996.217 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.722      ;
; 996.217 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.722      ;
; 996.323 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.616      ;
; 996.323 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.616      ;
; 996.323 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.616      ;
; 996.323 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.616      ;
; 996.323 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.616      ;
; 996.339 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.600      ;
; 996.339 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.600      ;
; 996.339 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.600      ;
; 996.339 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.600      ;
; 996.339 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.600      ;
; 996.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.582      ;
; 996.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.582      ;
; 996.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.582      ;
; 996.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.582      ;
; 996.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.582      ;
; 996.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.582      ;
; 996.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.578      ;
; 996.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.578      ;
; 996.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.578      ;
; 996.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.578      ;
; 996.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.578      ;
; 996.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.578      ;
; 996.365 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.574      ;
; 996.365 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.574      ;
; 996.365 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.574      ;
; 996.365 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.574      ;
; 996.365 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.574      ;
; 996.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.540      ;
; 996.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.540      ;
; 996.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.540      ;
; 996.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.540      ;
; 996.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.540      ;
; 996.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.540      ;
; 996.406 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.532      ;
; 996.406 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.532      ;
; 996.406 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.532      ;
; 996.406 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.532      ;
; 996.406 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.532      ;
; 996.406 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.532      ;
; 996.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.518      ;
; 996.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.518      ;
; 996.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.518      ;
; 996.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.518      ;
; 996.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.518      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.479      ;
; 996.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.472      ;
; 996.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.472      ;
; 996.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.472      ;
; 996.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.472      ;
; 996.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.472      ;
; 996.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.457      ;
; 996.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.457      ;
; 996.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.457      ;
; 996.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.457      ;
; 996.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.457      ;
; 996.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.457      ;
; 996.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.450      ;
; 996.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.450      ;
; 996.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.450      ;
; 996.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.450      ;
; 996.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.450      ;
; 996.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.057     ; 3.450      ;
; 996.494 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.445      ;
; 996.494 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.445      ;
; 996.494 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.445      ;
; 996.494 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.445      ;
; 996.494 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.445      ;
; 996.494 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.445      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.421      ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.419 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.419 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.429 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.648      ;
; 0.430 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.477 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.697      ;
; 0.477 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.697      ;
; 0.478 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.480 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.700      ;
; 0.499 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.718      ;
; 0.520 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.530 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.532 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.751      ;
; 0.538 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.757      ;
; 0.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.545 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.551 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.553 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.774      ;
; 0.554 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.782      ;
; 0.561 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.782      ;
; 0.563 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.783      ;
; 0.564 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.784      ;
; 0.565 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.786      ;
; 0.569 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.574 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.795      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.610 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.613 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.832      ;
; 0.629 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.848      ;
; 0.632 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.851      ;
; 0.642 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.861      ;
; 0.649 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.868      ;
; 0.649 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.869      ;
; 0.651 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.871      ;
; 0.653 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.872      ;
; 0.653 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.873      ;
; 0.669 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.888      ;
; 0.676 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.895      ;
; 0.681 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.900      ;
; 0.683 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.901      ;
; 0.689 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.907      ;
; 0.690 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.908      ;
; 0.690 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.908      ;
; 0.692 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.912      ;
; 0.697 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.913      ;
; 0.700 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.920      ;
; 0.719 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.936      ;
; 0.721 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.939      ;
; 0.721 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.938      ;
; 0.725 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.943      ;
; 0.726 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.945      ;
; 0.732 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.949      ;
; 0.737 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.955      ;
; 0.738 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.954      ;
; 0.744 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.962      ;
; 0.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.968      ;
; 0.770 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.987      ;
; 0.772 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.989      ;
; 0.775 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.993      ;
; 0.783 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.000      ;
; 0.783 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.003      ;
; 0.785 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.006      ;
; 0.786 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.005      ;
; 0.787 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.007      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.358 ; subsistema_1:inst4|fstate.Pared_Izq         ; subsistema_1:inst4|fstate.Pared_Izq     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Sistema_De_Control_Prueba:inst10|fstate     ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.549 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.553 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.569 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; contador_7600:inst7|count[31]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[0]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.581 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.590 ; contador_7600:inst7|fin_contador            ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.614 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.832      ;
; 0.650 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.831      ;
; 0.709 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.863      ; 1.889      ;
; 0.718 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 1.899      ;
; 0.818 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.036      ;
; 0.824 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.042      ;
; 0.824 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.042      ;
; 0.839 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.840 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.058      ;
; 0.841 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.842 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.060      ;
; 0.843 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.859 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.887 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.068      ;
; 0.922 ; giro:inst5|fstate.idle                      ; contador_7600:inst7|fin_contador        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.140      ;
; 0.923 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.141      ;
; 0.927 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.864      ; 2.108      ;
; 0.934 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.152      ;
; 0.934 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.152      ;
; 0.936 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.950 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.863      ; 2.130      ;
; 0.951 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.169      ;
; 0.952 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.170      ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk0'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.848 ; 50000.032    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.848 ; 50000.032    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.848 ; 50000.032    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49999.990 ; 49999.990    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Idle|clk                                                    ;
; 49999.990 ; 49999.990    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_Izq|clk                                               ;
; 49999.990 ; 49999.990    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_der|clk                                               ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|fstate|clk                                                        ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.giro_izq|clk                                                ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.idle|clk                                                    ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[0]|clk                                                       ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[10]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[11]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[12]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[13]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[14]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[15]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[16]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[17]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[18]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[19]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[1]|clk                                                       ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[20]|clk                                                      ;
; 49999.992 ; 49999.992    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[21]|clk                                                      ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 3.318 ; 3.761 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 6.235 ; 6.779 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 2.160 ; 2.272 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 5.611 ; 6.146 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -2.608 ; -3.031 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -3.052 ; -3.506 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.549 ; -1.659 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -3.516 ; -3.982 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 6.639 ; 6.695 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 7.303 ; 7.298 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 6.082 ; 6.172 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 4.735 ; 4.676 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 3.921 ; 3.940 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 4.345 ; 4.306 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.691 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.689 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.651 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.649 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 4.883 ; 4.986 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 6.530 ; 6.427 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 5.474 ; 5.548 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 3.888 ; 3.864 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 3.413 ; 3.430 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 3.819 ; 3.783 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.242 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.240 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.203 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.201 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 8.017 ;    ;    ; 8.505 ;
; areset     ; M0I         ; 8.680 ;    ;    ; 9.083 ;
; areset     ; M1I         ; 8.635 ;    ;    ; 9.093 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.742 ;    ;    ; 8.215 ;
; areset     ; M0I         ; 8.378 ;    ;    ; 8.769 ;
; areset     ; M1I         ; 8.337 ;    ;    ; 8.779 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 243.25 MHz ; 243.25 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 288.6 MHz  ; 288.6 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 995.998 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 996.535 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.311 ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+----------------------------------------------------+-----------+---------------+
; Clock                                              ; Slack     ; End Point TNS ;
+----------------------------------------------------+-----------+---------------+
; clk0                                               ; 9.817     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 499.743   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 49999.747 ; 0.000         ;
+----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                   ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 995.998   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.885      ;
; 996.013   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.870      ;
; 996.194   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.689      ;
; 996.209   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.674      ;
; 996.214   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.671      ;
; 996.221   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.664      ;
; 996.270   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.613      ;
; 996.299   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.586      ;
; 996.325   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.558      ;
; 996.340   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.543      ;
; 996.353   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.530      ;
; 996.378   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.503      ;
; 996.385   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.496      ;
; 996.405   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.476      ;
; 996.411   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.474      ;
; 996.412   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.469      ;
; 996.418   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.467      ;
; 996.427   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.458      ;
; 996.462   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.419      ;
; 996.466   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.417      ;
; 996.478   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.403      ;
; 996.489   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.392      ;
; 996.496   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.389      ;
; 996.522   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.359      ;
; 996.549   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.334      ;
; 996.559   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.326      ;
; 996.566   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.319      ;
; 996.590   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.295      ;
; 996.591   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.292      ;
; 996.592   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.289      ;
; 996.594   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.291      ;
; 996.608   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.277      ;
; 996.619   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.262      ;
; 996.624   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.261      ;
; 996.644   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.241      ;
; 996.649   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.236      ;
; 996.663   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.222      ;
; 996.674   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.207      ;
; 996.674   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.211      ;
; 996.678   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.205      ;
; 996.686   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.195      ;
; 996.688   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.197      ;
; 996.693   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.188      ;
; 996.703   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.182      ;
; 996.712   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.173      ;
; 996.718   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.163      ;
; 996.724   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.157      ;
; 996.743   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.142      ;
; 996.744   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.141      ;
; 996.752   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.133      ;
; 996.770   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.111      ;
; 996.772   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.113      ;
; 996.798   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.087      ;
; 996.805   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.076      ;
; 996.823   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.062      ;
; 996.849   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 3.032      ;
; 996.862   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.023      ;
; 996.874   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.011      ;
; 996.900   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.985      ;
; 996.900   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 2.981      ;
; 996.902   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.983      ;
; 996.917   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.968      ;
; 996.920   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 2.961      ;
; 996.926   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.957      ;
; 996.942   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.943      ;
; 997.007   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.876      ;
; 997.034   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.849      ;
; 997.051   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.026      ; 2.830      ;
; 997.057   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.828      ;
; 997.648   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.235      ;
; 997.703   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.180      ;
; 997.728   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.155      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[12]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[13]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[14]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.889 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[15]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 4.051      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[16]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[17]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[18]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[19]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[20]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[21]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[22]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[23]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[24]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[25]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[26]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
; 99995.903 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[27]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 4.039      ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 996.535 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.409      ;
; 996.535 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.409      ;
; 996.535 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.409      ;
; 996.535 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.409      ;
; 996.535 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.409      ;
; 996.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.401      ;
; 996.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.401      ;
; 996.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.401      ;
; 996.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.401      ;
; 996.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.401      ;
; 996.576 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.370      ;
; 996.576 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.370      ;
; 996.576 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.370      ;
; 996.576 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.370      ;
; 996.576 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.370      ;
; 996.576 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.370      ;
; 996.584 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.362      ;
; 996.584 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.362      ;
; 996.584 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.362      ;
; 996.584 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.362      ;
; 996.584 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.362      ;
; 996.584 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.362      ;
; 996.661 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.283      ;
; 996.661 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.283      ;
; 996.661 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.283      ;
; 996.661 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.283      ;
; 996.661 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.283      ;
; 996.697 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.247      ;
; 996.697 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.247      ;
; 996.697 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.247      ;
; 996.697 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.247      ;
; 996.697 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.247      ;
; 996.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.244      ;
; 996.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.244      ;
; 996.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.244      ;
; 996.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.244      ;
; 996.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.244      ;
; 996.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.244      ;
; 996.710 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.234      ;
; 996.710 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.234      ;
; 996.710 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.234      ;
; 996.710 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.234      ;
; 996.710 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.234      ;
; 996.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.231      ;
; 996.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.231      ;
; 996.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.231      ;
; 996.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.231      ;
; 996.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.231      ;
; 996.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.231      ;
; 996.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.195      ;
; 996.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.195      ;
; 996.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.195      ;
; 996.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.195      ;
; 996.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.195      ;
; 996.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.195      ;
; 996.773 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.170      ;
; 996.773 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.170      ;
; 996.773 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.170      ;
; 996.773 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.170      ;
; 996.773 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.170      ;
; 996.781 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.164      ;
; 996.781 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.164      ;
; 996.781 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.164      ;
; 996.781 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.164      ;
; 996.781 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.164      ;
; 996.781 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.164      ;
; 996.789 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.155      ;
; 996.789 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.155      ;
; 996.789 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.155      ;
; 996.789 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.155      ;
; 996.789 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.155      ;
; 996.799 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.145      ;
; 996.799 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.145      ;
; 996.799 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.145      ;
; 996.799 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.145      ;
; 996.799 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.051     ; 3.145      ;
; 996.817 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.129      ;
; 996.817 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.129      ;
; 996.817 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.129      ;
; 996.817 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.129      ;
; 996.817 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.129      ;
; 996.817 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.129      ;
; 996.830 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.116      ;
; 996.830 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.116      ;
; 996.830 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.116      ;
; 996.830 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.116      ;
; 996.830 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.116      ;
; 996.830 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.049     ; 3.116      ;
; 996.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.110      ;
; 996.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.110      ;
; 996.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.110      ;
; 996.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.110      ;
; 996.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.052     ; 3.110      ;
; 996.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.094      ;
; 996.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.094      ;
; 996.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.094      ;
; 996.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.094      ;
; 996.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.094      ;
; 996.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.094      ;
; 996.858 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.084      ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.356 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.557      ;
; 0.360 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.560      ;
; 0.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.362 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.362 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.373 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.573      ;
; 0.374 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.574      ;
; 0.374 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.574      ;
; 0.379 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.579      ;
; 0.380 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.579      ;
; 0.384 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.583      ;
; 0.431 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.434 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.450 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.649      ;
; 0.478 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.677      ;
; 0.484 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.684      ;
; 0.487 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.687      ;
; 0.487 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.687      ;
; 0.489 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.489 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.492 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.492 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.495 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.498 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.709      ;
; 0.510 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.513 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.714      ;
; 0.513 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.714      ;
; 0.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.717      ;
; 0.518 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.530 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.731      ;
; 0.540 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.740      ;
; 0.552 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.751      ;
; 0.562 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.762      ;
; 0.569 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.768      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.776      ;
; 0.579 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.779      ;
; 0.579 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.778      ;
; 0.580 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.779      ;
; 0.585 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.785      ;
; 0.588 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.787      ;
; 0.602 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.607 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.807      ;
; 0.609 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.808      ;
; 0.620 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.819      ;
; 0.627 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.826      ;
; 0.627 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.826      ;
; 0.630 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.831      ;
; 0.632 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.831      ;
; 0.636 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.835      ;
; 0.643 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.840      ;
; 0.647 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.847      ;
; 0.657 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.658 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.855      ;
; 0.660 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.859      ;
; 0.660 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.857      ;
; 0.672 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.870      ;
; 0.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.870      ;
; 0.676 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.873      ;
; 0.679 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.878      ;
; 0.687 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.885      ;
; 0.700 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.898      ;
; 0.709 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.906      ;
; 0.711 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.908      ;
; 0.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.913      ;
; 0.718 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.915      ;
; 0.720 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.921      ;
; 0.721 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.922      ;
; 0.722 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.923      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.312 ; Sistema_De_Control_Prueba:inst10|fstate     ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; subsistema_1:inst4|fstate.Pared_Izq         ; subsistema_1:inst4|fstate.Pared_Izq     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.493 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.497 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.510 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[0]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[31]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.527 ; contador_7600:inst7|fin_contador            ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.544 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.743      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.636      ;
; 0.632 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.691      ;
; 0.665 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.753      ; 1.722      ;
; 0.731 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.930      ;
; 0.737 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.936      ;
; 0.739 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.745 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.752 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.953      ;
; 0.752 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.969      ;
; 0.768 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.816 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.875      ;
; 0.825 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; giro:inst5|fstate.idle                      ; contador_7600:inst7|fin_contador        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.025      ;
; 0.828 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.833 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 0.835 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.034      ;
; 0.841 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.042      ;
; 0.841 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk0'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.747 ; 49999.963    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.749 ; 49999.965    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.853 ; 50000.037    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.853 ; 50000.037    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.853 ; 50000.037    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.853 ; 50000.037    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|fstate|clk                                                        ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.giro_izq|clk                                                ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.idle|clk                                                    ;
; 49999.987 ; 49999.987    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|fin_contador|clk                                                   ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Idle|clk                                                    ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_Izq|clk                                               ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_der|clk                                               ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[16]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[17]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[18]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[19]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[20]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[21]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[22]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[23]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[24]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[25]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[26]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[27]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[28]|clk                                                      ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 2.861 ; 3.219 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 5.523 ; 5.934 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.899 ; 2.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 4.929 ; 5.373 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -2.233 ; -2.577 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -2.638 ; -2.983 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.353 ; -1.481 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -3.053 ; -3.403 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 6.033 ; 5.998 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 6.650 ; 6.623 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 5.516 ; 5.578 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 4.258 ; 4.236 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 3.552 ; 3.550 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 3.933 ; 3.911 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.433 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.431 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.396 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.394 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 4.415 ; 4.463 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 5.926 ; 5.872 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 4.959 ; 5.011 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 3.492 ; 3.510 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 3.089 ; 3.087 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 3.454 ; 3.433 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.023 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.021 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.987 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.985 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.133 ;    ;    ; 7.469 ;
; areset     ; M0I         ; 7.748 ;    ;    ; 8.073 ;
; areset     ; M1I         ; 7.703 ;    ;    ; 8.041 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 6.879 ;    ;    ; 7.205 ;
; areset     ; M0I         ; 7.470 ;    ;    ; 7.786 ;
; areset     ; M1I         ; 7.426 ;    ;    ; 7.756 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 997.400 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 997.868 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+----------------------------------------------------+-----------+---------------+
; Clock                                              ; Slack     ; End Point TNS ;
+----------------------------------------------------+-----------+---------------+
; clk0                                               ; 9.587     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 499.781   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 49999.784 ; 0.000         ;
+----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                   ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 997.400   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.484      ;
; 997.414   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.470      ;
; 997.535   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.349      ;
; 997.549   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.335      ;
; 997.574   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.310      ;
; 997.629   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.257      ;
; 997.631   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.255      ;
; 997.673   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.213      ;
; 997.686   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.198      ;
; 997.694   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.189      ;
; 997.694   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.190      ;
; 997.695   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.188      ;
; 997.700   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.184      ;
; 997.709   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.175      ;
; 997.710   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.173      ;
; 997.711   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.172      ;
; 997.733   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.153      ;
; 997.754   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.129      ;
; 997.764   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.122      ;
; 997.766   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.120      ;
; 997.770   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.113      ;
; 997.782   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.101      ;
; 997.808   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.078      ;
; 997.815   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.068      ;
; 997.829   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.055      ;
; 997.830   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.053      ;
; 997.832   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.054      ;
; 997.834   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.052      ;
; 997.834   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.052      ;
; 997.846   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 2.037      ;
; 997.860   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 2.024      ;
; 997.863   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.023      ;
; 997.868   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.018      ;
; 997.873   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.013      ;
; 997.884   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.999      ;
; 997.884   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.002      ;
; 997.885   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.998      ;
; 997.893   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.993      ;
; 997.894   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.992      ;
; 997.896   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.990      ;
; 997.903   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.981      ;
; 997.917   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.966      ;
; 997.927   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.959      ;
; 997.930   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.956      ;
; 997.931   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.955      ;
; 997.937   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.949      ;
; 997.941   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.942      ;
; 997.944   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.939      ;
; 997.947   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.939      ;
; 997.950   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.933      ;
; 997.966   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.920      ;
; 997.968   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.918      ;
; 997.977   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.906      ;
; 997.987   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.899      ;
; 998.005   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.878      ;
; 998.014   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.870      ;
; 998.020   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.863      ;
; 998.028   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.858      ;
; 998.029   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.857      ;
; 998.030   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.856      ;
; 998.034   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.852      ;
; 998.043   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.843      ;
; 998.045   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.841      ;
; 998.055   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.831      ;
; 998.076   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.807      ;
; 998.112   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.772      ;
; 998.128   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.756      ;
; 998.132   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.036      ; 1.751      ;
; 998.144   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.742      ;
; 998.501   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.383      ;
; 998.517   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.367      ;
; 998.567   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.037      ; 1.317      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[12]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[13]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[14]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.443 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[15]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.507      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[16]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[17]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[18]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[19]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[20]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[21]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[22]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[23]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[24]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[25]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[26]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
; 99997.445 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[27]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.506      ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 997.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.086      ;
; 997.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.086      ;
; 997.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.086      ;
; 997.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.086      ;
; 997.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.086      ;
; 997.874 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.080      ;
; 997.874 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.080      ;
; 997.874 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.080      ;
; 997.874 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.080      ;
; 997.874 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.080      ;
; 997.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.078      ;
; 997.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.078      ;
; 997.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.078      ;
; 997.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.078      ;
; 997.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.078      ;
; 997.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.078      ;
; 997.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.072      ;
; 997.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.072      ;
; 997.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.072      ;
; 997.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.072      ;
; 997.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.072      ;
; 997.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.072      ;
; 997.926 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.028      ;
; 997.926 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.028      ;
; 997.926 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.028      ;
; 997.926 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.028      ;
; 997.926 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.028      ;
; 997.926 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.028      ;
; 997.936 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.017      ;
; 997.936 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.017      ;
; 997.936 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.017      ;
; 997.936 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.017      ;
; 997.936 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 2.017      ;
; 997.942 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.012      ;
; 997.942 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.012      ;
; 997.942 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.012      ;
; 997.942 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.012      ;
; 997.942 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.012      ;
; 997.948 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.007      ;
; 997.948 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.007      ;
; 997.948 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.007      ;
; 997.948 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.007      ;
; 997.948 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.007      ;
; 997.948 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 2.007      ;
; 997.953 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.001      ;
; 997.953 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.001      ;
; 997.953 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.001      ;
; 997.953 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.001      ;
; 997.953 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 2.001      ;
; 997.954 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.999      ;
; 997.954 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.999      ;
; 997.954 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.999      ;
; 997.954 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.999      ;
; 997.954 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.999      ;
; 997.960 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.994      ;
; 997.960 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.994      ;
; 997.960 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.994      ;
; 997.960 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.994      ;
; 997.960 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.994      ;
; 997.960 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.994      ;
; 997.962 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.993      ;
; 997.962 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.993      ;
; 997.962 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.993      ;
; 997.962 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.993      ;
; 997.962 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.993      ;
; 997.962 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.993      ;
; 997.984 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.970      ;
; 997.984 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.970      ;
; 997.984 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.970      ;
; 997.984 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.970      ;
; 997.984 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.970      ;
; 997.993 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.962      ;
; 997.993 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.962      ;
; 997.993 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.962      ;
; 997.993 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.962      ;
; 997.993 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.962      ;
; 997.993 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.962      ;
; 998.020 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.934      ;
; 998.020 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.934      ;
; 998.020 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.934      ;
; 998.020 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.934      ;
; 998.020 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.934      ;
; 998.026 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.929      ;
; 998.026 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.929      ;
; 998.026 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.929      ;
; 998.026 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.929      ;
; 998.026 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.929      ;
; 998.026 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.929      ;
; 998.027 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.927      ;
; 998.027 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.927      ;
; 998.027 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.927      ;
; 998.027 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.927      ;
; 998.027 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.927      ;
; 998.036 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.919      ;
; 998.036 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.919      ;
; 998.036 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.919      ;
; 998.036 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.919      ;
; 998.036 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.919      ;
; 998.036 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.032     ; 1.919      ;
; 998.046 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.907      ;
+---------+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.186 ; Sistema_De_Control_Prueba:inst10|fstate     ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; subsistema_1:inst4|fstate.Pared_Izq         ; subsistema_1:inst4|fstate.Pared_Izq     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 0.982      ;
; 0.237 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.015      ;
; 0.248 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.026      ;
; 0.292 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.302 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; contador_7600:inst7|count[31]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[0]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; contador_7600:inst7|fin_contador            ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.328 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.331 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.109      ;
; 0.342 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.120      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.136      ;
; 0.386 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.164      ;
; 0.399 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.177      ;
; 0.408 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.186      ;
; 0.419 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.197      ;
; 0.441 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.443 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.450 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.235      ;
; 0.457 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.237      ;
; 0.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.472 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 1.252      ;
; 0.481 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 1.259      ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.219 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.223 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.226 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.226 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.229 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.235 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.263 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.267 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.273 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.278 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.293 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.327 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.332 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.454      ;
; 0.336 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.345 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.348 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.353 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.353 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.354 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.356 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.477      ;
; 0.356 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.360 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.483      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
; 0.366 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.369 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.371 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.376 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.378 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.515      ;
; 0.396 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.400 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.520      ;
; 0.409 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.529      ;
; 0.411 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.533      ;
; 0.412 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.534      ;
; 0.412 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.534      ;
; 0.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.535      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk0'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                  ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------+
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq              ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                  ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der     ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]           ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]            ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]           ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]            ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle          ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq     ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der     ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador        ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq              ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                  ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Idle|clk                   ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_Izq|clk              ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_der|clk              ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[0]|clk                      ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[10]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[11]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[12]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[13]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[14]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[15]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[16]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[17]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[18]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[19]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[1]|clk                      ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[20]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[21]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[22]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[23]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[24]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[25]|clk                     ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[26]|clk                     ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 1.918 ; 2.522 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 3.555 ; 4.261 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.303 ; 1.568 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 3.271 ; 3.885 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -1.505 ; -2.093 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -1.742 ; -2.363 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -0.940 ; -1.209 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -2.040 ; -2.676 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 3.847 ; 4.041 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 4.242 ; 4.487 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 3.517 ; 3.721 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 2.785 ; 2.667 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 2.270 ; 2.337 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 2.606 ; 2.506 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 1.577 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 1.575 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.606 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.603 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 2.826 ; 2.971 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 3.831 ; 3.881 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 3.156 ; 3.343 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 2.289 ; 2.198 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 1.964 ; 2.029 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 2.286 ; 2.190 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 1.304 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 1.302 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.333 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.330 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.656 ;    ;    ; 5.379 ;
; areset     ; M0I         ; 5.049 ;    ;    ; 5.808 ;
; areset     ; M1I         ; 5.001 ;    ;    ; 5.768 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.492 ;    ;    ; 5.204 ;
; areset     ; M0I         ; 4.870 ;    ;    ; 5.616 ;
; areset     ; M1I         ; 4.825 ;    ;    ; 5.578 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 995.520 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  clk0                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0] ; 995.520 ; 0.186 ; N/A      ; N/A     ; 49999.747           ;
;  inst|altpll_component|auto_generated|pll1|clk[0]   ; 996.175 ; 0.186 ; N/A      ; N/A     ; 499.743             ;
; Design-wide TNS                                     ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk0                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 3.318 ; 3.761 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 6.235 ; 6.779 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 2.160 ; 2.272 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 5.611 ; 6.146 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -1.505 ; -2.093 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -1.742 ; -2.363 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -0.940 ; -1.209 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -2.040 ; -2.676 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 6.639 ; 6.695 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 7.303 ; 7.298 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 6.082 ; 6.172 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 4.735 ; 4.676 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 3.921 ; 3.940 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 4.345 ; 4.306 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.691 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.689 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.651 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.649 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 2.826 ; 2.971 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 3.831 ; 3.881 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 3.156 ; 3.343 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 2.289 ; 2.198 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 1.964 ; 2.029 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 2.286 ; 2.190 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 1.304 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 1.302 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.333 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.330 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 8.017 ;    ;    ; 8.505 ;
; areset     ; M0I         ; 8.680 ;    ;    ; 9.083 ;
; areset     ; M1I         ; 8.635 ;    ;    ; 9.093 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.492 ;    ;    ; 5.204 ;
; areset     ; M0I         ; 4.870 ;    ;    ; 5.616 ;
; areset     ; M1I         ; 4.825 ;    ;    ; 5.578 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; veld          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; veli          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sensor_Frente           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1536     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 282      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst|altpll_component|auto_generated|pll1|clk[0]   ; 976      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1536     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 282      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst|altpll_component|auto_generated|pll1|clk[0]   ; 976      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 80    ; 80   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 15 14:03:23 2024
Info: Command: quartus_sta ADC_tutorial -c ADC_tutorial
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC_tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk0 clk0
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst17|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst17|altpll_component|auto_generated|pll1|clk[0]} {inst17|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 995.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   995.520         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   996.175         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clk0 
    Info (332119):   499.745         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.751         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 995.998
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   995.998         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   996.535         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.817         0.000 clk0 
    Info (332119):   499.743         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.747         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 997.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   997.400         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   997.868         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clk0 
    Info (332119):   499.781         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.784         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4622 megabytes
    Info: Processing ended: Fri Nov 15 14:03:25 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


