//###############################################################################
//# WbXbc - Manual - Bibliography                                               #
//###############################################################################
//#    Copyright 2018 Dirk Heisswolf                                            #
//#    This file is part of the WbXbc project.                                  #
//#                                                                             #
//#    WbXbc is free software: you can redistribute it and/or modify            #
//#    it under the terms of the GNU General Public License as published by     #
//#    the Free Software Foundation, either version 3 of the License, or        #
//#    (at your option) any later version.                                      #
//#                                                                             #
//#    WbXbc is distributed in the hope that it will be useful,                 #
//#    but WITHOUT ANY WARRANTY; without even the implied warranty of           #
//#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            #
//#    GNU General Public License for more details.                             #
//#                                                                             #
//#    You should have received a copy of the GNU General Public License        #
//#    along with WbXbc.  If not, see <http://www.gnu.org/licenses/>.           #
//###############################################################################
//# Version History:                                                            #
//#   August 7, 2018                                                            #
//#      - Initial release                                                      #
//#   October 29, 2018                                                          #
//#      - added Verilator, SymbiYosis, and Verilog-Perl                        #
//###############################################################################

@BOOKLET{wishbone,
	title =	{Wishbone B4},
	subtitle = {WISHBONE System-on-Chip (SoC)Interconnection Architecture for Portable IP Cores},
	institution = {Open Cores},
	year =	 {2010},
	howpublished = "\url{http://cdn.opencores.org/downloads/wbspec_b4.pdf}",
	url = "\url{http://cdn.opencores.org/downloads/wbspec_b4.pdf}"
}

@MISC{verilator,
	author = {Wilson Snyder},
	title = {Verilator},
	howpublished = "\url{http://www.veripool.org/verilator}"
}

@MISC{iverilog,
	author = {Stephen Williams},
	title = {Icarus Verilog},
	howpublished = "\url{http://iverilog.icarus.com}"
}

@MISC{yosys,
	author = {Clifford Wolf},
	title = {Yosys Open SYnthesis Suite},
	howpublished = "\url{http://www.clifford.at/yosys}"
}

@MISC{sby,
	author = {Clifford Wolf},
	title = {SymbiYosys},
	subtitle = {Front-end for Yosys-based formal verification flows},
	howpublished = "\url{https://github.com/cliffordwolf/SymbiYosys}"
}

@MISC{gtkwave,
	author = {BSI},
	title = {GTKWave},
	howpublished = "\url{http://gtkwave.sourceforge.net}"
}

@MISC{vperl,
	author = {Wilson Snyder},
	title = {Verilog-Perl},
	howpublished = "\url{http://www.veripool.org/verilog-perl}"
}
