Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Programmi/Vivado2023.1/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_systemS_behav xil_defaultlib.tb_systemS -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [D:/Scuola/Anno 2024-2025/Architettura dei Sistemi Digitali/Elaborato/exe-10/exe-10.srcs/sources_1/new/system_S.vhd:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.generic_counter [\generic_counter(n=8,m=3)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_rom [\generic_rom(n=8,addr_len=3)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_shiftreg [\generic_shiftreg(n=10)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_counter [\generic_counter(n=10)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_A [uart_a_default]
Compiling architecture behavioral of entity xil_defaultlib.unit_A [unit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_mem [\generic_mem(n=8,addr_len=3)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_shiftreg [generic_shiftreg_default]
Compiling architecture behavioral of entity xil_defaultlib.generic_counter [\generic_counter(n=9)\]
Compiling architecture behavioral of entity xil_defaultlib.generic_counter [\generic_counter(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_B [uart_b_default]
Compiling architecture behavioral of entity xil_defaultlib.unit_B [unit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.system_S [system_s_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_systems
Built simulation snapshot tb_systemS_behav
