`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 21.03.2024 01:15:09
// Design Name: 
// Module Name: four_to_one_mux_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module four_to_one_mux_tb(
    );
        logic [3:0] D;
    logic [1:0] S;
    logic Y;
    four_to_one_mux uud(D,S,Y);
    initial begin
        D[3] = 0; D[2] = 0; D[1] = 0; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[1] = 1; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[2] = 1; D[1] = 0; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[1] = 1; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[3] = 1; D[2] = 0; D[1] = 0; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[1] = 1; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[2] = 1; D[1] = 0; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[1] = 1; D[0] = 0; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
        D[0] = 1; S[1] = 0; S[0] = 0; #20;
        S[0] = 1; #20;
        S[1] = 1; S[0] = 0; #20;
        S[0] = 1; #20;
end
endmodule


