VHDL Ide

# WIP
This project is still in preprepre-alpha so dont expect too much

## Working:
* File editing, opening and saving
* Logging
* Compiling and Simulating

##TODO:
* Syntax highlighting 
* UI improvement 
* Documentation

# Requiremenst
* This program uses nvc as vhdl compiler/simulator
* This program uses gtkwave to view wavefiles

# Installing
* $ ./autogen.sh
* $ ./configure
* $ make

