Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600spi_v2_00_a/devl/projnav/TB_spi_slave_interface_isim_beh.exe -prj Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600spi_v2_00_a/devl/projnav/TB_spi_slave_interface_beh.prj work.TB_spi_slave_interface 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600spi_v2_00_a/devl/projnav/../../hdl/vhdl/rising_edge_detector.vhd" into library work
Parsing VHDL file "Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600spi_v2_00_a/devl/projnav/../../hdl/vhdl/spi_slave_interface.vhd" into library work
Parsing VHDL file "Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600spi_v2_00_a/devl/projnav/../../hdl/vhdl/TB_spi_slave_interface.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 72184 KB
Fuse CPU Usage: 200 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling architecture behavioral of entity rising_edge_detector [rising_edge_detector_default]
Compiling architecture arch of entity spi_slave_interface [spi_slave_interface_default]
Compiling architecture behavior of entity tb_spi_slave_interface
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable Z:/SysEmp/ProyectoFinal/ProyectoFinalSDE/Proyecto/pcores/digilentspartan3e1600spi_v2_00_a/devl/projnav/TB_spi_slave_interface_isim_beh.exe
Fuse Memory Usage: 77820 KB
Fuse CPU Usage: 260 ms
