{"vcs1":{"timestamp_begin":1739957939.583413498, "rt":3.71, "ut":3.51, "st":0.14}}
{"vcselab":{"timestamp_begin":1739957943.374013014, "rt":0.25, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1739957943.684121921, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739957939.286042536}
{"VCS_COMP_START_TIME": 1739957939.286042536}
{"VCS_COMP_END_TIME": 1739957943.992185263}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287852}}
{"vcselab": {"peak_mem": 150360}}
