library ieee;
use ieee.std_logic_1164.all;

entity circuit2 is

port(i_CLK : in std_logic;
          o_X : out  std_logic;
			 o_Y : out std_logic;
			 o_Z : out std_logic);
end circuit2;

architecture arch_1 of circuit2 is
type t_STATE is (t_X, t_Y, t_Z);
signal w_STATE_REG : t_STATE;
signal w_NEXT_STATE : t_STATE

begin


end arch_1;
