// Seed: 2434229628
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  integer id_2;
  supply0 id_3;
  supply1 id_4 = 1'b0;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  initial begin
    id_2 = 1;
    id_3 <= 1 + 1;
  end
  tri1 id_6 = 1;
  assign id_4 = id_5;
  module_0(
      id_6
  );
endmodule
