[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitSelectSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 106
LIB: work
FILE: ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv
n<> u<105> t<Top_level_rule> c<1> l<2:1> el<10:1>
  n<> u<1> t<Null_rule> p<105> s<104> l<2:1> el<2:1>
  n<> u<104> t<Source_text> p<105> c<103> l<2:1> el<9:10>
    n<> u<103> t<Description> p<104> c<102> l<2:1> el<9:10>
      n<> u<102> t<Module_declaration> p<103> c<14> l<2:1> el<9:10>
        n<> u<14> t<Module_ansi_header> p<102> c<2> s<43> l<2:1> el<2:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<2:11> el<2:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<2:11> el<2:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<2:12> el<2:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<2:12> el<2:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<2:12> el<2:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<2:19> el<2:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<2:19> el<2:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<2:19> el<2:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<2:19> el<2:22>
              n<o> u<11> t<STRING_CONST> p<12> l<2:23> el<2:24>
        n<> u<43> t<Non_port_module_item> p<102> c<42> s<75> l<3:4> el<5:19>
          n<> u<42> t<Module_or_generate_item> p<43> c<41> l<3:4> el<5:19>
            n<> u<41> t<Module_common_item> p<42> c<40> l<3:4> el<5:19>
              n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<3:4> el<5:19>
                n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<3:4> el<5:19>
                  n<> u<38> t<Data_declaration> p<39> c<37> l<3:4> el<5:19>
                    n<> u<37> t<Type_declaration> p<38> c<35> l<3:4> el<5:19>
                      n<> u<35> t<Data_type> p<37> c<16> s<36> l<3:12> el<5:5>
                        n<> u<16> t<Struct_union> p<35> c<15> s<17> l<3:12> el<3:18>
                          n<> u<15> t<Struct_keyword> p<16> l<3:12> el<3:18>
                        n<> u<17> t<Packed_keyword> p<35> s<34> l<3:19> el<3:25>
                        n<> u<34> t<Struct_union_member> p<35> c<30> l<4:7> el<4:25>
                          n<> u<30> t<Data_type_or_void> p<34> c<29> s<33> l<4:7> el<4:18>
                            n<> u<29> t<Data_type> p<30> c<18> l<4:7> el<4:18>
                              n<> u<18> t<IntVec_TypeLogic> p<29> s<28> l<4:7> el<4:12>
                              n<> u<28> t<Packed_dimension> p<29> c<27> l<4:13> el<4:18>
                                n<> u<27> t<Constant_range> p<28> c<22> l<4:14> el<4:17>
                                  n<> u<22> t<Constant_expression> p<27> c<21> s<26> l<4:14> el<4:15>
                                    n<> u<21> t<Constant_primary> p<22> c<20> l<4:14> el<4:15>
                                      n<> u<20> t<Primary_literal> p<21> c<19> l<4:14> el<4:15>
                                        n<9> u<19> t<INT_CONST> p<20> l<4:14> el<4:15>
                                  n<> u<26> t<Constant_expression> p<27> c<25> l<4:16> el<4:17>
                                    n<> u<25> t<Constant_primary> p<26> c<24> l<4:16> el<4:17>
                                      n<> u<24> t<Primary_literal> p<25> c<23> l<4:16> el<4:17>
                                        n<0> u<23> t<INT_CONST> p<24> l<4:16> el<4:17>
                          n<> u<33> t<Variable_decl_assignment_list> p<34> c<32> l<4:19> el<4:24>
                            n<> u<32> t<Variable_decl_assignment> p<33> c<31> l<4:19> el<4:24>
                              n<min_v> u<31> t<STRING_CONST> p<32> l<4:19> el<4:24>
                      n<filter_ctl_t> u<36> t<STRING_CONST> p<37> l<5:6> el<5:18>
        n<> u<75> t<Non_port_module_item> p<102> c<74> s<100> l<7:4> el<7:30>
          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<7:4> el<7:30>
            n<> u<73> t<Module_common_item> p<74> c<72> l<7:4> el<7:30>
              n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<7:4> el<7:30>
                n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<7:4> el<7:30>
                  n<> u<70> t<Data_declaration> p<71> c<69> l<7:4> el<7:30>
                    n<> u<69> t<Variable_declaration> p<70> c<65> l<7:4> el<7:30>
                      n<filter_ctl_t> u<65> t<Data_type> p<69> c<44> s<68> l<7:4> el<7:27>
                        n<filter_ctl_t> u<44> t<STRING_CONST> p<65> s<54> l<7:4> el<7:16>
                        n<> u<54> t<Packed_dimension> p<65> c<53> s<64> l<7:17> el<7:22>
                          n<> u<53> t<Constant_range> p<54> c<48> l<7:18> el<7:21>
                            n<> u<48> t<Constant_expression> p<53> c<47> s<52> l<7:18> el<7:19>
                              n<> u<47> t<Constant_primary> p<48> c<46> l<7:18> el<7:19>
                                n<> u<46> t<Primary_literal> p<47> c<45> l<7:18> el<7:19>
                                  n<1> u<45> t<INT_CONST> p<46> l<7:18> el<7:19>
                            n<> u<52> t<Constant_expression> p<53> c<51> l<7:20> el<7:21>
                              n<> u<51> t<Constant_primary> p<52> c<50> l<7:20> el<7:21>
                                n<> u<50> t<Primary_literal> p<51> c<49> l<7:20> el<7:21>
                                  n<0> u<49> t<INT_CONST> p<50> l<7:20> el<7:21>
                        n<> u<64> t<Packed_dimension> p<65> c<63> l<7:22> el<7:27>
                          n<> u<63> t<Constant_range> p<64> c<58> l<7:23> el<7:26>
                            n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<7:23> el<7:24>
                              n<> u<57> t<Constant_primary> p<58> c<56> l<7:23> el<7:24>
                                n<> u<56> t<Primary_literal> p<57> c<55> l<7:23> el<7:24>
                                  n<2> u<55> t<INT_CONST> p<56> l<7:23> el<7:24>
                            n<> u<62> t<Constant_expression> p<63> c<61> l<7:25> el<7:26>
                              n<> u<61> t<Constant_primary> p<62> c<60> l<7:25> el<7:26>
                                n<> u<60> t<Primary_literal> p<61> c<59> l<7:25> el<7:26>
                                  n<0> u<59> t<INT_CONST> p<60> l<7:25> el<7:26>
                      n<> u<68> t<Variable_decl_assignment_list> p<69> c<67> l<7:28> el<7:29>
                        n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<7:28> el<7:29>
                          n<a> u<66> t<STRING_CONST> p<67> l<7:28> el<7:29>
        n<> u<100> t<Non_port_module_item> p<102> c<99> s<101> l<8:4> el<8:30>
          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<8:4> el<8:30>
            n<> u<98> t<Module_common_item> p<99> c<97> l<8:4> el<8:30>
              n<> u<97> t<Continuous_assign> p<98> c<96> l<8:4> el<8:30>
                n<> u<96> t<Net_assignment_list> p<97> c<95> l<8:11> el<8:29>
                  n<> u<95> t<Net_assignment> p<96> c<90> l<8:11> el<8:29>
                    n<> u<90> t<Net_lvalue> p<95> c<87> s<94> l<8:11> el<8:24>
                      n<> u<87> t<Ps_or_hierarchical_identifier> p<90> c<86> s<89> l<8:11> el<8:24>
                        n<> u<86> t<Hierarchical_identifier> p<87> c<76> l<8:11> el<8:24>
                          n<a> u<76> t<STRING_CONST> p<86> s<80> l<8:11> el<8:12>
                          n<> u<80> t<Constant_expression> p<86> c<79> s<84> l<8:13> el<8:14>
                            n<> u<79> t<Constant_primary> p<80> c<78> l<8:13> el<8:14>
                              n<> u<78> t<Primary_literal> p<79> c<77> l<8:13> el<8:14>
                                n<0> u<77> t<INT_CONST> p<78> l<8:13> el<8:14>
                          n<> u<84> t<Constant_expression> p<86> c<83> s<85> l<8:16> el<8:17>
                            n<> u<83> t<Constant_primary> p<84> c<82> l<8:16> el<8:17>
                              n<> u<82> t<Primary_literal> p<83> c<81> l<8:16> el<8:17>
                                n<0> u<81> t<INT_CONST> p<82> l<8:16> el<8:17>
                          n<min_v> u<85> t<STRING_CONST> p<86> l<8:19> el<8:24>
                      n<> u<89> t<Constant_select> p<90> c<88> l<8:25> el<8:25>
                        n<> u<88> t<Constant_bit_select> p<89> l<8:25> el<8:25>
                    n<> u<94> t<Expression> p<95> c<93> l<8:27> el<8:29>
                      n<> u<93> t<Primary> p<94> c<92> l<8:27> el<8:29>
                        n<> u<92> t<Primary_literal> p<93> c<91> l<8:27> el<8:29>
                          n<> u<91> t<Number_Tick1> p<92> l<8:27> el<8:29>
        n<> u<101> t<ENDMODULE> p<102> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitSelectSelect/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              2
Constant                                               9
ContAssign                                             1
Design                                                 1
HierPath                                               1
Identifier                                             2
IntTypespec                                            2
IntVar                                                 1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
PackedArrayNet                                         1
PackedArrayTypespec                                    1
Port                                                   1
Range                                                  3
RefObj                                                 1
RefTypespec                                            6
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:2:23, endln:2:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:2:19, endln:2:22
      |vpiParent:
      \_IntVar: (work@top.o), line:2:23, endln:2:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_TypedefTypespec: (filter_ctl_t), line:5:6, endln:5:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:
    \_Identifier: (filter_ctl_t)
      |vpiParent:
      \_TypedefTypespec: (filter_ctl_t), line:5:6, endln:5:18
      |vpiName:filter_ctl_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.filter_ctl_t), line:3:12, endln:5:5
      |vpiParent:
      \_TypedefTypespec: (filter_ctl_t), line:5:6, endln:5:18
      |vpiFullName:work@top.filter_ctl_t
      |vpiActual:
      \_StructTypespec: , line:3:12, endln:5:5
  |vpiTypedef:
  \_StructTypespec: , line:3:12, endln:5:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (min_v), line:4:19, endln:4:24
      |vpiParent:
      \_StructTypespec: , line:3:12, endln:5:5
      |vpiName:min_v
      |vpiTypespec:
      \_RefTypespec: (work@top.min_v), line:4:7, endln:4:18
        |vpiParent:
        \_TypespecMember: (min_v), line:4:19, endln:4:24
        |vpiFullName:work@top.min_v
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiRange:
    \_Range: , line:4:13, endln:4:18
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:4:14, endln:4:15
        |vpiParent:
        \_Range: , line:4:13, endln:4:18
        |vpiDecompile:9
        |vpiSize:64
        |UINT:9
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:16, endln:4:17
        |vpiParent:
        \_Range: , line:4:13, endln:4:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiSigned:1
  |vpiTypedef:
  \_PackedArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiRange:
    \_Range: , line:7:17, endln:7:22
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:7:18, endln:7:19
        |vpiParent:
        \_Range: , line:7:17, endln:7:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:20, endln:7:21
        |vpiParent:
        \_Range: , line:7:17, endln:7:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:7:22, endln:7:27
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:7:23, endln:7:24
        |vpiParent:
        \_Range: , line:7:22, endln:7:27
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:25, endln:7:26
        |vpiParent:
        \_Range: , line:7:22, endln:7:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.filter_ctl_t), line:5:6, endln:5:18
      |vpiParent:
      \_PackedArrayTypespec: 
      |vpiName:filter_ctl_t
      |vpiFullName:work@top.filter_ctl_t
      |vpiActual:
      \_TypedefTypespec: (filter_ctl_t), line:5:6, endln:5:18
  |vpiImportTypespec:
  \_TypedefTypespec: (filter_ctl_t), line:5:6, endln:5:18
  |vpiImportTypespec:
  \_StructTypespec: , line:3:12, endln:5:5
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:2:23, endln:2:24
  |vpiImportTypespec:
  \_PackedArrayTypespec: 
  |vpiImportTypespec:
  \_PackedArrayNet: (work@top.a), line:7:28, endln:7:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.filter_ctl_t), line:7:4, endln:7:27
      |vpiParent:
      \_PackedArrayNet: (work@top.a), line:7:28, endln:7:29
      |vpiName:filter_ctl_t
      |vpiFullName:work@top.a.filter_ctl_t
      |vpiActual:
      \_PackedArrayTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_LogicNet: (work@top.a[0]), line:8:13, endln:8:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:a[0]
    |vpiFullName:work@top.a[0]
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.min_v), line:8:19, endln:8:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:min_v
    |vpiFullName:work@top.min_v
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_PackedArrayNet: (work@top.a), line:7:28, endln:7:29
  |vpiNet:
  \_LogicNet: (work@top.a[0]), line:8:13, endln:8:14
  |vpiNet:
  \_LogicNet: (work@top.min_v), line:8:19, endln:8:24
  |vpiPort:
  \_Port: (o), line:2:23, endln:2:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:2:19, endln:2:22
      |vpiParent:
      \_Port: (o), line:2:23, endln:2:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:8:11, endln:8:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
    |vpiRhs:
    \_Constant: , line:8:27, endln:8:29
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:29
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_HierPath: (a[0][0].min_v), line:8:11, endln:8:24
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:29
      |vpiActual:
      \_BitSelect: (a[0]), line:8:11, endln:8:12
        |vpiParent:
        \_HierPath: (a[0][0].min_v), line:8:11, endln:8:24
        |vpiName:a
        |vpiFullName:a[0]
        |vpiActual:
        \_PackedArrayNet: (work@top.a), line:7:28, endln:7:29
        |vpiIndex:
        \_Constant: , line:8:13, endln:8:14
          |vpiParent:
          \_BitSelect: (a[0]), line:8:11, endln:8:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_BitSelect: (a[0][0]), line:8:13, endln:8:14
        |vpiParent:
        \_HierPath: (a[0][0].min_v), line:8:11, endln:8:24
        |vpiName:a[0]
        |vpiFullName:a[0][0]
        |vpiActual:
        \_LogicNet: (work@top.a[0]), line:8:13, endln:8:14
        |vpiIndex:
        \_Constant: , line:8:16, endln:8:17
          |vpiParent:
          \_BitSelect: (a[0][0]), line:8:13, endln:8:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (a[0][0].min_v), line:8:19, endln:8:24
        |vpiParent:
        \_HierPath: (a[0][0].min_v), line:8:11, endln:8:24
        |vpiName:min_v
        |vpiFullName:a[0][0].min_v
        |vpiActual:
        \_LogicNet: (work@top.min_v), line:8:19, endln:8:24
      |vpiName:a[0][0].min_v
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectSelect/dut.sv, line:2:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
