// Seed: 1607641681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output wire id_36;
  inout wire id_35;
  inout wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout uwire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_22 = 1 != id_12;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6,
      id_6,
      id_9,
      id_1,
      id_5,
      id_1,
      id_9,
      id_9,
      id_6,
      id_2,
      id_9,
      id_5,
      id_3,
      id_5,
      id_9,
      id_5,
      id_3,
      id_5,
      id_3,
      id_9,
      id_3,
      id_9,
      id_4,
      id_9,
      id_9,
      id_1,
      id_9,
      id_3,
      id_9,
      id_5,
      id_5,
      id_8
  );
  assign modCall_1.id_22 = 0;
  input wire id_7;
  input wire id_6;
  inout wand id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = !id_7;
  assign id_5 = 1 == 1;
  assign id_4 = id_6;
  assign id_5 = id_2;
  logic [1 : -1] id_10;
  ;
  logic id_11;
  assign id_10[module_1] = 1 ==? 1;
endmodule
