\hypertarget{group___configuration__section__for___c_m_s_i_s}{}\section{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}
\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}~0
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac6a3f185c4640e06443c18b3c8d93f53}{\+\_\+\+\_\+\+C\+M3\+\_\+\+R\+EV}}~0x0200
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}} \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}} \{ \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+I\+R\+Qn}} = -\/14, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+I\+R\+Qn}} = -\/12, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+I\+R\+Qn}} = -\/11, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+I\+R\+Qn}} = -\/10, 
\newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{S\+V\+Call\+\_\+\+I\+R\+Qn}} = -\/5, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+I\+R\+Qn}} = -\/4, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+S\+V\+\_\+\+I\+R\+Qn}} = -\/2, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+I\+R\+Qn}} = -\/1, 
\newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}{W\+W\+D\+G\+\_\+\+I\+R\+Qn}} = 0, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}{P\+V\+D\+\_\+\+I\+R\+Qn}} = 1, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}{T\+A\+M\+P\+E\+R\+\_\+\+I\+R\+Qn}} = 2, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}{R\+T\+C\+\_\+\+I\+R\+Qn}} = 3, 
\newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}{F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn}} = 4, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}{R\+C\+C\+\_\+\+I\+R\+Qn}} = 5, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}{E\+X\+T\+I0\+\_\+\+I\+R\+Qn}} = 6, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}{E\+X\+T\+I1\+\_\+\+I\+R\+Qn}} = 7, 
\newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}{E\+X\+T\+I2\+\_\+\+I\+R\+Qn}} = 8, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}{E\+X\+T\+I3\+\_\+\+I\+R\+Qn}} = 9, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}{E\+X\+T\+I4\+\_\+\+I\+R\+Qn}} = 10, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}{D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Qn}} = 11, 
\newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}{D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Qn}} = 12, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}{D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Qn}} = 13, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}{D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+R\+Qn}} = 14, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}{D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Qn}} = 15, 
\newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}{D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+R\+Qn}} = 16, 
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}{D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+R\+Qn}} = 17
 \}
\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gac6a3f185c4640e06443c18b3c8d93f53}\label{group___configuration__section__for___c_m_s_i_s_gac6a3f185c4640e06443c18b3c8d93f53}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM3\_REV@{\_\_CM3\_REV}}
\index{\_\_CM3\_REV@{\_\_CM3\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsubsection{\texorpdfstring{\_\_CM3\_REV}{\_\_CM3\_REV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+C\+M3\+\_\+\+R\+EV~0x0200}

Core Revision r2p0 \mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsubsection{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~0}



Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. 

Other S\+T\+M32 devices does not provide an M\+PU \mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsubsection{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~4}

S\+T\+M32 uses 4 Bits for the Priority Levels \mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsubsection{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}\label{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn\_Type@{IRQn\_Type}}
\index{IRQn\_Type@{IRQn\_Type}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsubsection{\texorpdfstring{IRQn\_Type}{IRQn\_Type}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}}  \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac3af4a32370fb28c4ade8bf2add80251}{I\+R\+Qn\+\_\+\+Type}}}



S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. 



\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\subsubsection{\texorpdfstring{IRQn}{IRQn}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{I\+R\+Qn}}}



S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M3 Memory Management Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M3 Bus Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M3 Usage Fault Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M3 SV Call Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M3 Debug Monitor Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M3 Pend SV Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M3 System Tick Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IRQn@{WWDG\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!WWDG\_IRQn@{WWDG\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}} 
W\+W\+D\+G\+\_\+\+I\+R\+Qn&Window Watch\+Dog Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PVD\_IRQn@{PVD\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PVD\_IRQn@{PVD\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}} 
P\+V\+D\+\_\+\+I\+R\+Qn&P\+VD through E\+X\+TI Line detection Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TAMPER\_IRQn@{TAMPER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TAMPER\_IRQn@{TAMPER\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}} 
T\+A\+M\+P\+E\+R\+\_\+\+I\+R\+Qn&Tamper Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&R\+TC global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FLASH\_IRQn@{FLASH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FLASH\_IRQn@{FLASH\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}} 
F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn&F\+L\+A\+SH global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_IRQn@{RCC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RCC\_IRQn@{RCC\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}} 
R\+C\+C\+\_\+\+I\+R\+Qn&R\+CC global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI0\_IRQn@{EXTI0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI0\_IRQn@{EXTI0\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}} 
E\+X\+T\+I0\+\_\+\+I\+R\+Qn&E\+X\+TI Line0 Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI1\_IRQn@{EXTI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI1\_IRQn@{EXTI1\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}} 
E\+X\+T\+I1\+\_\+\+I\+R\+Qn&E\+X\+TI Line1 Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI2\_IRQn@{EXTI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI2\_IRQn@{EXTI2\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}} 
E\+X\+T\+I2\+\_\+\+I\+R\+Qn&E\+X\+TI Line2 Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI3\_IRQn@{EXTI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI3\_IRQn@{EXTI3\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}} 
E\+X\+T\+I3\+\_\+\+I\+R\+Qn&E\+X\+TI Line3 Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI4\_IRQn@{EXTI4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI4\_IRQn@{EXTI4\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}} 
E\+X\+T\+I4\+\_\+\+I\+R\+Qn&E\+X\+TI Line4 Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}} 
D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 1 global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}} 
D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 2 global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}} 
D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 3 global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}} 
D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 4 global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}} 
D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 5 global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}} 
D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 6 global Interrupt \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}}}\mbox{\Hypertarget{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}\label{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}} 
D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 7 global Interrupt \\
\hline

\end{DoxyEnumFields}
