\hypertarget{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields}{}\section{\+\_\+hw\+\_\+dac\+\_\+c2\+:\+:\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields Struct Reference}
\label{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields}\index{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_a2548ee5eaa1830ecbb94a5a5c3ebb3c1}{D\+A\+C\+B\+F\+UP}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_a9b6d5ee88ccb35ff51c09d06c210257e}{D\+A\+C\+B\+F\+RP}\+: 4
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields}!D\+A\+C\+B\+F\+RP@{D\+A\+C\+B\+F\+RP}}
\index{D\+A\+C\+B\+F\+RP@{D\+A\+C\+B\+F\+RP}!\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+A\+C\+B\+F\+RP}{DACBFRP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields\+::\+D\+A\+C\+B\+F\+RP}\hypertarget{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_a9b6d5ee88ccb35ff51c09d06c210257e}{}\label{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_a9b6d5ee88ccb35ff51c09d06c210257e}
\mbox{[}7\+:4\mbox{]} D\+AC Buffer Read Pointer \index{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields}!D\+A\+C\+B\+F\+UP@{D\+A\+C\+B\+F\+UP}}
\index{D\+A\+C\+B\+F\+UP@{D\+A\+C\+B\+F\+UP}!\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields@{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+A\+C\+B\+F\+UP}{DACBFUP}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields\+::\+D\+A\+C\+B\+F\+UP}\hypertarget{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_a2548ee5eaa1830ecbb94a5a5c3ebb3c1}{}\label{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields_a2548ee5eaa1830ecbb94a5a5c3ebb3c1}
\mbox{[}3\+:0\mbox{]} D\+AC Buffer Upper Limit 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dac.\+h\end{DoxyCompactItemize}
