// Seed: 2124134413
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wand id_2,
    output wand id_3
    , id_6,
    output tri0 id_4
);
  integer [1 : -1  &  1] id_7;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    output wire  id_2
);
  assign id_2 = id_1;
  tri1 id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  always @(posedge 1) begin : LABEL_0
    id_0 <= 1 - id_4;
    if (-1) begin : LABEL_1
      disable id_5;
    end
  end
  assign id_4 = -1;
endmodule
