library work;
use work.all;
library ieee; 
use ieee.std_logic_1164.all;

entity OnebitHalfAdd is
port ( a, b : in std_logic;
	sum, carry: out std_logic);
end entity;
architecture ARCH of OnebitHalfAdd is 
	component TwoByOneMux is
		port (i0 : in std_logic;
				i1 : in std_logic;
				sel : in std_logic; 
				z : out std_logic);
	end component;
	
	signal x, y, z: std_logic;
begin 

	Chip1: TwoByOneMux
	port map('1', '0', b, x);

	Chip2: TwoByOneMux
	port map('0', '1', b, y);
	
	Chip3: TwoByOneMux
	port map(y, x, a, sum);
	
	Chip4: TwoByOneMux
	port map('0', '1', b, z);

	Chip5: TwoByOneMux
	port map('0', z, a, carry);
	


end;