--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk25" 25 MHz HIGH 10%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1051 paths analyzed, 50 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.088ns.
--------------------------------------------------------------------------------

Paths for end point user_led (SLICE_X10Y53.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          user_led (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.512 - 0.540)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to user_led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   counter<7>
                                                       counter_5
    SLICE_X12Y34.A2      net (fanout=2)        0.992   counter<5>
    SLICE_X12Y34.COUT    Topcya                0.472   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<0>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X10Y53.CE      net (fanout=25)       1.576   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X10Y53.CLK     Tceck                 0.313   user_led_OBUF
                                                       user_led
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.454ns logic, 2.571ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          user_led (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.425 - 0.449)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to user_led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   counter<11>
                                                       counter_9
    SLICE_X12Y34.A1      net (fanout=2)        0.961   counter<9>
    SLICE_X12Y34.COUT    Topcya                0.495   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lutdi
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X10Y53.CE      net (fanout=25)       1.576   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X10Y53.CLK     Tceck                 0.313   user_led_OBUF
                                                       user_led
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.477ns logic, 2.540ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          user_led (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.425 - 0.449)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to user_led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   counter<11>
                                                       counter_9
    SLICE_X12Y34.A1      net (fanout=2)        0.961   counter<9>
    SLICE_X12Y34.COUT    Topcya                0.472   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<0>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X10Y53.CE      net (fanout=25)       1.576   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X10Y53.CLK     Tceck                 0.313   user_led_OBUF
                                                       user_led
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.454ns logic, 2.540ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X15Y30.C1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.510 - 0.541)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   counter<11>
                                                       counter_9
    SLICE_X12Y34.A1      net (fanout=2)        0.961   counter<9>
    SLICE_X12Y34.COUT    Topcya                0.495   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lutdi
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y30.C1      net (fanout=25)       1.346   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y30.CLK     Tas                   0.373   counter<3>
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.537ns logic, 2.310ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   counter<7>
                                                       counter_5
    SLICE_X12Y34.A2      net (fanout=2)        0.992   counter<5>
    SLICE_X12Y34.COUT    Topcya                0.472   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<0>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y30.C1      net (fanout=25)       1.346   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y30.CLK     Tas                   0.373   counter<3>
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.514ns logic, 2.341ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.510 - 0.541)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   counter<11>
                                                       counter_9
    SLICE_X12Y34.A1      net (fanout=2)        0.961   counter<9>
    SLICE_X12Y34.COUT    Topcya                0.472   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<0>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y30.C1      net (fanout=25)       1.346   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y30.CLK     Tas                   0.373   counter<3>
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.514ns logic, 2.310ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_9 (SLICE_X15Y32.B1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.512 - 0.540)
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   counter<7>
                                                       counter_5
    SLICE_X12Y34.A2      net (fanout=2)        0.992   counter<5>
    SLICE_X12Y34.COUT    Topcya                0.472   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<0>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y32.B1      net (fanout=25)       1.329   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y32.CLK     Tas                   0.373   counter<11>
                                                       counter_9_rstpot
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.514ns logic, 2.324ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   counter<11>
                                                       counter_9
    SLICE_X12Y34.A1      net (fanout=2)        0.961   counter<9>
    SLICE_X12Y34.COUT    Topcya                0.495   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lutdi
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y32.B1      net (fanout=25)       1.329   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y32.CLK     Tas                   0.373   counter<11>
                                                       counter_9_rstpot
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.537ns logic, 2.293ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 0.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   counter<11>
                                                       counter_9
    SLICE_X12Y34.A1      net (fanout=2)        0.961   counter<9>
    SLICE_X12Y34.COUT    Topcya                0.472   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<0>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.239   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y32.B1      net (fanout=25)       1.329   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y32.CLK     Tas                   0.373   counter<11>
                                                       counter_9_rstpot
                                                       counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.514ns logic, 2.293ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "clk25" 25 MHz HIGH 10%;
--------------------------------------------------------------------------------

Paths for end point user_led (SLICE_X10Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_led (FF)
  Destination:          user_led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_led to user_led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y53.AQ      Tcko                  0.234   user_led_OBUF
                                                       user_led
    SLICE_X10Y53.A6      net (fanout=2)        0.027   user_led_OBUF
    SLICE_X10Y53.CLK     Tah         (-Th)    -0.197   user_led_OBUF
                                                       user_led_INV_1_o1_INV_0
                                                       user_led
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_20 (SLICE_X15Y35.A6), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_21 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_21 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.198   counter<23>
                                                       counter_21
    SLICE_X12Y34.D5      net (fanout=2)        0.204   counter<21>
    SLICE_X12Y34.COUT    Topcyd                0.181   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.001   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.125   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.A6      net (fanout=25)       0.166   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   counter<23>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.719ns logic, 0.371ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.198   counter<15>
                                                       counter_15
    SLICE_X12Y34.C5      net (fanout=2)        0.202   counter<15>
    SLICE_X12Y34.COUT    Topcyc                0.195   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<2>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.001   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.125   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.A6      net (fanout=25)       0.166   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   counter<23>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.733ns logic, 0.369ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_18 (FF)
  Destination:          counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_18 to counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.198   counter<19>
                                                       counter_18
    SLICE_X12Y34.C4      net (fanout=2)        0.227   counter<18>
    SLICE_X12Y34.COUT    Topcyc                0.191   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lutdi1
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.001   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.125   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.A6      net (fanout=25)       0.166   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   counter<23>
                                                       counter_20_rstpot
                                                       counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.729ns logic, 0.394ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_21 (SLICE_X15Y35.B6), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_21 (FF)
  Destination:          counter_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_21 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.198   counter<23>
                                                       counter_21
    SLICE_X12Y34.D5      net (fanout=2)        0.204   counter<21>
    SLICE_X12Y34.COUT    Topcyd                0.181   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.001   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.125   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.B6      net (fanout=25)       0.166   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   counter<23>
                                                       counter_21_rstpot
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.719ns logic, 0.371ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.198   counter<15>
                                                       counter_15
    SLICE_X12Y34.C5      net (fanout=2)        0.202   counter<15>
    SLICE_X12Y34.COUT    Topcyc                0.195   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lut<2>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.001   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.125   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.B6      net (fanout=25)       0.166   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   counter<23>
                                                       counter_21_rstpot
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.733ns logic, 0.369ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_18 (FF)
  Destination:          counter_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFGP rising at 40.000ns
  Destination Clock:    clk25_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_18 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.198   counter<19>
                                                       counter_18
    SLICE_X12Y34.C4      net (fanout=2)        0.227   counter<18>
    SLICE_X12Y34.COUT    Topcyc                0.191   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_lutdi1
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.CIN     net (fanout=1)        0.001   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<3>
    SLICE_X12Y35.BMUX    Tcinb                 0.125   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
                                                       Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.B6      net (fanout=25)       0.166   Mcompar_counter[32]_GND_1_o_LessThan_2_o_cy<5>
    SLICE_X15Y35.CLK     Tah         (-Th)    -0.215   counter<23>
                                                       counter_21_rstpot
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.729ns logic, 0.394ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk25" 25 MHz HIGH 10%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk25_BUFGP/BUFG/I0
  Logical resource: clk25_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: clk25_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: user_led_OBUF/CLK
  Logical resource: user_led/CK
  Location pin: SLICE_X10Y53.CLK
  Clock network: clk25_BUFGP
--------------------------------------------------------------------------------
Slack: 39.530ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X15Y30.CLK
  Clock network: clk25_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25          |    4.088|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1051 paths, 0 nets, and 108 connections

Design statistics:
   Minimum period:   4.088ns{1}   (Maximum frequency: 244.618MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 02 18:11:36 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4577 MB



