

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc494'
================================================================
* Date:           Tue Sep  5 22:47:46 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49561|    49561| 0.165 ms | 0.165 ms |  49561|  49561|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_U0  |dataflow_in_loop  |      797|      797| 2.656 us | 2.656 us |  774|  774| dataflow |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49560|    49560|       799|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   288|    97780|    68268|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   288|    97794|    68308|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     9|       11|       15|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     3|        3|        5|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-----+-------+-------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------+------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_U0  |dataflow_in_loop  |        0|  288|  97780|  68268|    0|
    +---------------------+------------------+---------+-----+-------+-------+-----+
    |Total                |                  |        0|  288|  97780|  68268|    0|
    +---------------------+------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|   7|           7|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|   7|           7|           1|
    |bound_minus_1               |     -    |   0|  0|   8|           8|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  22|          22|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    7|         14|
    |loop_dataflow_output_count  |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  7|   0|    7|          0|
    |loop_dataflow_output_count  |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 14|   0|   14|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|v0_V_address0     | out |   10|  ap_memory |             v0_V             |     array    |
|v0_V_ce0          | out |    1|  ap_memory |             v0_V             |     array    |
|v0_V_d0           | out |   24|  ap_memory |             v0_V             |     array    |
|v0_V_q0           |  in |   24|  ap_memory |             v0_V             |     array    |
|v0_V_we0          | out |    1|  ap_memory |             v0_V             |     array    |
|v0_V_address1     | out |   10|  ap_memory |             v0_V             |     array    |
|v0_V_ce1          | out |    1|  ap_memory |             v0_V             |     array    |
|v0_V_d1           | out |   24|  ap_memory |             v0_V             |     array    |
|v0_V_q1           |  in |   24|  ap_memory |             v0_V             |     array    |
|v0_V_we1          | out |    1|  ap_memory |             v0_V             |     array    |
|v0_1_V_address0   | out |   10|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_ce0        | out |    1|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_d0         | out |   24|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_q0         |  in |   24|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_we0        | out |    1|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_address1   | out |   10|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_ce1        | out |    1|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_d1         | out |   24|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_q1         |  in |   24|  ap_memory |            v0_1_V            |     array    |
|v0_1_V_we1        | out |    1|  ap_memory |            v0_1_V            |     array    |
|v0_2_V_address0   | out |   10|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_ce0        | out |    1|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_d0         | out |   24|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_q0         |  in |   24|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_we0        | out |    1|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_address1   | out |   10|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_ce1        | out |    1|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_d1         | out |   24|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_q1         |  in |   24|  ap_memory |            v0_2_V            |     array    |
|v0_2_V_we1        | out |    1|  ap_memory |            v0_2_V            |     array    |
|v0_3_V_address0   | out |   10|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_ce0        | out |    1|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_d0         | out |   24|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_q0         |  in |   24|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_we0        | out |    1|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_address1   | out |   10|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_ce1        | out |    1|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_d1         | out |   24|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_q1         |  in |   24|  ap_memory |            v0_3_V            |     array    |
|v0_3_V_we1        | out |    1|  ap_memory |            v0_3_V            |     array    |
|v0_4_V_address0   | out |   10|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_ce0        | out |    1|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_d0         | out |   24|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_q0         |  in |   24|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_we0        | out |    1|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_address1   | out |   10|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_ce1        | out |    1|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_d1         | out |   24|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_q1         |  in |   24|  ap_memory |            v0_4_V            |     array    |
|v0_4_V_we1        | out |    1|  ap_memory |            v0_4_V            |     array    |
|v0_5_V_address0   | out |   10|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_ce0        | out |    1|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_d0         | out |   24|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_q0         |  in |   24|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_we0        | out |    1|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_address1   | out |   10|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_ce1        | out |    1|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_d1         | out |   24|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_q1         |  in |   24|  ap_memory |            v0_5_V            |     array    |
|v0_5_V_we1        | out |    1|  ap_memory |            v0_5_V            |     array    |
|v0_6_V_address0   | out |   10|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_ce0        | out |    1|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_d0         | out |   24|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_q0         |  in |   24|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_we0        | out |    1|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_address1   | out |   10|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_ce1        | out |    1|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_d1         | out |   24|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_q1         |  in |   24|  ap_memory |            v0_6_V            |     array    |
|v0_6_V_we1        | out |    1|  ap_memory |            v0_6_V            |     array    |
|v0_7_V_address0   | out |   10|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_ce0        | out |    1|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_d0         | out |   24|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_q0         |  in |   24|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_we0        | out |    1|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_address1   | out |   10|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_ce1        | out |    1|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_d1         | out |   24|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_q1         |  in |   24|  ap_memory |            v0_7_V            |     array    |
|v0_7_V_we1        | out |    1|  ap_memory |            v0_7_V            |     array    |
|v0_8_V_address0   | out |   10|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_ce0        | out |    1|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_d0         | out |   24|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_q0         |  in |   24|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_we0        | out |    1|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_address1   | out |   10|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_ce1        | out |    1|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_d1         | out |   24|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_q1         |  in |   24|  ap_memory |            v0_8_V            |     array    |
|v0_8_V_we1        | out |    1|  ap_memory |            v0_8_V            |     array    |
|v0_9_V_address0   | out |   10|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_ce0        | out |    1|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_d0         | out |   24|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_q0         |  in |   24|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_we0        | out |    1|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_address1   | out |   10|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_ce1        | out |    1|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_d1         | out |   24|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_q1         |  in |   24|  ap_memory |            v0_9_V            |     array    |
|v0_9_V_we1        | out |    1|  ap_memory |            v0_9_V            |     array    |
|v0_10_V_address0  | out |   10|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_ce0       | out |    1|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_d0        | out |   24|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_q0        |  in |   24|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_we0       | out |    1|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_address1  | out |   10|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_ce1       | out |    1|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_d1        | out |   24|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_q1        |  in |   24|  ap_memory |            v0_10_V           |     array    |
|v0_10_V_we1       | out |    1|  ap_memory |            v0_10_V           |     array    |
|v0_11_V_address0  | out |   10|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_ce0       | out |    1|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_d0        | out |   24|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_q0        |  in |   24|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_we0       | out |    1|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_address1  | out |   10|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_ce1       | out |    1|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_d1        | out |   24|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_q1        |  in |   24|  ap_memory |            v0_11_V           |     array    |
|v0_11_V_we1       | out |    1|  ap_memory |            v0_11_V           |     array    |
|v1_V_address0     | out |   16|  ap_memory |             v1_V             |     array    |
|v1_V_ce0          | out |    1|  ap_memory |             v1_V             |     array    |
|v1_V_d0           | out |   24|  ap_memory |             v1_V             |     array    |
|v1_V_q0           |  in |   24|  ap_memory |             v1_V             |     array    |
|v1_V_we0          | out |    1|  ap_memory |             v1_V             |     array    |
|v1_V_address1     | out |   16|  ap_memory |             v1_V             |     array    |
|v1_V_ce1          | out |    1|  ap_memory |             v1_V             |     array    |
|v1_V_d1           | out |   24|  ap_memory |             v1_V             |     array    |
|v1_V_q1           |  in |   24|  ap_memory |             v1_V             |     array    |
|v1_V_we1          | out |    1|  ap_memory |             v1_V             |     array    |
|v1_1_V_address0   | out |   16|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_ce0        | out |    1|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_d0         | out |   24|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_q0         |  in |   24|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_we0        | out |    1|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_address1   | out |   16|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_ce1        | out |    1|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_d1         | out |   24|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_q1         |  in |   24|  ap_memory |            v1_1_V            |     array    |
|v1_1_V_we1        | out |    1|  ap_memory |            v1_1_V            |     array    |
|v1_2_V_address0   | out |   16|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_ce0        | out |    1|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_d0         | out |   24|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_q0         |  in |   24|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_we0        | out |    1|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_address1   | out |   16|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_ce1        | out |    1|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_d1         | out |   24|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_q1         |  in |   24|  ap_memory |            v1_2_V            |     array    |
|v1_2_V_we1        | out |    1|  ap_memory |            v1_2_V            |     array    |
|v1_3_V_address0   | out |   16|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_ce0        | out |    1|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_d0         | out |   24|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_q0         |  in |   24|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_we0        | out |    1|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_address1   | out |   16|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_ce1        | out |    1|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_d1         | out |   24|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_q1         |  in |   24|  ap_memory |            v1_3_V            |     array    |
|v1_3_V_we1        | out |    1|  ap_memory |            v1_3_V            |     array    |
|v1_4_V_address0   | out |   16|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_ce0        | out |    1|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_d0         | out |   24|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_q0         |  in |   24|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_we0        | out |    1|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_address1   | out |   16|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_ce1        | out |    1|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_d1         | out |   24|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_q1         |  in |   24|  ap_memory |            v1_4_V            |     array    |
|v1_4_V_we1        | out |    1|  ap_memory |            v1_4_V            |     array    |
|v1_5_V_address0   | out |   16|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_ce0        | out |    1|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_d0         | out |   24|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_q0         |  in |   24|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_we0        | out |    1|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_address1   | out |   16|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_ce1        | out |    1|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_d1         | out |   24|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_q1         |  in |   24|  ap_memory |            v1_5_V            |     array    |
|v1_5_V_we1        | out |    1|  ap_memory |            v1_5_V            |     array    |
|v1_6_V_address0   | out |   16|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_ce0        | out |    1|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_d0         | out |   24|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_q0         |  in |   24|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_we0        | out |    1|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_address1   | out |   16|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_ce1        | out |    1|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_d1         | out |   24|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_q1         |  in |   24|  ap_memory |            v1_6_V            |     array    |
|v1_6_V_we1        | out |    1|  ap_memory |            v1_6_V            |     array    |
|v1_7_V_address0   | out |   16|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_ce0        | out |    1|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_d0         | out |   24|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_q0         |  in |   24|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_we0        | out |    1|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_address1   | out |   16|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_ce1        | out |    1|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_d1         | out |   24|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_q1         |  in |   24|  ap_memory |            v1_7_V            |     array    |
|v1_7_V_we1        | out |    1|  ap_memory |            v1_7_V            |     array    |
|v1_8_V_address0   | out |   16|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_ce0        | out |    1|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_d0         | out |   24|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_q0         |  in |   24|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_we0        | out |    1|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_address1   | out |   16|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_ce1        | out |    1|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_d1         | out |   24|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_q1         |  in |   24|  ap_memory |            v1_8_V            |     array    |
|v1_8_V_we1        | out |    1|  ap_memory |            v1_8_V            |     array    |
|v1_9_V_address0   | out |   16|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_ce0        | out |    1|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_d0         | out |   24|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_q0         |  in |   24|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_we0        | out |    1|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_address1   | out |   16|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_ce1        | out |    1|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_d1         | out |   24|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_q1         |  in |   24|  ap_memory |            v1_9_V            |     array    |
|v1_9_V_we1        | out |    1|  ap_memory |            v1_9_V            |     array    |
|v1_10_V_address0  | out |   16|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_ce0       | out |    1|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_d0        | out |   24|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_q0        |  in |   24|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_we0       | out |    1|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_address1  | out |   16|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_ce1       | out |    1|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_d1        | out |   24|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_q1        |  in |   24|  ap_memory |            v1_10_V           |     array    |
|v1_10_V_we1       | out |    1|  ap_memory |            v1_10_V           |     array    |
|v1_11_V_address0  | out |   16|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_ce0       | out |    1|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_d0        | out |   24|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_q0        |  in |   24|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_we0       | out |    1|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_address1  | out |   16|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_ce1       | out |    1|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_d1        | out |   24|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_q1        |  in |   24|  ap_memory |            v1_11_V           |     array    |
|v1_11_V_we1       | out |    1|  ap_memory |            v1_11_V           |     array    |
|v3_V_address0     | out |   14|  ap_memory |             v3_V             |     array    |
|v3_V_ce0          | out |    1|  ap_memory |             v3_V             |     array    |
|v3_V_d0           | out |   24|  ap_memory |             v3_V             |     array    |
|v3_V_q0           |  in |   24|  ap_memory |             v3_V             |     array    |
|v3_V_we0          | out |    1|  ap_memory |             v3_V             |     array    |
|v3_V_address1     | out |   14|  ap_memory |             v3_V             |     array    |
|v3_V_ce1          | out |    1|  ap_memory |             v3_V             |     array    |
|v3_V_d1           | out |   24|  ap_memory |             v3_V             |     array    |
|v3_V_q1           |  in |   24|  ap_memory |             v3_V             |     array    |
|v3_V_we1          | out |    1|  ap_memory |             v3_V             |     array    |
|ap_clk            |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
|ap_done           | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc494 | return value |
+------------------+-----+-----+------------+------------------------------+--------------+

