<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_cdc_data_sync_gf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_cdc_data_sync_gf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_cdc_data_sync_gf')">dti_cdc_data_sync_gf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.54</td>
<td class="s10 cl rt"><a href="mod1942.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942.html#Toggle" > 56.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/mem_ss/../ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241756"  onclick="showContent('inst_tag_241756')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241756_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_7.html#inst_tag_241756_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241756_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241757"  onclick="showContent('inst_tag_241757')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241757_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_7.html#inst_tag_241757_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241757_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241775"  onclick="showContent('inst_tag_241775')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241775_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_9.html#inst_tag_241775_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241775_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241832"  onclick="showContent('inst_tag_241832')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241832_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_15.html#inst_tag_241832_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241832_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241889"  onclick="showContent('inst_tag_241889')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241889_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_21.html#inst_tag_241889_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241889_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241946"  onclick="showContent('inst_tag_241946')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241946_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_26.html#inst_tag_241946_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241946_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241691"  onclick="showContent('inst_tag_241691')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241691_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_1.html#inst_tag_241691_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241691_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241693"  onclick="showContent('inst_tag_241693')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241693_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_1.html#inst_tag_241693_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241693_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241698"  onclick="showContent('inst_tag_241698')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241698_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_2.html#inst_tag_241698_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241698_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241723"  onclick="showContent('inst_tag_241723')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241723_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_4.html#inst_tag_241723_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241723_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241754"  onclick="showContent('inst_tag_241754')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241754_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1942_7.html#inst_tag_241754_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241754_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241725"  onclick="showContent('inst_tag_241725')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></td>
<td class="s7 cl rt"> 71.15</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241725_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_4.html#inst_tag_241725_Toggle" > 13.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241725_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241726"  onclick="showContent('inst_tag_241726')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></td>
<td class="s7 cl rt"> 71.15</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_4.html#inst_tag_241726_Toggle" > 13.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241703"  onclick="showContent('inst_tag_241703')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241703_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_2.html#inst_tag_241703_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241703_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241734"  onclick="showContent('inst_tag_241734')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241734_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_5.html#inst_tag_241734_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241734_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241709"  onclick="showContent('inst_tag_241709')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241709_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_3.html#inst_tag_241709_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241709_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241740"  onclick="showContent('inst_tag_241740')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241740_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_6.html#inst_tag_241740_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241740_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241771"  onclick="showContent('inst_tag_241771')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241771_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_9.html#inst_tag_241771_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241771_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241774"  onclick="showContent('inst_tag_241774')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241774_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_9.html#inst_tag_241774_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241774_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241783"  onclick="showContent('inst_tag_241783')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241783_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_10.html#inst_tag_241783_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241783_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241796"  onclick="showContent('inst_tag_241796')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241796_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_11.html#inst_tag_241796_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241796_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241799"  onclick="showContent('inst_tag_241799')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241799_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_12.html#inst_tag_241799_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241799_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241809"  onclick="showContent('inst_tag_241809')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241809_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_13.html#inst_tag_241809_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241809_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241815"  onclick="showContent('inst_tag_241815')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241815_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_13.html#inst_tag_241815_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241815_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241828"  onclick="showContent('inst_tag_241828')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241828_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_15.html#inst_tag_241828_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241828_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241831"  onclick="showContent('inst_tag_241831')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241831_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_15.html#inst_tag_241831_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241831_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241840"  onclick="showContent('inst_tag_241840')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241840_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_16.html#inst_tag_241840_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241840_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241853"  onclick="showContent('inst_tag_241853')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241853_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_17.html#inst_tag_241853_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241853_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241856"  onclick="showContent('inst_tag_241856')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241856_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_17.html#inst_tag_241856_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241856_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241866"  onclick="showContent('inst_tag_241866')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241866_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_18.html#inst_tag_241866_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241866_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241872"  onclick="showContent('inst_tag_241872')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241872_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_19.html#inst_tag_241872_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241872_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241885"  onclick="showContent('inst_tag_241885')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241885_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_20.html#inst_tag_241885_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241885_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241888"  onclick="showContent('inst_tag_241888')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241888_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_21.html#inst_tag_241888_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241888_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241897"  onclick="showContent('inst_tag_241897')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241897_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_21.html#inst_tag_241897_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241897_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241910"  onclick="showContent('inst_tag_241910')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241910_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_23.html#inst_tag_241910_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241910_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241913"  onclick="showContent('inst_tag_241913')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241913_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_23.html#inst_tag_241913_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241913_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241923"  onclick="showContent('inst_tag_241923')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241923_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_24.html#inst_tag_241923_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241923_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241929"  onclick="showContent('inst_tag_241929')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241929_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_25.html#inst_tag_241929_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241929_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241942"  onclick="showContent('inst_tag_241942')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241942_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_26.html#inst_tag_241942_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241942_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241945"  onclick="showContent('inst_tag_241945')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241945_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_26.html#inst_tag_241945_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241945_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241954"  onclick="showContent('inst_tag_241954')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241954_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_27.html#inst_tag_241954_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241954_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241967"  onclick="showContent('inst_tag_241967')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241967_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_28.html#inst_tag_241967_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241967_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241970"  onclick="showContent('inst_tag_241970')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241970_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_29.html#inst_tag_241970_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241970_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241980"  onclick="showContent('inst_tag_241980')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241980_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_30.html#inst_tag_241980_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241980_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241986"  onclick="showContent('inst_tag_241986')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241986_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_30.html#inst_tag_241986_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241986_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241764"  onclick="showContent('inst_tag_241764')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241764_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_8.html#inst_tag_241764_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241764_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241821"  onclick="showContent('inst_tag_241821')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241821_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_14.html#inst_tag_241821_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241821_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241878"  onclick="showContent('inst_tag_241878')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241878_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_20.html#inst_tag_241878_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241878_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241935"  onclick="showContent('inst_tag_241935')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241935_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_25.html#inst_tag_241935_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241935_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241708"  onclick="showContent('inst_tag_241708')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241708_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_3.html#inst_tag_241708_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241708_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241739"  onclick="showContent('inst_tag_241739')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241739_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1942_6.html#inst_tag_241739_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241739_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241711"  onclick="showContent('inst_tag_241711')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241711_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_3.html#inst_tag_241711_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241711_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241720"  onclick="showContent('inst_tag_241720')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241720_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_4.html#inst_tag_241720_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241720_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241742"  onclick="showContent('inst_tag_241742')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241742_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_6.html#inst_tag_241742_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241742_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241751"  onclick="showContent('inst_tag_241751')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241751_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_7.html#inst_tag_241751_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241751_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241766"  onclick="showContent('inst_tag_241766')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241766_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_8.html#inst_tag_241766_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241766_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241823"  onclick="showContent('inst_tag_241823')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241823_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_14.html#inst_tag_241823_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241823_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241880"  onclick="showContent('inst_tag_241880')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241880_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_20.html#inst_tag_241880_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241880_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241937"  onclick="showContent('inst_tag_241937')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241937_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_25.html#inst_tag_241937_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241937_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241702"  onclick="showContent('inst_tag_241702')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241702_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_2.html#inst_tag_241702_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241702_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241704"  onclick="showContent('inst_tag_241704')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241704_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_2.html#inst_tag_241704_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241704_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241727"  onclick="showContent('inst_tag_241727')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_4.html#inst_tag_241727_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241733"  onclick="showContent('inst_tag_241733')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241733_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_5.html#inst_tag_241733_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241733_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241735"  onclick="showContent('inst_tag_241735')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241735_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_5.html#inst_tag_241735_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241735_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241758"  onclick="showContent('inst_tag_241758')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241758_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_8.html#inst_tag_241758_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241758_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241705"  onclick="showContent('inst_tag_241705')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241705_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_2.html#inst_tag_241705_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241705_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241706"  onclick="showContent('inst_tag_241706')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241706_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_2.html#inst_tag_241706_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241706_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241707"  onclick="showContent('inst_tag_241707')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241707_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_2.html#inst_tag_241707_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241707_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241736"  onclick="showContent('inst_tag_241736')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241736_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_5.html#inst_tag_241736_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241736_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241737"  onclick="showContent('inst_tag_241737')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241737_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_5.html#inst_tag_241737_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241737_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241738"  onclick="showContent('inst_tag_241738')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241738_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1942_6.html#inst_tag_241738_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241738_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242058"  onclick="showContent('inst_tag_242058')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242058_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_38.html#inst_tag_242058_Toggle" > 31.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242058_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241786"  onclick="showContent('inst_tag_241786')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241786_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_10.html#inst_tag_241786_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241786_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241804"  onclick="showContent('inst_tag_241804')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241804_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_12.html#inst_tag_241804_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241804_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241805"  onclick="showContent('inst_tag_241805')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241805_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_12.html#inst_tag_241805_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241805_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241843"  onclick="showContent('inst_tag_241843')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241843_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_16.html#inst_tag_241843_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241843_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241861"  onclick="showContent('inst_tag_241861')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241861_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_18.html#inst_tag_241861_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241861_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241862"  onclick="showContent('inst_tag_241862')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241862_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_18.html#inst_tag_241862_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241862_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241900"  onclick="showContent('inst_tag_241900')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241900_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_22.html#inst_tag_241900_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241900_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241918"  onclick="showContent('inst_tag_241918')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241918_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_24.html#inst_tag_241918_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241918_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241919"  onclick="showContent('inst_tag_241919')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241919_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_24.html#inst_tag_241919_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241919_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241957"  onclick="showContent('inst_tag_241957')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241957_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_27.html#inst_tag_241957_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241957_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241975"  onclick="showContent('inst_tag_241975')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241975_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_29.html#inst_tag_241975_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241975_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241976"  onclick="showContent('inst_tag_241976')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241976_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_29.html#inst_tag_241976_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241976_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242060"  onclick="showContent('inst_tag_242060')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></td>
<td class="s7 cl rt"> 78.79</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242060_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1942_38.html#inst_tag_242060_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242060_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241692"  onclick="showContent('inst_tag_241692')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241692_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_1.html#inst_tag_241692_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241692_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241694"  onclick="showContent('inst_tag_241694')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241694_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_1.html#inst_tag_241694_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241694_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241724"  onclick="showContent('inst_tag_241724')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241724_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_4.html#inst_tag_241724_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241724_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241755"  onclick="showContent('inst_tag_241755')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241755_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_7.html#inst_tag_241755_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241755_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241778"  onclick="showContent('inst_tag_241778')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241778_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_10.html#inst_tag_241778_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241778_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241813"  onclick="showContent('inst_tag_241813')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241813_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_13.html#inst_tag_241813_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241813_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241835"  onclick="showContent('inst_tag_241835')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241835_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_15.html#inst_tag_241835_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241835_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241870"  onclick="showContent('inst_tag_241870')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241870_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_19.html#inst_tag_241870_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241870_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241892"  onclick="showContent('inst_tag_241892')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241892_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_21.html#inst_tag_241892_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241892_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241927"  onclick="showContent('inst_tag_241927')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241927_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_24.html#inst_tag_241927_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241927_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241949"  onclick="showContent('inst_tag_241949')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241949_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_27.html#inst_tag_241949_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241949_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241984"  onclick="showContent('inst_tag_241984')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241984_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_30.html#inst_tag_241984_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241811"  onclick="showContent('inst_tag_241811')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241811_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_13.html#inst_tag_241811_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241811_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241868"  onclick="showContent('inst_tag_241868')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241868_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_19.html#inst_tag_241868_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241868_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241925"  onclick="showContent('inst_tag_241925')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241925_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_24.html#inst_tag_241925_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241925_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241982"  onclick="showContent('inst_tag_241982')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></td>
<td class="s8 cl rt"> 82.46</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241982_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1942_30.html#inst_tag_241982_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241982_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242035"  onclick="showContent('inst_tag_242035')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242035_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_35.html#inst_tag_242035_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242035_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242043"  onclick="showContent('inst_tag_242043')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242043_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_36.html#inst_tag_242043_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242043_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242047"  onclick="showContent('inst_tag_242047')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242047_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_36.html#inst_tag_242047_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242047_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242051"  onclick="showContent('inst_tag_242051')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242051_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_37.html#inst_tag_242051_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242051_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242055"  onclick="showContent('inst_tag_242055')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242055_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_37.html#inst_tag_242055_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242055_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242059"  onclick="showContent('inst_tag_242059')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242059_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_38.html#inst_tag_242059_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242059_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242063"  onclick="showContent('inst_tag_242063')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242063_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_38.html#inst_tag_242063_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242063_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242067"  onclick="showContent('inst_tag_242067')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242067_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_38.html#inst_tag_242067_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242067_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242071"  onclick="showContent('inst_tag_242071')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242071_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_39.html#inst_tag_242071_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242071_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242075"  onclick="showContent('inst_tag_242075')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242075_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_39.html#inst_tag_242075_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242075_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241717"  onclick="showContent('inst_tag_241717')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241717_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_3.html#inst_tag_241717_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241717_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241748"  onclick="showContent('inst_tag_241748')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241748_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_7.html#inst_tag_241748_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241748_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241792"  onclick="showContent('inst_tag_241792')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241792_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_11.html#inst_tag_241792_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241792_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241849"  onclick="showContent('inst_tag_241849')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_17.html#inst_tag_241849_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241906"  onclick="showContent('inst_tag_241906')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241906_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_22.html#inst_tag_241906_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241906_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241963"  onclick="showContent('inst_tag_241963')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241963_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_28.html#inst_tag_241963_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241963_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241690"  onclick="showContent('inst_tag_241690')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></td>
<td class="s8 cl rt"> 85.19</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241690_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1942_1.html#inst_tag_241690_Toggle" > 55.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241690_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241680"  onclick="showContent('inst_tag_241680')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241680_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_0.html#inst_tag_241680_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241680_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241681"  onclick="showContent('inst_tag_241681')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241681_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_0.html#inst_tag_241681_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241681_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241685"  onclick="showContent('inst_tag_241685')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241685_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_0.html#inst_tag_241685_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241685_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241688"  onclick="showContent('inst_tag_241688')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241688_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_1.html#inst_tag_241688_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241688_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241689"  onclick="showContent('inst_tag_241689')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241689_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_1.html#inst_tag_241689_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241689_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241697"  onclick="showContent('inst_tag_241697')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241697_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_1.html#inst_tag_241697_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241697_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241701"  onclick="showContent('inst_tag_241701')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241701_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_2.html#inst_tag_241701_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241701_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241710"  onclick="showContent('inst_tag_241710')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241710_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_3.html#inst_tag_241710_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241710_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241716"  onclick="showContent('inst_tag_241716')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241716_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_3.html#inst_tag_241716_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241716_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241719"  onclick="showContent('inst_tag_241719')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241719_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_4.html#inst_tag_241719_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241719_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241721"  onclick="showContent('inst_tag_241721')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241721_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_4.html#inst_tag_241721_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241721_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241722"  onclick="showContent('inst_tag_241722')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241722_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_4.html#inst_tag_241722_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241722_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241729"  onclick="showContent('inst_tag_241729')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241729_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_5.html#inst_tag_241729_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241729_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241730"  onclick="showContent('inst_tag_241730')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241730_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_5.html#inst_tag_241730_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241730_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241732"  onclick="showContent('inst_tag_241732')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241732_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_5.html#inst_tag_241732_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241732_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241741"  onclick="showContent('inst_tag_241741')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241741_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_6.html#inst_tag_241741_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241741_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241747"  onclick="showContent('inst_tag_241747')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241747_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_6.html#inst_tag_241747_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241747_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241750"  onclick="showContent('inst_tag_241750')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241750_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_7.html#inst_tag_241750_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241750_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241752"  onclick="showContent('inst_tag_241752')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241752_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_7.html#inst_tag_241752_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241752_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241753"  onclick="showContent('inst_tag_241753')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241753_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_7.html#inst_tag_241753_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241753_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241760"  onclick="showContent('inst_tag_241760')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241760_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_8.html#inst_tag_241760_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241760_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241761"  onclick="showContent('inst_tag_241761')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241761_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_8.html#inst_tag_241761_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241761_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241762"  onclick="showContent('inst_tag_241762')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241762_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_8.html#inst_tag_241762_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241762_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241763"  onclick="showContent('inst_tag_241763')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241763_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_8.html#inst_tag_241763_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241763_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241770"  onclick="showContent('inst_tag_241770')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241770_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_9.html#inst_tag_241770_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241770_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241777"  onclick="showContent('inst_tag_241777')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241777_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_9.html#inst_tag_241777_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241777_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241780"  onclick="showContent('inst_tag_241780')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241780_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_10.html#inst_tag_241780_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241780_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241782"  onclick="showContent('inst_tag_241782')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241782_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_10.html#inst_tag_241782_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241782_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241784"  onclick="showContent('inst_tag_241784')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241784_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_10.html#inst_tag_241784_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241784_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241785"  onclick="showContent('inst_tag_241785')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241785_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_10.html#inst_tag_241785_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241785_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241793"  onclick="showContent('inst_tag_241793')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241793_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_11.html#inst_tag_241793_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241793_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241794"  onclick="showContent('inst_tag_241794')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241794_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_11.html#inst_tag_241794_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241794_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241795"  onclick="showContent('inst_tag_241795')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241795_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_11.html#inst_tag_241795_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241795_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241797"  onclick="showContent('inst_tag_241797')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241797_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_11.html#inst_tag_241797_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241797_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241798"  onclick="showContent('inst_tag_241798')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241798_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_12.html#inst_tag_241798_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241798_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241801"  onclick="showContent('inst_tag_241801')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241801_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_12.html#inst_tag_241801_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241801_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241802"  onclick="showContent('inst_tag_241802')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241802_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_12.html#inst_tag_241802_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241802_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241808"  onclick="showContent('inst_tag_241808')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241808_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_13.html#inst_tag_241808_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241808_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241814"  onclick="showContent('inst_tag_241814')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241814_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_13.html#inst_tag_241814_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241814_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241817"  onclick="showContent('inst_tag_241817')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241817_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_13.html#inst_tag_241817_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241817_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241818"  onclick="showContent('inst_tag_241818')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241818_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_14.html#inst_tag_241818_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241818_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241819"  onclick="showContent('inst_tag_241819')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241819_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_14.html#inst_tag_241819_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241819_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241820"  onclick="showContent('inst_tag_241820')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241820_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_14.html#inst_tag_241820_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241820_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241827"  onclick="showContent('inst_tag_241827')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241827_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_14.html#inst_tag_241827_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241827_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241834"  onclick="showContent('inst_tag_241834')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241834_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_15.html#inst_tag_241834_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241834_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241837"  onclick="showContent('inst_tag_241837')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241837_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_15.html#inst_tag_241837_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241837_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241839"  onclick="showContent('inst_tag_241839')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241839_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_16.html#inst_tag_241839_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241839_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241841"  onclick="showContent('inst_tag_241841')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_16.html#inst_tag_241841_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241842"  onclick="showContent('inst_tag_241842')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241842_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_16.html#inst_tag_241842_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241842_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241850"  onclick="showContent('inst_tag_241850')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241850_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_17.html#inst_tag_241850_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241850_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241851"  onclick="showContent('inst_tag_241851')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241851_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_17.html#inst_tag_241851_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241851_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241852"  onclick="showContent('inst_tag_241852')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241852_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_17.html#inst_tag_241852_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241854"  onclick="showContent('inst_tag_241854')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241854_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_17.html#inst_tag_241854_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241854_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241855"  onclick="showContent('inst_tag_241855')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241855_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_17.html#inst_tag_241855_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241855_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241858"  onclick="showContent('inst_tag_241858')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241858_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_18.html#inst_tag_241858_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241858_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241859"  onclick="showContent('inst_tag_241859')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241859_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_18.html#inst_tag_241859_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241859_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241865"  onclick="showContent('inst_tag_241865')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241865_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_18.html#inst_tag_241865_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241865_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241871"  onclick="showContent('inst_tag_241871')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241871_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_19.html#inst_tag_241871_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241871_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241874"  onclick="showContent('inst_tag_241874')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241874_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_19.html#inst_tag_241874_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241874_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241875"  onclick="showContent('inst_tag_241875')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241875_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_19.html#inst_tag_241875_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241875_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241876"  onclick="showContent('inst_tag_241876')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241876_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_19.html#inst_tag_241876_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241876_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241877"  onclick="showContent('inst_tag_241877')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241877_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_19.html#inst_tag_241877_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241877_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241884"  onclick="showContent('inst_tag_241884')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241884_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_20.html#inst_tag_241884_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241884_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241891"  onclick="showContent('inst_tag_241891')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241891_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_21.html#inst_tag_241891_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241891_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241894"  onclick="showContent('inst_tag_241894')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241894_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_21.html#inst_tag_241894_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241894_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241896"  onclick="showContent('inst_tag_241896')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241896_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_21.html#inst_tag_241896_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241896_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241898"  onclick="showContent('inst_tag_241898')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241898_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_22.html#inst_tag_241898_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241898_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241899"  onclick="showContent('inst_tag_241899')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241899_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_22.html#inst_tag_241899_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241899_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241907"  onclick="showContent('inst_tag_241907')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241907_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_22.html#inst_tag_241907_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241907_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241908"  onclick="showContent('inst_tag_241908')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241908_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_23.html#inst_tag_241908_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241908_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241909"  onclick="showContent('inst_tag_241909')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241909_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_23.html#inst_tag_241909_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241909_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241911"  onclick="showContent('inst_tag_241911')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241911_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_23.html#inst_tag_241911_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241911_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241912"  onclick="showContent('inst_tag_241912')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241912_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_23.html#inst_tag_241912_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241912_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241915"  onclick="showContent('inst_tag_241915')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241915_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_23.html#inst_tag_241915_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241916"  onclick="showContent('inst_tag_241916')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241916_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_23.html#inst_tag_241916_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241922"  onclick="showContent('inst_tag_241922')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241922_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_24.html#inst_tag_241922_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241922_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241928"  onclick="showContent('inst_tag_241928')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241928_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_25.html#inst_tag_241928_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241928_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241931"  onclick="showContent('inst_tag_241931')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241931_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_25.html#inst_tag_241931_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241931_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241932"  onclick="showContent('inst_tag_241932')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241932_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_25.html#inst_tag_241932_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241932_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241933"  onclick="showContent('inst_tag_241933')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241933_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_25.html#inst_tag_241933_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241933_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241934"  onclick="showContent('inst_tag_241934')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241934_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_25.html#inst_tag_241934_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241934_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241941"  onclick="showContent('inst_tag_241941')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241941_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_26.html#inst_tag_241941_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241941_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241948"  onclick="showContent('inst_tag_241948')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241948_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_27.html#inst_tag_241948_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241948_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241951"  onclick="showContent('inst_tag_241951')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241951_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_27.html#inst_tag_241951_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241951_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241953"  onclick="showContent('inst_tag_241953')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241953_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_27.html#inst_tag_241953_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241953_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241955"  onclick="showContent('inst_tag_241955')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241955_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_27.html#inst_tag_241955_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241955_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241956"  onclick="showContent('inst_tag_241956')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241956_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_27.html#inst_tag_241956_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241956_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241964"  onclick="showContent('inst_tag_241964')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241964_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_28.html#inst_tag_241964_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241964_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241965"  onclick="showContent('inst_tag_241965')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241965_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_28.html#inst_tag_241965_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241965_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241966"  onclick="showContent('inst_tag_241966')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241966_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_28.html#inst_tag_241966_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241966_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241968"  onclick="showContent('inst_tag_241968')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241968_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_29.html#inst_tag_241968_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241968_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241969"  onclick="showContent('inst_tag_241969')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241969_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_29.html#inst_tag_241969_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241969_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241972"  onclick="showContent('inst_tag_241972')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241972_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_29.html#inst_tag_241972_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241972_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241973"  onclick="showContent('inst_tag_241973')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241973_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_29.html#inst_tag_241973_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241973_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241979"  onclick="showContent('inst_tag_241979')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241979_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_30.html#inst_tag_241979_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241979_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241985"  onclick="showContent('inst_tag_241985')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241985_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_30.html#inst_tag_241985_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241988"  onclick="showContent('inst_tag_241988')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241988_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_31.html#inst_tag_241988_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241988_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241989"  onclick="showContent('inst_tag_241989')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241989_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_31.html#inst_tag_241989_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241991"  onclick="showContent('inst_tag_241991')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241991_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_31.html#inst_tag_241991_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241991_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241995"  onclick="showContent('inst_tag_241995')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241995_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_31.html#inst_tag_241995_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241995_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_241999"  onclick="showContent('inst_tag_241999')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_241999_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_32.html#inst_tag_241999_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_241999_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242003"  onclick="showContent('inst_tag_242003')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242003_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_32.html#inst_tag_242003_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242003_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242007"  onclick="showContent('inst_tag_242007')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242007_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_32.html#inst_tag_242007_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242007_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242011"  onclick="showContent('inst_tag_242011')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242011_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_33.html#inst_tag_242011_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242011_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242015"  onclick="showContent('inst_tag_242015')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242015_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_33.html#inst_tag_242015_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242015_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242019"  onclick="showContent('inst_tag_242019')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242019_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_34.html#inst_tag_242019_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242019_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242023"  onclick="showContent('inst_tag_242023')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242023_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_34.html#inst_tag_242023_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242023_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242027"  onclick="showContent('inst_tag_242027')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242027_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_34.html#inst_tag_242027_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242027_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242031"  onclick="showContent('inst_tag_242031')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242031_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_35.html#inst_tag_242031_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242031_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242079"  onclick="showContent('inst_tag_242079')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242079_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_40.html#inst_tag_242079_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242079_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242083"  onclick="showContent('inst_tag_242083')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242083_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_40.html#inst_tag_242083_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242083_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242087"  onclick="showContent('inst_tag_242087')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242087_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_40.html#inst_tag_242087_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242087_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_41.html#inst_tag_242091"  onclick="showContent('inst_tag_242091')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242091_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_41.html#inst_tag_242091_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242091_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242000"  onclick="showContent('inst_tag_242000')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></td>
<td class="s8 cl rt"> 89.39</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242000_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_32.html#inst_tag_242000_Toggle" > 68.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242000_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242016"  onclick="showContent('inst_tag_242016')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></td>
<td class="s8 cl rt"> 89.39</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242016_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_33.html#inst_tag_242016_Toggle" > 68.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242016_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242050"  onclick="showContent('inst_tag_242050')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></td>
<td class="s8 cl rt"> 89.39</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242050_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1942_37.html#inst_tag_242050_Toggle" > 68.18</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242050_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241686"  onclick="showContent('inst_tag_241686')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241686_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_0.html#inst_tag_241686_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241686_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241695"  onclick="showContent('inst_tag_241695')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241695_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_1.html#inst_tag_241695_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241695_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_241998"  onclick="showContent('inst_tag_241998')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_241998_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_32.html#inst_tag_241998_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_241998_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242014"  onclick="showContent('inst_tag_242014')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242014_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_33.html#inst_tag_242014_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242014_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242052"  onclick="showContent('inst_tag_242052')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242052_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_37.html#inst_tag_242052_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242052_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241992"  onclick="showContent('inst_tag_241992')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241992_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_31.html#inst_tag_241992_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241992_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241996"  onclick="showContent('inst_tag_241996')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241996_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_31.html#inst_tag_241996_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241996_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242004"  onclick="showContent('inst_tag_242004')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242004_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_32.html#inst_tag_242004_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242004_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242008"  onclick="showContent('inst_tag_242008')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242008_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_33.html#inst_tag_242008_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242008_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242012"  onclick="showContent('inst_tag_242012')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242012_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_33.html#inst_tag_242012_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242012_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242042"  onclick="showContent('inst_tag_242042')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242042_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_36.html#inst_tag_242042_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242042_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242046"  onclick="showContent('inst_tag_242046')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242046_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_36.html#inst_tag_242046_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242046_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242070"  onclick="showContent('inst_tag_242070')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242070_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_39.html#inst_tag_242070_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242070_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_41.html#inst_tag_242088"  onclick="showContent('inst_tag_242088')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></td>
<td class="s9 cl rt"> 92.42</td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242088_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1942_41.html#inst_tag_242088_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242088_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241700"  onclick="showContent('inst_tag_241700')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241700_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_2.html#inst_tag_241700_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241700_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241731"  onclick="showContent('inst_tag_241731')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241731_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_5.html#inst_tag_241731_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241731_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241767"  onclick="showContent('inst_tag_241767')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241767_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_8.html#inst_tag_241767_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241767_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241776"  onclick="showContent('inst_tag_241776')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241776_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_9.html#inst_tag_241776_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241776_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241824"  onclick="showContent('inst_tag_241824')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241824_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_14.html#inst_tag_241824_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241824_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241833"  onclick="showContent('inst_tag_241833')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241833_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_15.html#inst_tag_241833_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241833_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241881"  onclick="showContent('inst_tag_241881')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241881_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_20.html#inst_tag_241881_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241881_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241890"  onclick="showContent('inst_tag_241890')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241890_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_21.html#inst_tag_241890_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241890_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241938"  onclick="showContent('inst_tag_241938')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241938_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_26.html#inst_tag_241938_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241938_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241947"  onclick="showContent('inst_tag_241947')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241947_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_26.html#inst_tag_241947_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241947_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241773"  onclick="showContent('inst_tag_241773')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241773_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_9.html#inst_tag_241773_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241773_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241830"  onclick="showContent('inst_tag_241830')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241830_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_15.html#inst_tag_241830_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241830_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241887"  onclick="showContent('inst_tag_241887')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241887_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_20.html#inst_tag_241887_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241887_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241944"  onclick="showContent('inst_tag_241944')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></td>
<td class="s9 cl rt"> 93.65</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241944_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_26.html#inst_tag_241944_Toggle" > 80.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241944_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241990"  onclick="showContent('inst_tag_241990')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241990_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_31.html#inst_tag_241990_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241990_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241994"  onclick="showContent('inst_tag_241994')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241994_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_31.html#inst_tag_241994_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241994_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242002"  onclick="showContent('inst_tag_242002')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242002_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_32.html#inst_tag_242002_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242002_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242006"  onclick="showContent('inst_tag_242006')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242006_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_32.html#inst_tag_242006_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242006_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242010"  onclick="showContent('inst_tag_242010')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242010_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_33.html#inst_tag_242010_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242010_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242044"  onclick="showContent('inst_tag_242044')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242044_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_36.html#inst_tag_242044_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242044_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242048"  onclick="showContent('inst_tag_242048')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242048_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_37.html#inst_tag_242048_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242048_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242072"  onclick="showContent('inst_tag_242072')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242072_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_39.html#inst_tag_242072_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242072_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242086"  onclick="showContent('inst_tag_242086')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242086_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_40.html#inst_tag_242086_Toggle" > 81.82</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242086_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242066"  onclick="showContent('inst_tag_242066')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242066_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_38.html#inst_tag_242066_Toggle" > 86.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242066_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242074"  onclick="showContent('inst_tag_242074')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242074_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_39.html#inst_tag_242074_Toggle" > 86.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242074_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242084"  onclick="showContent('inst_tag_242084')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242084_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_40.html#inst_tag_242084_Toggle" > 86.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242084_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241769"  onclick="showContent('inst_tag_241769')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241769_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_9.html#inst_tag_241769_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241769_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241807"  onclick="showContent('inst_tag_241807')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241807_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_12.html#inst_tag_241807_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241807_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241826"  onclick="showContent('inst_tag_241826')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241826_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_14.html#inst_tag_241826_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241826_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241864"  onclick="showContent('inst_tag_241864')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241864_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_18.html#inst_tag_241864_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241864_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241883"  onclick="showContent('inst_tag_241883')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241883_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_20.html#inst_tag_241883_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241883_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241921"  onclick="showContent('inst_tag_241921')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241921_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_24.html#inst_tag_241921_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241921_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241940"  onclick="showContent('inst_tag_241940')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241940_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_26.html#inst_tag_241940_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241940_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241978"  onclick="showContent('inst_tag_241978')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></td>
<td class="s9 cl rt"> 95.93</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241978_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1942_30.html#inst_tag_241978_Toggle" > 87.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241978_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241993"  onclick="showContent('inst_tag_241993')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241993_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_31.html#inst_tag_241993_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241993_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_31.html#inst_tag_241997"  onclick="showContent('inst_tag_241997')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241997_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_31.html#inst_tag_241997_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_31.html#inst_tag_241997_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242001"  onclick="showContent('inst_tag_242001')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242001_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_32.html#inst_tag_242001_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242001_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_32.html#inst_tag_242005"  onclick="showContent('inst_tag_242005')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242005_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_32.html#inst_tag_242005_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_32.html#inst_tag_242005_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242009"  onclick="showContent('inst_tag_242009')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242009_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_33.html#inst_tag_242009_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242009_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242013"  onclick="showContent('inst_tag_242013')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242013_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_33.html#inst_tag_242013_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242013_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_33.html#inst_tag_242017"  onclick="showContent('inst_tag_242017')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242017_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_33.html#inst_tag_242017_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_33.html#inst_tag_242017_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242021"  onclick="showContent('inst_tag_242021')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242021_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_34.html#inst_tag_242021_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242021_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242025"  onclick="showContent('inst_tag_242025')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242025_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_34.html#inst_tag_242025_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242025_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242029"  onclick="showContent('inst_tag_242029')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242029_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_35.html#inst_tag_242029_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242029_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242033"  onclick="showContent('inst_tag_242033')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242033_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_35.html#inst_tag_242033_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242033_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242039"  onclick="showContent('inst_tag_242039')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242039_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_36.html#inst_tag_242039_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242039_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242081"  onclick="showContent('inst_tag_242081')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242081_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_40.html#inst_tag_242081_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242081_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242085"  onclick="showContent('inst_tag_242085')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242085_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_40.html#inst_tag_242085_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242085_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_41.html#inst_tag_242089"  onclick="showContent('inst_tag_242089')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242089_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_41.html#inst_tag_242089_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242089_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_41.html#inst_tag_242093"  onclick="showContent('inst_tag_242093')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242093_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_41.html#inst_tag_242093_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242093_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242068"  onclick="showContent('inst_tag_242068')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242068_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_39.html#inst_tag_242068_Toggle" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242068_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242076"  onclick="showContent('inst_tag_242076')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242076_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_39.html#inst_tag_242076_Toggle" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242076_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242082"  onclick="showContent('inst_tag_242082')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></td>
<td class="s9 cl rt"> 96.97</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242082_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_40.html#inst_tag_242082_Toggle" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242082_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242020"  onclick="showContent('inst_tag_242020')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242020_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_34.html#inst_tag_242020_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242020_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242024"  onclick="showContent('inst_tag_242024')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242024_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_34.html#inst_tag_242024_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242024_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242028"  onclick="showContent('inst_tag_242028')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242028_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_35.html#inst_tag_242028_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242028_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242032"  onclick="showContent('inst_tag_242032')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242032_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_35.html#inst_tag_242032_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242032_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242034"  onclick="showContent('inst_tag_242034')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242034_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_35.html#inst_tag_242034_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242034_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242038"  onclick="showContent('inst_tag_242038')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242038_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_36.html#inst_tag_242038_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242038_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242054"  onclick="showContent('inst_tag_242054')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242054_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_37.html#inst_tag_242054_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242054_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242062"  onclick="showContent('inst_tag_242062')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242062_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_38.html#inst_tag_242062_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242062_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242080"  onclick="showContent('inst_tag_242080')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242080_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_40.html#inst_tag_242080_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242080_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_41.html#inst_tag_242092"  onclick="showContent('inst_tag_242092')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></td>
<td class="s9 cl rt"> 98.48</td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242092_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1942_41.html#inst_tag_242092_Toggle" > 95.45</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242092_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241678"  onclick="showContent('inst_tag_241678')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241678_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241678_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241678_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241679"  onclick="showContent('inst_tag_241679')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241679_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241679_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241679_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241682"  onclick="showContent('inst_tag_241682')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241682_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241682_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241682_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241683"  onclick="showContent('inst_tag_241683')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241683_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241683_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241683_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241684"  onclick="showContent('inst_tag_241684')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241684_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241684_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241684_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_0.html#inst_tag_241687"  onclick="showContent('inst_tag_241687')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241687_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241687_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_0.html#inst_tag_241687_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_1.html#inst_tag_241696"  onclick="showContent('inst_tag_241696')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241696_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241696_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_1.html#inst_tag_241696_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_2.html#inst_tag_241699"  onclick="showContent('inst_tag_241699')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241699_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241699_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_2.html#inst_tag_241699_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241712"  onclick="showContent('inst_tag_241712')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241712_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241712_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241712_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241713"  onclick="showContent('inst_tag_241713')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241713_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241713_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241713_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241714"  onclick="showContent('inst_tag_241714')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241714_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241714_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241714_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_3.html#inst_tag_241715"  onclick="showContent('inst_tag_241715')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241715_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241715_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_3.html#inst_tag_241715_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_4.html#inst_tag_241718"  onclick="showContent('inst_tag_241718')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241718_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241718_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_4.html#inst_tag_241718_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_5.html#inst_tag_241728"  onclick="showContent('inst_tag_241728')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241728_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241728_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_5.html#inst_tag_241728_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241743"  onclick="showContent('inst_tag_241743')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241743_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241743_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241743_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241744"  onclick="showContent('inst_tag_241744')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241744_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241744_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241744_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241745"  onclick="showContent('inst_tag_241745')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241745_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241745_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241745_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_6.html#inst_tag_241746"  onclick="showContent('inst_tag_241746')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241746_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241746_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_6.html#inst_tag_241746_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_7.html#inst_tag_241749"  onclick="showContent('inst_tag_241749')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241749_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241749_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_7.html#inst_tag_241749_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241759"  onclick="showContent('inst_tag_241759')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241759_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241759_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241759_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_8.html#inst_tag_241765"  onclick="showContent('inst_tag_241765')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241765_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241765_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_8.html#inst_tag_241765_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241768"  onclick="showContent('inst_tag_241768')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241768_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241768_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241768_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_9.html#inst_tag_241772"  onclick="showContent('inst_tag_241772')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241772_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241772_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_9.html#inst_tag_241772_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241779"  onclick="showContent('inst_tag_241779')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241779_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241779_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241779_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241781"  onclick="showContent('inst_tag_241781')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241781_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241781_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241781_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_10.html#inst_tag_241787"  onclick="showContent('inst_tag_241787')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241787_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241787_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_10.html#inst_tag_241787_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241788"  onclick="showContent('inst_tag_241788')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241788_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241788_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241788_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241789"  onclick="showContent('inst_tag_241789')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241789_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241789_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241789_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241790"  onclick="showContent('inst_tag_241790')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241790_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241790_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241790_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_11.html#inst_tag_241791"  onclick="showContent('inst_tag_241791')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241791_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241791_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_11.html#inst_tag_241791_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241800"  onclick="showContent('inst_tag_241800')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241800_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241800_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241800_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241803"  onclick="showContent('inst_tag_241803')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241803_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241803_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241803_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_12.html#inst_tag_241806"  onclick="showContent('inst_tag_241806')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241806_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241806_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_12.html#inst_tag_241806_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241810"  onclick="showContent('inst_tag_241810')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241810_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241810_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241810_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241812"  onclick="showContent('inst_tag_241812')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241812_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241812_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241812_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_13.html#inst_tag_241816"  onclick="showContent('inst_tag_241816')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241816_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241816_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_13.html#inst_tag_241816_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241822"  onclick="showContent('inst_tag_241822')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241822_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241822_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241822_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_14.html#inst_tag_241825"  onclick="showContent('inst_tag_241825')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241825_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241825_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_14.html#inst_tag_241825_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241829"  onclick="showContent('inst_tag_241829')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241829_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241829_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241829_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_15.html#inst_tag_241836"  onclick="showContent('inst_tag_241836')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241836_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_15.html#inst_tag_241836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241838"  onclick="showContent('inst_tag_241838')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241838_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241838_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241838_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241844"  onclick="showContent('inst_tag_241844')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241844_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241844_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241844_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241845"  onclick="showContent('inst_tag_241845')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241845_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241845_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241845_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241846"  onclick="showContent('inst_tag_241846')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241846_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_16.html#inst_tag_241847"  onclick="showContent('inst_tag_241847')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241847_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241847_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_16.html#inst_tag_241847_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241848"  onclick="showContent('inst_tag_241848')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241848_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241848_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241848_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_17.html#inst_tag_241857"  onclick="showContent('inst_tag_241857')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241857_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241857_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_17.html#inst_tag_241857_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241860"  onclick="showContent('inst_tag_241860')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241860_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241860_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241860_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241863"  onclick="showContent('inst_tag_241863')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241863_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241863_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241863_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_18.html#inst_tag_241867"  onclick="showContent('inst_tag_241867')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241867_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241867_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_18.html#inst_tag_241867_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241869"  onclick="showContent('inst_tag_241869')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241869_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241869_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241869_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_19.html#inst_tag_241873"  onclick="showContent('inst_tag_241873')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241873_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241873_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_19.html#inst_tag_241873_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241879"  onclick="showContent('inst_tag_241879')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241879_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241879_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241879_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241882"  onclick="showContent('inst_tag_241882')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241882_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241882_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241882_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_20.html#inst_tag_241886"  onclick="showContent('inst_tag_241886')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241886_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241886_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_20.html#inst_tag_241886_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241893"  onclick="showContent('inst_tag_241893')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241893_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241893_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241893_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_21.html#inst_tag_241895"  onclick="showContent('inst_tag_241895')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241895_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241895_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_21.html#inst_tag_241895_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241901"  onclick="showContent('inst_tag_241901')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241901_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241901_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241901_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241902"  onclick="showContent('inst_tag_241902')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241902_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241902_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241902_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241903"  onclick="showContent('inst_tag_241903')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241903_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241903_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241903_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241904"  onclick="showContent('inst_tag_241904')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241904_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241904_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241904_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_22.html#inst_tag_241905"  onclick="showContent('inst_tag_241905')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241905_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241905_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_22.html#inst_tag_241905_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241914"  onclick="showContent('inst_tag_241914')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241914_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241914_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_23.html#inst_tag_241917"  onclick="showContent('inst_tag_241917')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241917_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241917_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_23.html#inst_tag_241917_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241920"  onclick="showContent('inst_tag_241920')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241920_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241920_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241920_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241924"  onclick="showContent('inst_tag_241924')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241924_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241924_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241924_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_24.html#inst_tag_241926"  onclick="showContent('inst_tag_241926')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241926_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241926_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_24.html#inst_tag_241926_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241930"  onclick="showContent('inst_tag_241930')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241930_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241930_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241930_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_25.html#inst_tag_241936"  onclick="showContent('inst_tag_241936')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241936_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241936_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_25.html#inst_tag_241936_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241939"  onclick="showContent('inst_tag_241939')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241939_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241939_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241939_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_26.html#inst_tag_241943"  onclick="showContent('inst_tag_241943')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241943_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241943_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_26.html#inst_tag_241943_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241950"  onclick="showContent('inst_tag_241950')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241950_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241950_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241950_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_27.html#inst_tag_241952"  onclick="showContent('inst_tag_241952')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241952_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241952_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_27.html#inst_tag_241952_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241958"  onclick="showContent('inst_tag_241958')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241958_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241958_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241958_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241959"  onclick="showContent('inst_tag_241959')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241959_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241959_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241959_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241960"  onclick="showContent('inst_tag_241960')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241960_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241960_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241960_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241961"  onclick="showContent('inst_tag_241961')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241961_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241961_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241961_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_28.html#inst_tag_241962"  onclick="showContent('inst_tag_241962')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241962_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241962_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_28.html#inst_tag_241962_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241971"  onclick="showContent('inst_tag_241971')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241971_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241971_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241971_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241974"  onclick="showContent('inst_tag_241974')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241974_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241974_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241974_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_29.html#inst_tag_241977"  onclick="showContent('inst_tag_241977')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241977_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241977_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_29.html#inst_tag_241977_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241981"  onclick="showContent('inst_tag_241981')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241981_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241981_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241981_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241983"  onclick="showContent('inst_tag_241983')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241983_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241983_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_30.html#inst_tag_241987"  onclick="showContent('inst_tag_241987')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241987_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241987_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_30.html#inst_tag_241987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242018"  onclick="showContent('inst_tag_242018')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242018_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242018_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242018_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242022"  onclick="showContent('inst_tag_242022')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242022_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242022_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242022_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_34.html#inst_tag_242026"  onclick="showContent('inst_tag_242026')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242026_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242026_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_34.html#inst_tag_242026_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242030"  onclick="showContent('inst_tag_242030')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242030_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242030_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242030_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242036"  onclick="showContent('inst_tag_242036')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242036_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242036_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242036_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_35.html#inst_tag_242037"  onclick="showContent('inst_tag_242037')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242037_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242037_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_35.html#inst_tag_242037_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242040"  onclick="showContent('inst_tag_242040')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242040_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242040_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242040_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242041"  onclick="showContent('inst_tag_242041')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242041_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242041_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242041_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_36.html#inst_tag_242045"  onclick="showContent('inst_tag_242045')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242045_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242045_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_36.html#inst_tag_242045_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242049"  onclick="showContent('inst_tag_242049')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242049_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242049_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242049_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242053"  onclick="showContent('inst_tag_242053')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242053_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242053_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242053_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242056"  onclick="showContent('inst_tag_242056')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242056_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242056_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242056_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_37.html#inst_tag_242057"  onclick="showContent('inst_tag_242057')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242057_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242057_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_37.html#inst_tag_242057_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242061"  onclick="showContent('inst_tag_242061')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242061_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242061_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242061_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242064"  onclick="showContent('inst_tag_242064')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242064_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242064_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242064_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_38.html#inst_tag_242065"  onclick="showContent('inst_tag_242065')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242065_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242065_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_38.html#inst_tag_242065_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242069"  onclick="showContent('inst_tag_242069')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242069_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242069_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242069_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242073"  onclick="showContent('inst_tag_242073')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242073_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242073_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242073_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_39.html#inst_tag_242077"  onclick="showContent('inst_tag_242077')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242077_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242077_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_39.html#inst_tag_242077_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_40.html#inst_tag_242078"  onclick="showContent('inst_tag_242078')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242078_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242078_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_40.html#inst_tag_242078_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1942_41.html#inst_tag_242090"  onclick="showContent('inst_tag_242090')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242090_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242090_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1942_41.html#inst_tag_242090_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_cdc_data_sync_gf'>
<a name="Line"></a>
Line Coverage for Module : <a name="450690191"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="592355757"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=30,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241691_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241693_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241698_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996168587"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=7,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241705_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241706_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241707_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241736_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241737_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241738_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241764_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241821_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241878_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241935_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="209195911"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=3,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.19</td>
<td class="s5 cl rt"> 55.56</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241690_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241715_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241746_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241786_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241790_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241843_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241847_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241900_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241904_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241957_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241961_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1102682249"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=5,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241717_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241748_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241792_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241849_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241906_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241963_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="944545452"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=84,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.15</td>
<td class="s1 cl rt"> 13.45</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241725_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.15</td>
<td class="s1 cl rt"> 13.45</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241726_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241756_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241757_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">342</td>
<td class="rt">46</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">342</td>
<td class="rt">46</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="684290427"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=1,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241678_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241679_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241680_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241681_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241682_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241683_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241684_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241685_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241688_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241689_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241696_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241697_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241699_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241700_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241701_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241710_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241712_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241713_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241714_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241716_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241718_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241719_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241721_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241722_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241728_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241729_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241730_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241731_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241732_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241741_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241743_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241744_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241745_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241747_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241749_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241750_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241752_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241753_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241759_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241760_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241761_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241762_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241763_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241765_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241767_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241768_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241770_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241772_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241776_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241777_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241779_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241780_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241782_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241784_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241785_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241787_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241788_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241789_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241791_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241793_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241794_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241795_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241797_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241798_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241800_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241801_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241802_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241808_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241810_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241812_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241814_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241816_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241817_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241818_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241819_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241820_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241822_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241824_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241825_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241827_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241829_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241833_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241834_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241836_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241837_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241839_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241841_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241842_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241844_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241845_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241846_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241848_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241850_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241851_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241852_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241854_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241855_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241857_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241858_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241859_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241865_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241867_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241869_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241871_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241873_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241874_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241875_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241876_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241877_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241879_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241881_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241882_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241884_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241886_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241890_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241891_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241893_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241894_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241896_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241898_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241899_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241901_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241902_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241903_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241905_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_22.html#inst_tag_241907_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241908_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241909_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241911_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241912_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241914_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241915_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241916_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241922_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241924_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241926_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241928_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241930_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241931_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241932_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241933_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241934_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241936_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241938_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241939_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241941_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241943_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241947_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241948_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241950_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241951_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241953_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241955_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241956_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241958_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241959_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241960_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241962_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241964_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241965_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241966_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241968_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241969_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241971_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241972_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241973_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241979_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241981_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241983_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241985_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241987_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241988_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241989_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241991_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241993_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241995_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241997_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_241999_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242001_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242003_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242005_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242007_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242009_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242011_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242013_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242015_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242017_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242019_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242021_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242023_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242025_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242027_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242029_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242031_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242033_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242035_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242037_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242039_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242041_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242043_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242045_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242047_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242049_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242051_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242053_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242055_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242057_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242059_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242061_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242063_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242065_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242067_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242069_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242071_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242073_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242075_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242077_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242079_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242081_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242083_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242085_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242087_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_41.html#inst_tag_242089_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod1942_41.html#inst_tag_242091_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod1942_41.html#inst_tag_242093_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="598058230"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=6,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241711_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241720_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241742_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241751_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241766_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241778_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241804_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241805_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241813_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241823_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241835_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241861_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241862_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241870_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241880_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241892_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241918_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241919_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241927_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241937_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241949_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241975_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241976_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241984_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">22</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">22</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1924263987"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=14,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241702_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241704_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241727_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241733_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241735_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod1942_8.html#inst_tag_241758_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="295428108"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=8,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241709_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241740_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241771_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241774_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241783_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_11.html#inst_tag_241796_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241799_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241806_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241809_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241811_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_13.html#inst_tag_241815_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241828_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241831_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241840_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241853_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_17.html#inst_tag_241856_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241863_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241866_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241868_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_19.html#inst_tag_241872_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241885_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241888_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241897_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241910_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241913_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241920_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241923_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241925_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_25.html#inst_tag_241929_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241942_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241945_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241954_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_28.html#inst_tag_241967_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241970_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241977_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241980_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.46</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241982_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241986_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1798636453"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=133,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod1942_2.html#inst_tag_241703_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod1942_5.html#inst_tag_241734_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1405312371"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=9,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241773_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241830_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241887_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.65</td>
<td class="s8 cl rt"> 80.95</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241944_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">34</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="231540938"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=28,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod1942_3.html#inst_tag_241708_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod1942_6.html#inst_tag_241739_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="669962830"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=24,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241723_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241754_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1838031790"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=64,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241769_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod1942_9.html#inst_tag_241775_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241807_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_14.html#inst_tag_241826_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod1942_15.html#inst_tag_241832_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241864_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_20.html#inst_tag_241883_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241889_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_24.html#inst_tag_241921_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241940_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod1942_26.html#inst_tag_241946_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.93</td>
<td class="s8 cl rt"> 87.79</td>
</tr></table>
<span class=inst><a href="mod1942_30.html#inst_tag_241978_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">230</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">230</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">115</td>
<td class="rt">87.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[22:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[30:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[38:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[62:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[14:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[22:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[30:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[38:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[62:56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1909936390"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=2,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241686_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_0.html#inst_tag_241687_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241692_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241694_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod1942_1.html#inst_tag_241695_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod1942_4.html#inst_tag_241724_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod1942_7.html#inst_tag_241755_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_10.html#inst_tag_241781_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_12.html#inst_tag_241803_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_16.html#inst_tag_241838_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_18.html#inst_tag_241860_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_21.html#inst_tag_241895_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_23.html#inst_tag_241917_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_27.html#inst_tag_241952_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_29.html#inst_tag_241974_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1491544568"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=4,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241990_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241992_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241994_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_31.html#inst_tag_241996_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s7 cl rt"> 72.73</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_241998_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.39</td>
<td class="s6 cl rt"> 68.18</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242000_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242002_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242004_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_32.html#inst_tag_242006_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242008_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242010_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242012_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s7 cl rt"> 72.73</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242014_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.39</td>
<td class="s6 cl rt"> 68.18</td>
</tr></table>
<span class=inst><a href="mod1942_33.html#inst_tag_242016_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242018_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242020_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242022_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242024_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_34.html#inst_tag_242026_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242028_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242030_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242032_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242034_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_35.html#inst_tag_242036_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242038_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242040_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242042_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242044_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_36.html#inst_tag_242046_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242048_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.39</td>
<td class="s6 cl rt"> 68.18</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242050_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.91</td>
<td class="s7 cl rt"> 72.73</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242052_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242054_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_37.html#inst_tag_242056_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.27</td>
<td class="s3 cl rt"> 31.82</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242058_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.79</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242060_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242062_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242064_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod1942_38.html#inst_tag_242066_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 90.91</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242068_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242070_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242072_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242074_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 90.91</td>
</tr></table>
<span class=inst><a href="mod1942_39.html#inst_tag_242076_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242078_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242080_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 90.91</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242082_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242084_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.94</td>
<td class="s8 cl rt"> 81.82</td>
</tr></table>
<span class=inst><a href="mod1942_40.html#inst_tag_242086_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.42</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod1942_41.html#inst_tag_242088_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1942_41.html#inst_tag_242090_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 95.45</td>
</tr></table>
<span class=inst><a href="mod1942_41.html#inst_tag_242092_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="450690191"></a>
<a href="mod1942.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
