/home/IC/Projects/System/RTL/SYS_TOP.v
/home/IC/Projects/System/RTL/ALU_16B.v
/home/IC/Projects/System/RTL/clkdiv.v
/home/IC/Projects/System/RTL/CLKDIV_MUX.v
/home/IC/Projects/System/RTL/CLK_GATE.v
/home/IC/Projects/System/RTL/Data_sync.v
/home/IC/Projects/System/RTL/Register_file.v
/home/IC/Projects/System/RTL/RST_SYNC.v
/home/IC/Projects/System/RTL/FIFO_MEM_CNTRL.v
/home/IC/Projects/System/RTL/DF_SYNC.v
/home/IC/Projects/System/RTL/FIFO_RD.v
/home/IC/Projects/System/RTL/FIFO_WR.v
/home/IC/Projects/System/RTL/ASYNC_FIFO.v
/home/IC/Projects/System/RTL/PULSE_GEN.v
/home/IC/Projects/System/RTL/data_sampling.v
/home/IC/Projects/System/RTL/deserializer.v
/home/IC/Projects/System/RTL/edge_bit_counter.v
/home/IC/Projects/System/RTL/parity_check.v
/home/IC/Projects/System/RTL/stop_check.v
/home/IC/Projects/System/RTL/start_check.v
/home/IC/Projects/System/RTL/UART_RX.v
/home/IC/Projects/System/RTL/FSM.v
/home/IC/Projects/System/RTL/MUX.v
/home/IC/Projects/System/RTL/Parity_Calc.v
/home/IC/Projects/System/RTL/serializer.v
/home/IC/Projects/System/RTL/UART_tx.v
/home/IC/Projects/System/RTL/FSM_tx.v
/home/IC/Projects/System/RTL/UART.v
/home/IC/Projects/System/RTL/SYS_CTRL.v
