# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BScThesis.srcs/sources_1/new/SDES/SDES_swap.vhd" \
"../../../../BScThesis.srcs/sim_1/new/SDES/tb_sdes_swap.vhd" \

# Do not sort compile order
nosort
