

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s'
================================================================
* Date:           Wed Dec 27 16:11:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 13.755 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.7>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 4 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 5 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 7 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 8 'select' 'select_ln65' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %select_ln65, %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 9 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.80ns)   --->   "%x_max_V = select i1 %icmp_ln1496_1, i16 %data_2_V_read_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 10 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 11 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 12 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 13 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 14 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 15 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_3, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 16 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_1, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 17 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_3 = xor i1 %tmp_1, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 18 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_1, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_3, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_7, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_5, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_4 = xor i1 %tmp_5, %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_5, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_7, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.07ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_9, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_8, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_5 = xor i1 %tmp_8, %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_9, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_3, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'select' 'y_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 43 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 44 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 45 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 46 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_4, i10 511, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'select' 'y_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 50 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 51 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 52 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 53 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_5, i10 511, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'select' 'y_V_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 57 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 58 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 59 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 60 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 61 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 62 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 63 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 64 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln203_2 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 65 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.10ns)   --->   "%p_Val2_6 = add i18 %zext_ln203_1, %zext_ln203" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 66 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.10ns)   --->   "%add_ln746 = add i17 %exp_res_0_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 67 'add' 'add_ln746' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 68 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Val2_7 = select i1 %p_Result_s, i17 -1, i17 %add_ln746" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 69 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%zext_ln746 = zext i17 %p_Val2_7 to i18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 70 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.10ns) (out node of the LUT)   --->   "%p_Val2_9 = add i18 %zext_ln746, %zext_ln203_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 71 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_9, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 72 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_9, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 73 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.68ns)   --->   "%y_V_3 = select i1 %p_Result_6, i10 511, i10 %tmp_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 74 'select' 'y_V_3' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 75 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 76 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 77 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 78 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 79 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 80 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 81 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 82 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 83 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 84 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 85 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 86 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 87 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 88 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 89 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 90 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 91 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 92 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "ret { i16, i16, i16 } %mrv_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_2_V_read_1      (read         ) [ 0000]
data_1_V_read_1      (read         ) [ 0000]
data_0_V_read_1      (read         ) [ 0000]
icmp_ln1496          (icmp         ) [ 0000]
select_ln65          (select       ) [ 0000]
icmp_ln1496_1        (icmp         ) [ 0000]
x_max_V              (select       ) [ 0000]
sext_ln703           (sext         ) [ 0000]
sext_ln703_1         (sext         ) [ 0000]
sub_ln1193           (sub          ) [ 0000]
tmp_1                (bitselect    ) [ 0000]
tmp_3                (bitselect    ) [ 0000]
xor_ln786            (xor          ) [ 0000]
and_ln786            (and          ) [ 0000]
xor_ln340_3          (xor          ) [ 0000]
xor_ln340            (xor          ) [ 0000]
or_ln340             (or           ) [ 0000]
sext_ln703_2         (sext         ) [ 0000]
sub_ln1193_1         (sub          ) [ 0000]
tmp_5                (bitselect    ) [ 0000]
tmp_7                (bitselect    ) [ 0000]
xor_ln786_1          (xor          ) [ 0000]
and_ln786_1          (and          ) [ 0000]
xor_ln340_4          (xor          ) [ 0000]
xor_ln340_1          (xor          ) [ 0000]
or_ln340_1           (or           ) [ 0000]
sext_ln703_3         (sext         ) [ 0000]
sub_ln1193_2         (sub          ) [ 0000]
tmp_8                (bitselect    ) [ 0000]
tmp_9                (bitselect    ) [ 0000]
xor_ln786_2          (xor          ) [ 0000]
and_ln786_2          (and          ) [ 0000]
xor_ln340_5          (xor          ) [ 0000]
xor_ln340_2          (xor          ) [ 0000]
or_ln340_2           (or           ) [ 0000]
tmp                  (partselect   ) [ 0000]
select_ln340         (select       ) [ 0000]
select_ln388         (select       ) [ 0000]
y_V                  (select       ) [ 0000]
zext_ln255           (zext         ) [ 0000]
exp_table1_addr      (getelementptr) [ 0110]
tmp_2                (partselect   ) [ 0000]
select_ln340_2       (select       ) [ 0000]
select_ln388_1       (select       ) [ 0000]
y_V_1                (select       ) [ 0000]
zext_ln255_1         (zext         ) [ 0000]
exp_table1_addr_1    (getelementptr) [ 0110]
tmp_4                (partselect   ) [ 0000]
select_ln340_4       (select       ) [ 0000]
select_ln388_2       (select       ) [ 0000]
y_V_2                (select       ) [ 0000]
zext_ln255_2         (zext         ) [ 0000]
exp_table1_addr_2    (getelementptr) [ 0110]
exp_res_0_V          (load         ) [ 0101]
zext_ln203           (zext         ) [ 0000]
exp_res_1_V          (load         ) [ 0101]
zext_ln203_1         (zext         ) [ 0000]
exp_res_2_V          (load         ) [ 0101]
zext_ln203_2         (zext         ) [ 0000]
p_Val2_6             (add          ) [ 0000]
add_ln746            (add          ) [ 0000]
p_Result_s           (bitselect    ) [ 0000]
p_Val2_7             (select       ) [ 0000]
zext_ln746           (zext         ) [ 0000]
p_Val2_9             (add          ) [ 0000]
p_Result_6           (bitselect    ) [ 0000]
tmp_6                (partselect   ) [ 0000]
y_V_3                (select       ) [ 0000]
zext_ln265           (zext         ) [ 0000]
invert_table2_addr   (getelementptr) [ 0101]
specpipeline_ln217   (specpipeline ) [ 0000]
inv_exp_sum_V        (load         ) [ 0000]
sext_ln1116          (sext         ) [ 0000]
zext_ln1118          (zext         ) [ 0000]
mul_ln1118           (mul          ) [ 0000]
res_0_V_write_assign (partselect   ) [ 0000]
zext_ln1118_1        (zext         ) [ 0000]
mul_ln1118_1         (mul          ) [ 0000]
res_1_V_write_assign (partselect   ) [ 0000]
zext_ln1118_2        (zext         ) [ 0000]
mul_ln1118_2         (mul          ) [ 0000]
res_2_V_write_assign (partselect   ) [ 0000]
mrv                  (insertvalue  ) [ 0000]
mrv_1                (insertvalue  ) [ 0000]
mrv_2                (insertvalue  ) [ 0000]
ret_ln270            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_table1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="invert_table2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_2_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_1_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_0_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="exp_table1_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="17" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="17" slack="0"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="8" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="110" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="17" slack="0"/>
<pin id="99" dir="1" index="7" bw="17" slack="0"/>
<pin id="111" dir="1" index="11" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/1 exp_res_1_V/1 exp_res_2_V/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="exp_table1_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="17" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exp_table1_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="17" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="invert_table2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="18" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1496_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln65_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln1496_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_max_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln703_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln703_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln1193_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="17" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="17" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln786_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="and_ln786_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln340_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln340_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln340_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln703_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_ln1193_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="17" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_7_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="17" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln786_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln786_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln340_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln340_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln340_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln703_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln1193_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_8_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="17" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_9_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="17" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln786_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="and_ln786_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="xor_ln340_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln340_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln340_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="5" slack="0"/>
<pin id="331" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln340_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln388_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="0" index="2" bw="10" slack="0"/>
<pin id="348" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="y_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln255_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="17" slack="0"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="0" index="3" bw="5" slack="0"/>
<pin id="370" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln340_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="10" slack="0"/>
<pin id="378" dir="0" index="2" bw="10" slack="0"/>
<pin id="379" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln388_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="10" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="y_V_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln255_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="17" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="0" index="3" bw="5" slack="0"/>
<pin id="409" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln340_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="0" index="2" bw="10" slack="0"/>
<pin id="418" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln388_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="0" index="2" bw="10" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="y_V_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="0" index="2" bw="10" slack="0"/>
<pin id="434" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln255_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln203_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="17" slack="0"/>
<pin id="445" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln203_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="17" slack="0"/>
<pin id="449" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln203_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="0"/>
<pin id="453" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Val2_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="17" slack="0"/>
<pin id="457" dir="0" index="1" bw="17" slack="0"/>
<pin id="458" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln746_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="17" slack="0"/>
<pin id="463" dir="0" index="1" bw="17" slack="0"/>
<pin id="464" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_s_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="18" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_Val2_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="17" slack="0"/>
<pin id="479" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln746_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="17" slack="0"/>
<pin id="485" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Val2_9_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="17" slack="0"/>
<pin id="489" dir="0" index="1" bw="17" slack="0"/>
<pin id="490" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_Result_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="18" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_6_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="18" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="y_V_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="10" slack="0"/>
<pin id="514" dir="0" index="2" bw="10" slack="0"/>
<pin id="515" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln265_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln1116_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="18" slack="0"/>
<pin id="526" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1118_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="17" slack="1"/>
<pin id="530" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="res_0_V_write_assign_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="26" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="0" index="3" bw="6" slack="0"/>
<pin id="536" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln1118_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="17" slack="1"/>
<pin id="542" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="res_1_V_write_assign_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="26" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln1118_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="1"/>
<pin id="554" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="res_2_V_write_assign_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="26" slack="0"/>
<pin id="558" dir="0" index="2" bw="5" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mrv_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="48" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mrv_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="48" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="0"/>
<pin id="573" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="mrv_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="48" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="582" class="1007" name="mul_ln1118_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="0"/>
<pin id="584" dir="0" index="1" bw="18" slack="0"/>
<pin id="585" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/3 "/>
</bind>
</comp>

<comp id="589" class="1007" name="mul_ln1118_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="17" slack="0"/>
<pin id="591" dir="0" index="1" bw="18" slack="0"/>
<pin id="592" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/3 "/>
</bind>
</comp>

<comp id="596" class="1007" name="mul_ln1118_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="17" slack="0"/>
<pin id="598" dir="0" index="1" bw="18" slack="0"/>
<pin id="599" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="exp_table1_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="10" slack="1"/>
<pin id="605" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="exp_table1_addr_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="1"/>
<pin id="610" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="exp_table1_addr_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="1"/>
<pin id="615" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="618" class="1005" name="exp_res_0_V_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="17" slack="1"/>
<pin id="620" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="623" class="1005" name="exp_res_1_V_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="17" slack="1"/>
<pin id="625" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="628" class="1005" name="exp_res_2_V_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="17" slack="1"/>
<pin id="630" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="invert_table2_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="1"/>
<pin id="635" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="83" pin=5"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="70" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="64" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="64" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="70" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="58" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="58" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="132" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="70" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="146" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="154" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="162" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="168" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="168" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="176" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="168" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="176" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="64" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="158" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="218" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="224" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="224" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="232" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="224" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="232" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="58" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="158" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="14" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="274" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="280" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="280" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="288" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="280" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="288" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="162" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="341"><net_src comp="196" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="326" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="190" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="326" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="208" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="336" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="344" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="371"><net_src comp="20" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="218" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="380"><net_src comp="252" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="24" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="365" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="246" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="365" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="264" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="375" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="383" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="274" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="22" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="419"><net_src comp="308" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="404" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="302" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="404" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="320" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="414" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="422" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="446"><net_src comp="83" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="83" pin="7"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="83" pin="11"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="447" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="443" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="83" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="83" pin="7"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="455" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="32" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="461" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="451" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="487" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="493" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="501" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="527"><net_src comp="120" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="52" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="539"><net_src comp="54" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="549"><net_src comp="50" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="52" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="561"><net_src comp="50" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="52" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="563"><net_src comp="54" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="56" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="531" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="543" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="555" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="528" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="524" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="588"><net_src comp="582" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="593"><net_src comp="540" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="524" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="589" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="600"><net_src comp="552" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="524" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="602"><net_src comp="596" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="606"><net_src comp="76" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="611"><net_src comp="89" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="616"><net_src comp="101" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="83" pin=5"/></net>

<net id="621"><net_src comp="83" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="626"><net_src comp="83" pin="7"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="631"><net_src comp="83" pin="11"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="636"><net_src comp="113" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5> : exp_table1 | {1 2 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5> : invert_table2 | {2 3 }
  - Chain level:
	State 1
		select_ln65 : 1
		icmp_ln1496_1 : 2
		x_max_V : 3
		sext_ln703_1 : 4
		sub_ln1193 : 5
		tmp_1 : 6
		tmp_3 : 6
		xor_ln786 : 7
		and_ln786 : 7
		xor_ln340_3 : 7
		xor_ln340 : 7
		or_ln340 : 7
		sub_ln1193_1 : 5
		tmp_5 : 6
		tmp_7 : 6
		xor_ln786_1 : 7
		and_ln786_1 : 7
		xor_ln340_4 : 7
		xor_ln340_1 : 7
		or_ln340_1 : 7
		sub_ln1193_2 : 5
		tmp_8 : 6
		tmp_9 : 6
		xor_ln786_2 : 7
		and_ln786_2 : 7
		xor_ln340_5 : 7
		xor_ln340_2 : 7
		or_ln340_2 : 7
		tmp : 6
		select_ln340 : 7
		select_ln388 : 7
		y_V : 8
		zext_ln255 : 9
		exp_table1_addr : 10
		exp_res_0_V : 11
		tmp_2 : 6
		select_ln340_2 : 7
		select_ln388_1 : 7
		y_V_1 : 8
		zext_ln255_1 : 9
		exp_table1_addr_1 : 10
		exp_res_1_V : 11
		tmp_4 : 6
		select_ln340_4 : 7
		select_ln388_2 : 7
		y_V_2 : 8
		zext_ln255_2 : 9
		exp_table1_addr_2 : 10
		exp_res_2_V : 11
	State 2
		zext_ln203 : 1
		zext_ln203_1 : 1
		zext_ln203_2 : 1
		p_Val2_6 : 2
		add_ln746 : 1
		p_Result_s : 3
		p_Val2_7 : 4
		zext_ln746 : 5
		p_Val2_9 : 6
		p_Result_6 : 7
		tmp_6 : 7
		y_V_3 : 8
		zext_ln265 : 9
		invert_table2_addr : 10
		inv_exp_sum_V : 11
	State 3
		sext_ln1116 : 1
		mul_ln1118 : 2
		res_0_V_write_assign : 3
		mul_ln1118_1 : 2
		res_1_V_write_assign : 3
		mul_ln1118_2 : 2
		res_2_V_write_assign : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		ret_ln270 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln65_fu_132     |    0    |    0    |    16   |
|          |        x_max_V_fu_146       |    0    |    0    |    16   |
|          |     select_ln340_fu_336     |    0    |    0    |    10   |
|          |     select_ln388_fu_344     |    0    |    0    |    10   |
|          |          y_V_fu_352         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_375    |    0    |    0    |    10   |
|  select  |    select_ln388_1_fu_383    |    0    |    0    |    10   |
|          |         y_V_1_fu_391        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_414    |    0    |    0    |    10   |
|          |    select_ln388_2_fu_422    |    0    |    0    |    10   |
|          |         y_V_2_fu_430        |    0    |    0    |    10   |
|          |       p_Val2_7_fu_475       |    0    |    0    |    17   |
|          |         y_V_3_fu_511        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_6_fu_455       |    0    |    0    |    24   |
|    add   |       add_ln746_fu_461      |    0    |    0    |    24   |
|          |       p_Val2_9_fu_487       |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_162      |    0    |    0    |    23   |
|    sub   |     sub_ln1193_1_fu_218     |    0    |    0    |    23   |
|          |     sub_ln1193_2_fu_274     |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln1496_fu_126     |    0    |    0    |    13   |
|          |     icmp_ln1496_1_fu_140    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_184      |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_196     |    0    |    0    |    2    |
|          |       xor_ln340_fu_202      |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_240     |    0    |    0    |    2    |
|    xor   |      xor_ln340_4_fu_252     |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_258     |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_296     |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_308     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_314     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln786_fu_190      |    0    |    0    |    2    |
|    and   |      and_ln786_1_fu_246     |    0    |    0    |    2    |
|          |      and_ln786_2_fu_302     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln340_fu_208       |    0    |    0    |    2    |
|    or    |      or_ln340_1_fu_264      |    0    |    0    |    2    |
|          |      or_ln340_2_fu_320      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_582      |    1    |    0    |    0    |
|    mul   |     mul_ln1118_1_fu_589     |    1    |    0    |    0    |
|          |     mul_ln1118_2_fu_596     |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_2_V_read_1_read_fu_58 |    0    |    0    |    0    |
|   read   |  data_1_V_read_1_read_fu_64 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_70 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_154      |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_158     |    0    |    0    |    0    |
|   sext   |     sext_ln703_2_fu_214     |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_270     |    0    |    0    |    0    |
|          |      sext_ln1116_fu_524     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_168        |    0    |    0    |    0    |
|          |         tmp_3_fu_176        |    0    |    0    |    0    |
|          |         tmp_5_fu_224        |    0    |    0    |    0    |
| bitselect|         tmp_7_fu_232        |    0    |    0    |    0    |
|          |         tmp_8_fu_280        |    0    |    0    |    0    |
|          |         tmp_9_fu_288        |    0    |    0    |    0    |
|          |      p_Result_s_fu_467      |    0    |    0    |    0    |
|          |      p_Result_6_fu_493      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_326         |    0    |    0    |    0    |
|          |         tmp_2_fu_365        |    0    |    0    |    0    |
|          |         tmp_4_fu_404        |    0    |    0    |    0    |
|partselect|         tmp_6_fu_501        |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_531 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_543 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_555 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_360      |    0    |    0    |    0    |
|          |     zext_ln255_1_fu_399     |    0    |    0    |    0    |
|          |     zext_ln255_2_fu_438     |    0    |    0    |    0    |
|          |      zext_ln203_fu_443      |    0    |    0    |    0    |
|          |     zext_ln203_1_fu_447     |    0    |    0    |    0    |
|   zext   |     zext_ln203_2_fu_451     |    0    |    0    |    0    |
|          |      zext_ln746_fu_483      |    0    |    0    |    0    |
|          |      zext_ln265_fu_519      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_528     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_540    |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_552    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_564         |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_570        |    0    |    0    |    0    |
|          |         mrv_2_fu_576        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   346   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exp_res_0_V_reg_618   |   17   |
|    exp_res_1_V_reg_623   |   17   |
|    exp_res_2_V_reg_628   |   17   |
| exp_table1_addr_1_reg_608|   10   |
| exp_table1_addr_2_reg_613|   10   |
|  exp_table1_addr_reg_603 |   10   |
|invert_table2_addr_reg_633|   10   |
+--------------------------+--------+
|           Total          |   91   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_83 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   91   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   91   |   382  |
+-----------+--------+--------+--------+--------+
