$date
	Mon Nov 15 21:58:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_contador $end
$var wire 1 ! push $end
$var wire 6 " cuenta_synth [5:0] $end
$var wire 6 # cuenta [5:0] $end
$var wire 1 $ clk $end
$scope module conductual $end
$var wire 1 ! push $end
$var wire 1 $ clk $end
$var reg 6 % cuenta [5:0] $end
$upscope $end
$scope module estructural $end
$var wire 1 & _03_ $end
$var wire 1 ! push $end
$var wire 1 $ clk $end
$var wire 32 ' _02_ [31:0] $end
$var wire 32 ( _01_ [31:0] $end
$var wire 6 ) _00_ [5:0] $end
$var reg 6 * cuenta [5:0] $end
$upscope $end
$scope module probador $end
$var wire 6 + cuenta [5:0] $end
$var wire 6 , cuenta_synth [5:0] $end
$var reg 1 $ clk $end
$var reg 1 ! push $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b0z000001 (
b0z00000 '
0&
b0 %
0$
b0 #
b0 "
0!
$end
#10
1$
#20
0$
#30
b1 )
1!
1$
#40
0$
#50
b10 )
b0z000010 (
b0z00001 '
b1 #
b1 %
b1 +
b1 "
b1 *
b1 ,
1$
#60
0$
#70
b11 )
b0z000011 (
b0z00000 '
b10 "
b10 *
b10 ,
b10 #
b10 %
b10 +
1$
#80
0$
#90
b0z000100 (
b0z00011 '
b11 #
b11 %
b11 +
b11 "
b11 *
b11 ,
b11 )
0!
1$
#100
0$
#110
1$
#120
0$
#130
1$
#139
b100 )
1!
#140
0$
#150
b101 )
b0z000101 (
b0z00000 '
b100 "
b100 *
b100 ,
b100 #
b100 %
b100 +
1$
#160
0$
#170
b110 )
b0z000110 (
b0z00001 '
b101 #
b101 %
b101 +
b101 "
b101 *
b101 ,
1$
#180
0$
#190
b111 )
b0z000111 (
b0z00000 '
b110 "
b110 *
b110 ,
b110 #
b110 %
b110 +
1$
#200
0$
#210
b1000 )
b0z001000 (
b0z00111 '
b111 #
b111 %
b111 +
b111 "
b111 *
b111 ,
1$
#220
0$
#230
b1001 )
b0z001001 (
b0z00000 '
b1000 "
b1000 *
b1000 ,
b1000 #
b1000 %
b1000 +
1$
#240
0$
#250
b1010 )
b0z001010 (
b0z00001 '
b1001 #
b1001 %
b1001 +
b1001 "
b1001 *
b1001 ,
1$
#260
0$
#270
b1011 )
b0z001011 (
b0z00000 '
b1010 "
b1010 *
b1010 ,
b1010 #
b1010 %
b1010 +
1$
#280
0$
#290
b1100 )
b0z001100 (
b0z00011 '
b1011 #
b1011 %
b1011 +
b1011 "
b1011 *
b1011 ,
1$
#300
0$
