Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 16 14:58:21 2023
| Host         : DESKTOP-52MIN3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file song_timing_summary_routed.rpt -pb song_timing_summary_routed.pb -rpx song_timing_summary_routed.rpx -warn_on_violation
| Design       : song
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: custom_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.401        0.000                      0                   83        0.226        0.000                      0                   83        3.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.401        0.000                      0                   83        0.226        0.000                      0                   83        3.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.159ns (46.474%)  route 2.487ns (53.526%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    counter_reg[16]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.552 r  counter_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.552    counter[18]
    SLICE_X2Y16          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.652    13.417    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.109    13.953    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 2.055ns (45.249%)  route 2.487ns (54.752%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 13.417 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.229    counter_reg[16]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.448 r  counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.448    counter[17]
    SLICE_X2Y16          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.652    13.417    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.463    13.880    
                         clock uncertainty           -0.035    13.844    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)        0.109    13.953    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.042ns (45.091%)  route 2.487ns (54.909%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.435 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.435    counter[14]
    SLICE_X2Y15          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653    13.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.109    13.954    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.034ns (44.994%)  route 2.487ns (55.006%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.427 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.427    counter[16]
    SLICE_X2Y15          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653    13.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.109    13.954    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.958ns (44.054%)  route 2.487ns (55.946%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.351 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.351    counter[15]
    SLICE_X2Y15          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653    13.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.109    13.954    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.938ns (43.801%)  route 2.487ns (56.199%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.112    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.331 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.331    counter[13]
    SLICE_X2Y15          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653    13.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.463    13.881    
                         clock uncertainty           -0.035    13.845    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.109    13.954    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.925ns (43.635%)  route 2.487ns (56.365%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.318 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.318    counter[10]
    SLICE_X2Y14          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654    13.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    13.955    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.917ns (43.533%)  route 2.487ns (56.467%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.310 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.310    counter[12]
    SLICE_X2Y14          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654    13.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    13.955    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.841ns (42.541%)  route 2.487ns (57.459%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns = ( 13.419 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.833     5.907    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     6.425 r  counter_reg[5]/Q
                         net (fo=3, routed)           0.808     7.233    counter_reg_n_0_[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     7.357 r  counter[18]_i_8/O
                         net (fo=3, routed)           0.785     8.142    counter[18]_i_8_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.266 r  counter[0]_i_2/O
                         net (fo=35, routed)          0.495     8.761    counter[0]_i_2_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.124     8.885 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.398     9.283    p_0_out[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.878 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.878    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.995    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.234 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.234    counter[11]
    SLICE_X2Y14          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654    13.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.463    13.882    
                         clock uncertainty           -0.035    13.846    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)        0.109    13.955    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 counter_note_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.766ns (20.823%)  route 2.913ns (79.177%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 13.416 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.830     5.904    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.518     6.422 f  counter_note_reg[25]/Q
                         net (fo=3, routed)           0.856     7.278    counter_note[25]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.402 r  counter_note[30]_i_3/O
                         net (fo=1, routed)           1.081     8.483    counter_note[30]_i_3_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124     8.607 r  counter_note[30]_i_1/O
                         net (fo=32, routed)          0.975     9.582    custom_clk
    SLICE_X4Y16          FDRE                                         r  counter_note_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.651    13.416    clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  counter_note_reg[29]/C
                         clock pessimism              0.463    13.879    
                         clock uncertainty           -0.035    13.843    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.524    13.319    counter_note_reg[29]
  -------------------------------------------------------------------
                         required time                         13.319    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  3.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 counter_note_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.621     1.707    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  counter_note_reg[25]/Q
                         net (fo=3, routed)           0.067     1.938    counter_note[25]
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.067 r  counter_note_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.067    counter_note0[26]
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[26]/C
                         clock pessimism             -0.523     1.707    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.134     1.841    counter_note_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_note_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.622     1.708    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_note_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.164     1.872 r  counter_note_reg[13]/Q
                         net (fo=3, routed)           0.078     1.950    counter_note[13]
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.079 r  counter_note_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.079    counter_note0[14]
    SLICE_X4Y12          FDRE                                         r  counter_note_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.890     2.232    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_note_reg[14]/C
                         clock pessimism             -0.524     1.708    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.134     1.842    counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_note_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.622     1.708    clk_IBUF_BUFG
    SLICE_X4Y12          FDSE                                         r  counter_note_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDSE (Prop_fdse_C_Q)         0.164     1.872 r  counter_note_reg[15]/Q
                         net (fo=3, routed)           0.078     1.950    counter_note[15]
    SLICE_X4Y12          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.079 r  counter_note_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.079    counter_note0[16]
    SLICE_X4Y12          FDRE                                         r  counter_note_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.890     2.232    clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  counter_note_reg[16]/C
                         clock pessimism             -0.524     1.708    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.134     1.842    counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_note_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.621     1.707    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  counter_note_reg[27]/Q
                         net (fo=3, routed)           0.078     1.949    counter_note[27]
    SLICE_X4Y15          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.078 r  counter_note_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    counter_note0[28]
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.888     2.230    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  counter_note_reg[28]/C
                         clock pessimism             -0.523     1.707    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.134     1.841    counter_note_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  counter_note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.164     1.874 r  counter_note_reg[3]/Q
                         net (fo=3, routed)           0.078     1.952    counter_note[3]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.081 r  counter_note_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    counter_note0[4]
    SLICE_X4Y9           FDRE                                         r  counter_note_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  counter_note_reg[4]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.134     1.844    counter_note_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_note_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.623     1.709    clk_IBUF_BUFG
    SLICE_X4Y11          FDSE                                         r  counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDSE (Prop_fdse_C_Q)         0.164     1.873 r  counter_note_reg[9]/Q
                         net (fo=3, routed)           0.078     1.951    counter_note[9]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.080 r  counter_note_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.080    counter_note0[10]
    SLICE_X4Y11          FDSE                                         r  counter_note_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.892     2.234    clk_IBUF_BUFG
    SLICE_X4Y11          FDSE                                         r  counter_note_reg[10]/C
                         clock pessimism             -0.525     1.709    
    SLICE_X4Y11          FDSE (Hold_fdse_C_D)         0.134     1.843    counter_note_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_note_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.623     1.709    clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  counter_note_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.164     1.873 r  counter_note_reg[11]/Q
                         net (fo=3, routed)           0.078     1.951    counter_note[11]
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.080 r  counter_note_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.080    counter_note0[12]
    SLICE_X4Y11          FDSE                                         r  counter_note_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.892     2.234    clk_IBUF_BUFG
    SLICE_X4Y11          FDSE                                         r  counter_note_reg[12]/C
                         clock pessimism             -0.525     1.709    
    SLICE_X4Y11          FDSE (Hold_fdse_C_D)         0.134     1.843    counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_note_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.621     1.707    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  counter_note_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  counter_note_reg[17]/Q
                         net (fo=3, routed)           0.079     1.950    counter_note[17]
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.079 r  counter_note_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.079    counter_note0[18]
    SLICE_X4Y13          FDRE                                         r  counter_note_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  counter_note_reg[18]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.134     1.841    counter_note_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_note_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.621     1.707    clk_IBUF_BUFG
    SLICE_X4Y13          FDSE                                         r  counter_note_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.164     1.871 r  counter_note_reg[19]/Q
                         net (fo=3, routed)           0.079     1.950    counter_note[19]
    SLICE_X4Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.079 r  counter_note_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.079    counter_note0[20]
    SLICE_X4Y13          FDSE                                         r  counter_note_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y13          FDSE                                         r  counter_note_reg[20]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X4Y13          FDSE (Hold_fdse_C_D)         0.134     1.841    counter_note_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_note_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_note_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.621     1.707    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  counter_note_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  counter_note_reg[21]/Q
                         net (fo=3, routed)           0.079     1.950    counter_note[21]
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.079 r  counter_note_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.079    counter_note0[22]
    SLICE_X4Y14          FDRE                                         r  counter_note_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  counter_note_reg[22]/C
                         clock pessimism             -0.524     1.707    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.134     1.841    counter_note_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y11     counter_note_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X4Y11     counter_note_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y11     counter_note_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X4Y11     counter_note_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y12     counter_note_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y12     counter_note_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X4Y12     counter_note_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y12     counter_note_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y13     counter_note_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y11     counter_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y11     counter_note_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y12     counter_note_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y12     counter_note_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y11     counter_note_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y11     counter_note_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X4Y11     counter_note_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y12     counter_note_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y12     counter_note_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.837ns (27.294%)  route 2.230ns (72.706%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.807     3.067    clkdivider[15]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  clkdivider_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.837ns (27.294%)  route 2.230ns (72.706%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.807     3.067    clkdivider[15]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  clkdivider_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.837ns (27.294%)  route 2.230ns (72.706%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.807     3.067    clkdivider[15]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  clkdivider_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.067ns  (logic 0.837ns (27.294%)  route 2.230ns (72.706%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.807     3.067    clkdivider[15]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  clkdivider_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.928ns  (logic 0.837ns (28.582%)  route 2.091ns (71.418%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.669     2.928    clkdivider[15]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  clkdivider_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.928ns  (logic 0.837ns (28.582%)  route 2.091ns (71.418%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.669     2.928    clkdivider[15]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  clkdivider_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.837ns (28.788%)  route 2.070ns (71.212%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.648     2.907    clkdivider[15]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  clkdivider_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.837ns (28.788%)  route 2.070ns (71.212%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.648     2.907    clkdivider[15]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  clkdivider_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.837ns (28.788%)  route 2.070ns (71.212%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.648     2.907    clkdivider[15]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  clkdivider_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.907ns  (logic 0.837ns (28.788%)  route 2.070ns (71.212%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  note_reg[2]/Q
                         net (fo=24, routed)          0.949     1.368    note_reg[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299     1.667 r  clkdivider[15]_i_3/O
                         net (fo=2, routed)           0.473     2.140    clkdivider[15]_i_3_n_0
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.119     2.259 r  clkdivider[15]_i_1/O
                         net (fo=17, routed)          0.648     2.907    clkdivider[15]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  clkdivider_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.695%)  route 0.099ns (30.305%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  note_reg[2]/Q
                         net (fo=24, routed)          0.099     0.227    note_reg[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.099     0.326 r  note[6]_i_1/O
                         net (fo=1, routed)           0.000     0.326    p_0_in[6]
    SLICE_X1Y13          FDRE                                         r  note_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.047%)  route 0.158ns (45.953%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[6]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  note_reg[6]/Q
                         net (fo=4, routed)           0.158     0.299    note_reg__0[6]
    SLICE_X1Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.344 r  note[7]_i_1/O
                         net (fo=1, routed)           0.000     0.344    p_0_in[7]
    SLICE_X1Y14          FDRE                                         r  note_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.247ns (65.142%)  route 0.132ns (34.858%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[4]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  note_reg[4]/Q
                         net (fo=22, routed)          0.132     0.280    note_reg[4]
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.099     0.379 r  note[5]_i_1/O
                         net (fo=1, routed)           0.000     0.379    p_0_in[5]
    SLICE_X0Y13          FDRE                                         r  note_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  note_reg[0]/Q
                         net (fo=25, routed)          0.211     0.375    note_reg[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.043     0.418 r  note[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    note[1]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  note_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  note_reg[0]/Q
                         net (fo=25, routed)          0.211     0.375    note_reg[0]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.043     0.418 r  note[4]_i_1/O
                         net (fo=1, routed)           0.000     0.418    p_0_in[4]
    SLICE_X0Y13          FDRE                                         r  note_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  note_reg[0]/Q
                         net (fo=25, routed)          0.211     0.375    note_reg[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.420 r  note[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    p_0_in[0]
    SLICE_X0Y13          FDRE                                         r  note_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            note_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[0]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  note_reg[0]/Q
                         net (fo=25, routed)          0.211     0.375    note_reg[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.045     0.420 r  note[3]_i_1/O
                         net (fo=1, routed)           0.000     0.420    p_0_in[3]
    SLICE_X0Y13          FDRE                                         r  note_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.227ns (53.470%)  route 0.198ns (46.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  note_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  note_reg[2]/Q
                         net (fo=24, routed)          0.198     0.326    note_reg[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.099     0.425 r  clkdivider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.425    clkdivider[4]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  clkdivider_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.246ns (56.935%)  route 0.186ns (43.065%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[1]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  note_reg[1]/Q
                         net (fo=25, routed)          0.186     0.334    note_reg[1]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.098     0.432 r  clkdivider[13]_i_1/O
                         net (fo=1, routed)           0.000     0.432    clkdivider[13]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  clkdivider_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdivider_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.247ns (56.619%)  route 0.189ns (43.381%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  note_reg[4]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  note_reg[4]/Q
                         net (fo=22, routed)          0.189     0.337    note_reg[4]
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.099     0.436 r  clkdivider[16]_i_2/O
                         net (fo=1, routed)           0.000     0.436    clkdivider[16]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  clkdivider_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.182ns (69.659%)  route 1.822ns (30.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.834     5.908    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.419     6.327 r  speaker_reg/Q
                         net (fo=2, routed)           1.822     8.148    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.763    11.911 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    11.911    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.470ns (78.718%)  route 0.398ns (21.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.622     1.708    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128     1.836 r  speaker_reg/Q
                         net (fo=2, routed)           0.398     2.234    speaker_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.342     3.576 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000     3.576    speaker
    Y11                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.900ns  (logic 1.905ns (65.682%)  route 0.995ns (34.318%))
  Logic Levels:           7  (CARRY4=5 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.577 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    counter_reg[16]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.900 r  counter_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.900    counter[18]
    SLICE_X2Y16          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  counter_reg[18]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 1.801ns (64.405%)  route 0.995ns (35.595%))
  Logic Levels:           7  (CARRY4=5 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.577 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.577    counter_reg[16]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.796 r  counter_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.796    counter[17]
    SLICE_X2Y16          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.652     5.417    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  counter_reg[17]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.788ns (64.239%)  route 0.995ns (35.761%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.783 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.783    counter[14]
    SLICE_X2Y15          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653     5.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.775ns  (logic 1.780ns (64.136%)  route 0.995ns (35.864%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.775 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.775    counter[16]
    SLICE_X2Y15          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653     5.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[16]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 1.704ns (63.126%)  route 0.995ns (36.874%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.699 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.699    counter[15]
    SLICE_X2Y15          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653     5.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.679ns  (logic 1.684ns (62.851%)  route 0.995ns (37.149%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.460 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.460    counter_reg[12]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.679 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.679    counter[13]
    SLICE_X2Y15          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.653     5.418    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.666ns  (logic 1.671ns (62.670%)  route 0.995ns (37.330%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.666 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.666    counter[10]
    SLICE_X2Y14          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.658ns  (logic 1.663ns (62.557%)  route 0.995ns (37.443%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.658 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.658    counter[12]
    SLICE_X2Y14          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.582ns  (logic 1.587ns (61.456%)  route 0.995ns (38.544%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.582 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.582    counter[11]
    SLICE_X2Y14          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 1.567ns (61.155%)  route 0.995ns (38.845%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  clkdivider_reg[1]/Q
                         net (fo=2, routed)           0.995     1.414    clkdivider[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.299     1.713 r  counter[4]_i_10/O
                         net (fo=1, routed)           0.000     1.713    counter[4]_i_10_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.226 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.226    counter_reg[4]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.343 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.343    counter_reg[8]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.562 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.562    counter[9]
    SLICE_X2Y14          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.654     5.419    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkdivider_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.251ns (63.197%)  route 0.146ns (36.803%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkdivider_reg[7]/Q
                         net (fo=2, routed)           0.146     0.287    clkdivider[7]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.045     0.332 r  counter[8]_i_7/O
                         net (fo=1, routed)           0.000     0.332    counter[8]_i_7_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.397 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    counter[7]
    SLICE_X2Y13          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.890     2.232    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 clkdivider_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.131%)  route 0.147ns (36.869%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[14]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkdivider_reg[14]/Q
                         net (fo=2, routed)           0.147     0.288    clkdivider[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  counter[16]_i_8/O
                         net (fo=1, routed)           0.000     0.333    counter[16]_i_8_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.399 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.399    counter[14]
    SLICE_X2Y15          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 clkdivider_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.279ns (68.146%)  route 0.130ns (31.854%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  clkdivider_reg[13]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  clkdivider_reg[13]/Q
                         net (fo=2, routed)           0.130     0.294    clkdivider[13]
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.339 r  counter[16]_i_9/O
                         net (fo=1, routed)           0.000     0.339    counter[16]_i_9_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.409 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.409    counter[13]
    SLICE_X2Y15          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 clkdivider_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.286ns (66.177%)  route 0.146ns (33.823%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdivider_reg[7]/Q
                         net (fo=2, routed)           0.146     0.287    clkdivider[7]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.049     0.336 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.000     0.336    p_0_out[7]
    SLICE_X2Y13          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.096     0.432 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.432    counter[8]
    SLICE_X2Y13          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.890     2.232    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  counter_reg[8]/C

Slack:                    inf
  Source:                 clkdivider_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.300ns (67.088%)  route 0.147ns (32.912%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[14]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdivider_reg[14]/Q
                         net (fo=2, routed)           0.147     0.288    clkdivider[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.048     0.336 r  counter[16]_i_4/O
                         net (fo=1, routed)           0.000     0.336    p_0_out[14]
    SLICE_X2Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     0.447 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.447    counter[15]
    SLICE_X2Y15          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 clkdivider_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.296ns (64.041%)  route 0.166ns (35.959%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[9]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clkdivider_reg[9]/Q
                         net (fo=2, routed)           0.166     0.294    clkdivider[9]
    SLICE_X2Y14          LUT3 (Prop_lut3_I0_O)        0.098     0.392 r  counter[12]_i_9/O
                         net (fo=1, routed)           0.000     0.392    counter[12]_i_9_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.462 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.462    counter[9]
    SLICE_X2Y14          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.890     2.232    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[9]/C

Slack:                    inf
  Source:                 clkdivider_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.322ns (68.632%)  route 0.147ns (31.368%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[14]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clkdivider_reg[14]/Q
                         net (fo=2, routed)           0.147     0.288    clkdivider[14]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.048     0.336 r  counter[16]_i_4/O
                         net (fo=1, routed)           0.000     0.336    p_0_out[14]
    SLICE_X2Y15          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     0.469 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.469    counter[16]
    SLICE_X2Y15          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.889     2.231    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  counter_reg[16]/C

Slack:                    inf
  Source:                 clkdivider_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.251ns (53.385%)  route 0.219ns (46.615%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  clkdivider_reg[3]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkdivider_reg[3]/Q
                         net (fo=2, routed)           0.219     0.360    clkdivider[3]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.405 r  counter[4]_i_8/O
                         net (fo=1, routed)           0.000     0.405    counter[4]_i_8_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.470 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.470    counter[3]
    SLICE_X2Y12          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.891     2.233    clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 clkdivider_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.557%)  route 0.284ns (60.443%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  clkdivider_reg[0]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkdivider_reg[0]/Q
                         net (fo=2, routed)           0.284     0.425    clkdivider[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.470 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.470    counter[0]
    SLICE_X3Y12          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.891     2.233    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 clkdivider_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.319ns (65.745%)  route 0.166ns (34.255%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  clkdivider_reg[9]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkdivider_reg[9]/Q
                         net (fo=2, routed)           0.166     0.294    clkdivider[9]
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.096     0.390 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.390    p_0_out[9]
    SLICE_X2Y14          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     0.485 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.485    counter[10]
    SLICE_X2Y14          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.890     2.232    clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  counter_reg[10]/C





