#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 13:28:52 2020
# Process ID: 11820
# Current directory: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13024 D:\VivadoProject\COD\Lab4\Multicycle_CPU_new\Multicycle_CPU_new.xpr
# Log file: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/vivado.log
# Journal file: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.xpr
update_compile_order -fileset sources_1
launch_simulation
source dbu_tb.tcl
run all
close_sim
launch_simulation -mode post-synthesis -type timing
source dbu_tb.tcl
run all
add_bp {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/dbu_tb.v} 54
remove_bps -file {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/dbu_tb.v} -line 54
add_bp {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/dbu_tb.v} 55
relaunch_sim
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
source dbu_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/cpu_tb.v w ]
add_files -fileset sim_1 D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/cpu_tb.v
update_compile_order -fileset sim_1
run all
save_wave_config {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg
set_property xsim.view D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
run all
save_wave_config {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg}
current_sim simulation_2
close_sim
set_property -dict [list CONFIG.coefficient_file {D:/VivadoProject/COD/Lab4/lab4_test/test.coe}] [get_ips dist_mem_512x32]
generate_target all [get_files  D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_512x32] }
export_ip_user_files -of_objects [get_files D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci] -no_script -sync -force -quiet
reset_run dist_mem_512x32_synth_1
launch_runs -jobs 8 dist_mem_512x32_synth_1
export_simulation -of_objects [get_files D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci] -directory D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci]
export_ip_user_files -of_objects  [get_files  D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_512x32] D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_512x32] }
export_ip_user_files -of_objects [get_files D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci]
launch_runs -jobs 8 dist_mem_512x32_synth_1
export_simulation -of_objects [get_files D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.xci] -directory D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
save_wave_config {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg}
close_sim
