MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 20420002
MEM[3]: 2021ffff
MEM[4]: 20182a
MEM[5]: 1060fffc
MEM[6]: 0
MEM[7]: ac020000
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read hit): 536936948<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: INVALID | instruction=0x00000000 | PC+4=0x0
Current PC: 0x0
--------------------------------------------------


CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 536936948<-[0]
IF: Fetched instruction 0x200101f4 from PC 0x4; next PC = 0x8

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=0 | branch=0 | bne=0
IF/ID: VALID | instruction=0x200101F4 | PC+4=0x4
Current PC: 0x4
--------------------------------------------------


CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 4128<-[4]
IF: Fetched instruction 0x1020 from PC 0x8; next PC = 0xc

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x00001020 | PC+4=0x8
Current PC: 0x8
--------------------------------------------------


CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 500 to R[1]
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 64
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[2]
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 65
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 66
R[0]: 0
R[1]: 500
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 499 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 67
R[0]: 0
R[1]: 499
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 68
R[0]: 0
R[1]: 499
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 69
R[0]: 0
R[1]: 499
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 70
R[0]: 0
R[1]: 499
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 71
R[0]: 0
R[1]: 499
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 498 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 72
R[0]: 0
R[1]: 498
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 73
R[0]: 0
R[1]: 498
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 74
R[0]: 0
R[1]: 498
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 75
R[0]: 0
R[1]: 498
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 6 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 76
R[0]: 0
R[1]: 498
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 497 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 77
R[0]: 0
R[1]: 497
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 78
R[0]: 0
R[1]: 497
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 79
R[0]: 0
R[1]: 497
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 80
R[0]: 0
R[1]: 497
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 8 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 81
R[0]: 0
R[1]: 497
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 496 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 82
R[0]: 0
R[1]: 496
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 83
R[0]: 0
R[1]: 496
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 84
R[0]: 0
R[1]: 496
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ef
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 85
R[0]: 0
R[1]: 496
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 10 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ef | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 86
R[0]: 0
R[1]: 496
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 495 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 87
R[0]: 0
R[1]: 495
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 88
R[0]: 0
R[1]: 495
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 89
R[0]: 0
R[1]: 495
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ee
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 90
R[0]: 0
R[1]: 495
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 12 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ee | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 91
R[0]: 0
R[1]: 495
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 494 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 92
R[0]: 0
R[1]: 494
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 93
R[0]: 0
R[1]: 494
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 94
R[0]: 0
R[1]: 494
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ed
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 95
R[0]: 0
R[1]: 494
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 14 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ed | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 96
R[0]: 0
R[1]: 494
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 493 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 97
R[0]: 0
R[1]: 493
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 98
R[0]: 0
R[1]: 493
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 99
R[0]: 0
R[1]: 493
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ec
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 100
R[0]: 0
R[1]: 493
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 16 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ec | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 101
R[0]: 0
R[1]: 493
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 492 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 102
R[0]: 0
R[1]: 492
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 103
R[0]: 0
R[1]: 492
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 104
R[0]: 0
R[1]: 492
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1eb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 105
R[0]: 0
R[1]: 492
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 18 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1eb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 106
R[0]: 0
R[1]: 492
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 491 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 107
R[0]: 0
R[1]: 491
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 108
R[0]: 0
R[1]: 491
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 109
R[0]: 0
R[1]: 491
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ea
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 110
R[0]: 0
R[1]: 491
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 20 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ea | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 111
R[0]: 0
R[1]: 491
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 490 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 112
R[0]: 0
R[1]: 490
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 113
R[0]: 0
R[1]: 490
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 114
R[0]: 0
R[1]: 490
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 115
R[0]: 0
R[1]: 490
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 22 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 116
R[0]: 0
R[1]: 490
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 489 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 117
R[0]: 0
R[1]: 489
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 118
R[0]: 0
R[1]: 489
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 119
R[0]: 0
R[1]: 489
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 120
R[0]: 0
R[1]: 489
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 24 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 121
R[0]: 0
R[1]: 489
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 488 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 122
R[0]: 0
R[1]: 488
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 123
R[0]: 0
R[1]: 488
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 124
R[0]: 0
R[1]: 488
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 125
R[0]: 0
R[1]: 488
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 26 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 126
R[0]: 0
R[1]: 488
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 487 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 127
R[0]: 0
R[1]: 487
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 128
R[0]: 0
R[1]: 487
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 129
R[0]: 0
R[1]: 487
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 130
R[0]: 0
R[1]: 487
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 28 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 131
R[0]: 0
R[1]: 487
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 486 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 132
R[0]: 0
R[1]: 486
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 133
R[0]: 0
R[1]: 486
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 134
R[0]: 0
R[1]: 486
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 135
R[0]: 0
R[1]: 486
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 30 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 136
R[0]: 0
R[1]: 486
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 485 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 137
R[0]: 0
R[1]: 485
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 138
R[0]: 0
R[1]: 485
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x20
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 139
R[0]: 0
R[1]: 485
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x20 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 140
R[0]: 0
R[1]: 485
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 32 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 141
R[0]: 0
R[1]: 485
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 484 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 142
R[0]: 0
R[1]: 484
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 143
R[0]: 0
R[1]: 484
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x22
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 144
R[0]: 0
R[1]: 484
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x22 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 145
R[0]: 0
R[1]: 484
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 34 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 146
R[0]: 0
R[1]: 484
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 483 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 147
R[0]: 0
R[1]: 483
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 148
R[0]: 0
R[1]: 483
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x24
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 149
R[0]: 0
R[1]: 483
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x24 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 150
R[0]: 0
R[1]: 483
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 36 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 151
R[0]: 0
R[1]: 483
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 482 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 152
R[0]: 0
R[1]: 482
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 153
R[0]: 0
R[1]: 482
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x26
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 154
R[0]: 0
R[1]: 482
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x26 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 155
R[0]: 0
R[1]: 482
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 38 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 156
R[0]: 0
R[1]: 482
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 481 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 157
R[0]: 0
R[1]: 481
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 158
R[0]: 0
R[1]: 481
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x28
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 159
R[0]: 0
R[1]: 481
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x28 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 160
R[0]: 0
R[1]: 481
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 40 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 161
R[0]: 0
R[1]: 481
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 480 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 162
R[0]: 0
R[1]: 480
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 163
R[0]: 0
R[1]: 480
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 164
R[0]: 0
R[1]: 480
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1df
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 165
R[0]: 0
R[1]: 480
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 42 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1df | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 166
R[0]: 0
R[1]: 480
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 479 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 167
R[0]: 0
R[1]: 479
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 168
R[0]: 0
R[1]: 479
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 169
R[0]: 0
R[1]: 479
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1de
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 170
R[0]: 0
R[1]: 479
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 44 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1de | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 171
R[0]: 0
R[1]: 479
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 478 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 172
R[0]: 0
R[1]: 478
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 173
R[0]: 0
R[1]: 478
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 174
R[0]: 0
R[1]: 478
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1dd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 175
R[0]: 0
R[1]: 478
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 46 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1dd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 176
R[0]: 0
R[1]: 478
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 477 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 177
R[0]: 0
R[1]: 477
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 178
R[0]: 0
R[1]: 477
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x30
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 179
R[0]: 0
R[1]: 477
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x30 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1dc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 180
R[0]: 0
R[1]: 477
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 48 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1dc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 181
R[0]: 0
R[1]: 477
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 476 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 182
R[0]: 0
R[1]: 476
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 183
R[0]: 0
R[1]: 476
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x32
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 184
R[0]: 0
R[1]: 476
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x32 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1db
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 185
R[0]: 0
R[1]: 476
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 50 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1db | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 186
R[0]: 0
R[1]: 476
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 475 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 187
R[0]: 0
R[1]: 475
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 188
R[0]: 0
R[1]: 475
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x34
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 189
R[0]: 0
R[1]: 475
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x34 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1da
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 190
R[0]: 0
R[1]: 475
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 52 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1da | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 191
R[0]: 0
R[1]: 475
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 474 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 192
R[0]: 0
R[1]: 474
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 193
R[0]: 0
R[1]: 474
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x36
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 194
R[0]: 0
R[1]: 474
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x36 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 195
R[0]: 0
R[1]: 474
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 54 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 196
R[0]: 0
R[1]: 474
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 473 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 197
R[0]: 0
R[1]: 473
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 198
R[0]: 0
R[1]: 473
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x38
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 199
R[0]: 0
R[1]: 473
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x38 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 200
R[0]: 0
R[1]: 473
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 56 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 201
R[0]: 0
R[1]: 473
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 472 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 202
R[0]: 0
R[1]: 472
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 203
R[0]: 0
R[1]: 472
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 204
R[0]: 0
R[1]: 472
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 205
R[0]: 0
R[1]: 472
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 58 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 206
R[0]: 0
R[1]: 472
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 471 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 207
R[0]: 0
R[1]: 471
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 208
R[0]: 0
R[1]: 471
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 209
R[0]: 0
R[1]: 471
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 210
R[0]: 0
R[1]: 471
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 60 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 211
R[0]: 0
R[1]: 471
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 470 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 212
R[0]: 0
R[1]: 470
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 213
R[0]: 0
R[1]: 470
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 214
R[0]: 0
R[1]: 470
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 215
R[0]: 0
R[1]: 470
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 62 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 216
R[0]: 0
R[1]: 470
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 469 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 217
R[0]: 0
R[1]: 469
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 218
R[0]: 0
R[1]: 469
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x40
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 219
R[0]: 0
R[1]: 469
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x40 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 220
R[0]: 0
R[1]: 469
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 64 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 221
R[0]: 0
R[1]: 469
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 468 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 222
R[0]: 0
R[1]: 468
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 223
R[0]: 0
R[1]: 468
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x42
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 224
R[0]: 0
R[1]: 468
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x42 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 225
R[0]: 0
R[1]: 468
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 66 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 226
R[0]: 0
R[1]: 468
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 467 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 227
R[0]: 0
R[1]: 467
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 228
R[0]: 0
R[1]: 467
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x44
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 229
R[0]: 0
R[1]: 467
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x44 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 230
R[0]: 0
R[1]: 467
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 68 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 231
R[0]: 0
R[1]: 467
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 466 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 232
R[0]: 0
R[1]: 466
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 233
R[0]: 0
R[1]: 466
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x46
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 234
R[0]: 0
R[1]: 466
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x46 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 235
R[0]: 0
R[1]: 466
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 70 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 236
R[0]: 0
R[1]: 466
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 465 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 237
R[0]: 0
R[1]: 465
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 238
R[0]: 0
R[1]: 465
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x48
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 239
R[0]: 0
R[1]: 465
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x48 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 240
R[0]: 0
R[1]: 465
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 72 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 241
R[0]: 0
R[1]: 465
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 464 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 242
R[0]: 0
R[1]: 464
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 243
R[0]: 0
R[1]: 464
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 244
R[0]: 0
R[1]: 464
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1cf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 245
R[0]: 0
R[1]: 464
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 74 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1cf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 246
R[0]: 0
R[1]: 464
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 463 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 247
R[0]: 0
R[1]: 463
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 248
R[0]: 0
R[1]: 463
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 249
R[0]: 0
R[1]: 463
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ce
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 250
R[0]: 0
R[1]: 463
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 76 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ce | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 251
R[0]: 0
R[1]: 463
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 462 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 252
R[0]: 0
R[1]: 462
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 253
R[0]: 0
R[1]: 462
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 254
R[0]: 0
R[1]: 462
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1cd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 255
R[0]: 0
R[1]: 462
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 78 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1cd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 256
R[0]: 0
R[1]: 462
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 461 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 257
R[0]: 0
R[1]: 461
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 258
R[0]: 0
R[1]: 461
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x50
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 259
R[0]: 0
R[1]: 461
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x50 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1cc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 260
R[0]: 0
R[1]: 461
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 80 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1cc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 261
R[0]: 0
R[1]: 461
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 460 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 262
R[0]: 0
R[1]: 460
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 263
R[0]: 0
R[1]: 460
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x52
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 264
R[0]: 0
R[1]: 460
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x52 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1cb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 265
R[0]: 0
R[1]: 460
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 82 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1cb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 266
R[0]: 0
R[1]: 460
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 459 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 267
R[0]: 0
R[1]: 459
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 268
R[0]: 0
R[1]: 459
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x54
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 269
R[0]: 0
R[1]: 459
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x54 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ca
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 270
R[0]: 0
R[1]: 459
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 84 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ca | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 271
R[0]: 0
R[1]: 459
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 458 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 272
R[0]: 0
R[1]: 458
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 273
R[0]: 0
R[1]: 458
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x56
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 274
R[0]: 0
R[1]: 458
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x56 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 275
R[0]: 0
R[1]: 458
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 86 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 276
R[0]: 0
R[1]: 458
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 457 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 277
R[0]: 0
R[1]: 457
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 278
R[0]: 0
R[1]: 457
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x58
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 279
R[0]: 0
R[1]: 457
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x58 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 280
R[0]: 0
R[1]: 457
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 88 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 281
R[0]: 0
R[1]: 457
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 456 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 282
R[0]: 0
R[1]: 456
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 283
R[0]: 0
R[1]: 456
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 284
R[0]: 0
R[1]: 456
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 285
R[0]: 0
R[1]: 456
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 90 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 286
R[0]: 0
R[1]: 456
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 455 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 287
R[0]: 0
R[1]: 455
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 288
R[0]: 0
R[1]: 455
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 289
R[0]: 0
R[1]: 455
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 290
R[0]: 0
R[1]: 455
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 92 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 291
R[0]: 0
R[1]: 455
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 454 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 292
R[0]: 0
R[1]: 454
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 293
R[0]: 0
R[1]: 454
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 294
R[0]: 0
R[1]: 454
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 295
R[0]: 0
R[1]: 454
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 94 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 296
R[0]: 0
R[1]: 454
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 453 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 297
R[0]: 0
R[1]: 453
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 298
R[0]: 0
R[1]: 453
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x60
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 299
R[0]: 0
R[1]: 453
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x60 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 300
R[0]: 0
R[1]: 453
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 96 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 301
R[0]: 0
R[1]: 453
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 452 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 302
R[0]: 0
R[1]: 452
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 303
R[0]: 0
R[1]: 452
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x62
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 304
R[0]: 0
R[1]: 452
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x62 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 305
R[0]: 0
R[1]: 452
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 98 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 306
R[0]: 0
R[1]: 452
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 451 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 307
R[0]: 0
R[1]: 451
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 308
R[0]: 0
R[1]: 451
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x64
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 309
R[0]: 0
R[1]: 451
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x64 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 310
R[0]: 0
R[1]: 451
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 100 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 311
R[0]: 0
R[1]: 451
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 450 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 312
R[0]: 0
R[1]: 450
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 313
R[0]: 0
R[1]: 450
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x66
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 314
R[0]: 0
R[1]: 450
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x66 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 315
R[0]: 0
R[1]: 450
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 102 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 316
R[0]: 0
R[1]: 450
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 449 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 317
R[0]: 0
R[1]: 449
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 318
R[0]: 0
R[1]: 449
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x68
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 319
R[0]: 0
R[1]: 449
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x68 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 320
R[0]: 0
R[1]: 449
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 104 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 321
R[0]: 0
R[1]: 449
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 448 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 322
R[0]: 0
R[1]: 448
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 323
R[0]: 0
R[1]: 448
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 324
R[0]: 0
R[1]: 448
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1bf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 325
R[0]: 0
R[1]: 448
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 106 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1bf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 326
R[0]: 0
R[1]: 448
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 447 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 327
R[0]: 0
R[1]: 447
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 328
R[0]: 0
R[1]: 447
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 329
R[0]: 0
R[1]: 447
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1be
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 330
R[0]: 0
R[1]: 447
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 108 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1be | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 331
R[0]: 0
R[1]: 447
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 446 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 332
R[0]: 0
R[1]: 446
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 333
R[0]: 0
R[1]: 446
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 334
R[0]: 0
R[1]: 446
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1bd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 335
R[0]: 0
R[1]: 446
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 110 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1bd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 336
R[0]: 0
R[1]: 446
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 445 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 337
R[0]: 0
R[1]: 445
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 338
R[0]: 0
R[1]: 445
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x70
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 339
R[0]: 0
R[1]: 445
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x70 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1bc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 340
R[0]: 0
R[1]: 445
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 112 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1bc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 341
R[0]: 0
R[1]: 445
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 444 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 342
R[0]: 0
R[1]: 444
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 343
R[0]: 0
R[1]: 444
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x72
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 344
R[0]: 0
R[1]: 444
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x72 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1bb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 345
R[0]: 0
R[1]: 444
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 114 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1bb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 346
R[0]: 0
R[1]: 444
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 443 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 347
R[0]: 0
R[1]: 443
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 348
R[0]: 0
R[1]: 443
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x74
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 349
R[0]: 0
R[1]: 443
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x74 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ba
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 350
R[0]: 0
R[1]: 443
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 116 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ba | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 351
R[0]: 0
R[1]: 443
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 442 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 352
R[0]: 0
R[1]: 442
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 353
R[0]: 0
R[1]: 442
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x76
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 354
R[0]: 0
R[1]: 442
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x76 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 355
R[0]: 0
R[1]: 442
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 118 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 356
R[0]: 0
R[1]: 442
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 441 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 357
R[0]: 0
R[1]: 441
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 358
R[0]: 0
R[1]: 441
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x78
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 359
R[0]: 0
R[1]: 441
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x78 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 360
R[0]: 0
R[1]: 441
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 120 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 361
R[0]: 0
R[1]: 441
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 440 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 362
R[0]: 0
R[1]: 440
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 363
R[0]: 0
R[1]: 440
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 364
R[0]: 0
R[1]: 440
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 365
R[0]: 0
R[1]: 440
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 122 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 366
R[0]: 0
R[1]: 440
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 439 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 367
R[0]: 0
R[1]: 439
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 368
R[0]: 0
R[1]: 439
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 369
R[0]: 0
R[1]: 439
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 370
R[0]: 0
R[1]: 439
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 124 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 371
R[0]: 0
R[1]: 439
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 438 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 372
R[0]: 0
R[1]: 438
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 373
R[0]: 0
R[1]: 438
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 374
R[0]: 0
R[1]: 438
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 375
R[0]: 0
R[1]: 438
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 126 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 376
R[0]: 0
R[1]: 438
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 437 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 377
R[0]: 0
R[1]: 437
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 378
R[0]: 0
R[1]: 437
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x80
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 379
R[0]: 0
R[1]: 437
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x80 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 380
R[0]: 0
R[1]: 437
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 128 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 381
R[0]: 0
R[1]: 437
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 436 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 382
R[0]: 0
R[1]: 436
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 383
R[0]: 0
R[1]: 436
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x82
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 384
R[0]: 0
R[1]: 436
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x82 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 385
R[0]: 0
R[1]: 436
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 130 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 386
R[0]: 0
R[1]: 436
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 435 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 387
R[0]: 0
R[1]: 435
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 388
R[0]: 0
R[1]: 435
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x84
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 389
R[0]: 0
R[1]: 435
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x84 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 390
R[0]: 0
R[1]: 435
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 132 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 391
R[0]: 0
R[1]: 435
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 434 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 392
R[0]: 0
R[1]: 434
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 393
R[0]: 0
R[1]: 434
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x86
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 394
R[0]: 0
R[1]: 434
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x86 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 395
R[0]: 0
R[1]: 434
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 134 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 396
R[0]: 0
R[1]: 434
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 433 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 397
R[0]: 0
R[1]: 433
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 398
R[0]: 0
R[1]: 433
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x88
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 399
R[0]: 0
R[1]: 433
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x88 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 400
R[0]: 0
R[1]: 433
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 136 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 401
R[0]: 0
R[1]: 433
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 432 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 402
R[0]: 0
R[1]: 432
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 403
R[0]: 0
R[1]: 432
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 404
R[0]: 0
R[1]: 432
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1af
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 405
R[0]: 0
R[1]: 432
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 138 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1af | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 406
R[0]: 0
R[1]: 432
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 431 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 407
R[0]: 0
R[1]: 431
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 408
R[0]: 0
R[1]: 431
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 409
R[0]: 0
R[1]: 431
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ae
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 410
R[0]: 0
R[1]: 431
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 140 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ae | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 411
R[0]: 0
R[1]: 431
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 430 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 412
R[0]: 0
R[1]: 430
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 413
R[0]: 0
R[1]: 430
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 414
R[0]: 0
R[1]: 430
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ad
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 415
R[0]: 0
R[1]: 430
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 142 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ad | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 416
R[0]: 0
R[1]: 430
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 429 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 417
R[0]: 0
R[1]: 429
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 418
R[0]: 0
R[1]: 429
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x90
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 419
R[0]: 0
R[1]: 429
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x90 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ac
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 420
R[0]: 0
R[1]: 429
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 144 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ac | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 421
R[0]: 0
R[1]: 429
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 428 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 422
R[0]: 0
R[1]: 428
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 423
R[0]: 0
R[1]: 428
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x92
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 424
R[0]: 0
R[1]: 428
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x92 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ab
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 425
R[0]: 0
R[1]: 428
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 146 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ab | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 426
R[0]: 0
R[1]: 428
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 427 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 427
R[0]: 0
R[1]: 427
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 428
R[0]: 0
R[1]: 427
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x94
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 429
R[0]: 0
R[1]: 427
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x94 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1aa
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 430
R[0]: 0
R[1]: 427
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 148 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1aa | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 431
R[0]: 0
R[1]: 427
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 426 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 432
R[0]: 0
R[1]: 426
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 433
R[0]: 0
R[1]: 426
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x96
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 434
R[0]: 0
R[1]: 426
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x96 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 435
R[0]: 0
R[1]: 426
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 150 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 436
R[0]: 0
R[1]: 426
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 425 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 437
R[0]: 0
R[1]: 425
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 438
R[0]: 0
R[1]: 425
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x98
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 439
R[0]: 0
R[1]: 425
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x98 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 440
R[0]: 0
R[1]: 425
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 152 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 441
R[0]: 0
R[1]: 425
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 424 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 442
R[0]: 0
R[1]: 424
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 443
R[0]: 0
R[1]: 424
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 444
R[0]: 0
R[1]: 424
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 445
R[0]: 0
R[1]: 424
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 154 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 446
R[0]: 0
R[1]: 424
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 423 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 447
R[0]: 0
R[1]: 423
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 448
R[0]: 0
R[1]: 423
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 449
R[0]: 0
R[1]: 423
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 450
R[0]: 0
R[1]: 423
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 156 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 451
R[0]: 0
R[1]: 423
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 422 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 452
R[0]: 0
R[1]: 422
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 453
R[0]: 0
R[1]: 422
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 454
R[0]: 0
R[1]: 422
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 455
R[0]: 0
R[1]: 422
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 158 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 456
R[0]: 0
R[1]: 422
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 421 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 457
R[0]: 0
R[1]: 421
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 458
R[0]: 0
R[1]: 421
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 459
R[0]: 0
R[1]: 421
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 460
R[0]: 0
R[1]: 421
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 160 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 461
R[0]: 0
R[1]: 421
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 420 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 462
R[0]: 0
R[1]: 420
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 463
R[0]: 0
R[1]: 420
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 464
R[0]: 0
R[1]: 420
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 465
R[0]: 0
R[1]: 420
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 162 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 466
R[0]: 0
R[1]: 420
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 419 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 467
R[0]: 0
R[1]: 419
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 468
R[0]: 0
R[1]: 419
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 469
R[0]: 0
R[1]: 419
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 470
R[0]: 0
R[1]: 419
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 164 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 471
R[0]: 0
R[1]: 419
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 418 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 472
R[0]: 0
R[1]: 418
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 473
R[0]: 0
R[1]: 418
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 474
R[0]: 0
R[1]: 418
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 475
R[0]: 0
R[1]: 418
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 166 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 476
R[0]: 0
R[1]: 418
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 417 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 477
R[0]: 0
R[1]: 417
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 478
R[0]: 0
R[1]: 417
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 479
R[0]: 0
R[1]: 417
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 480
R[0]: 0
R[1]: 417
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 168 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 481
R[0]: 0
R[1]: 417
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 416 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 482
R[0]: 0
R[1]: 416
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 483
R[0]: 0
R[1]: 416
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xaa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 484
R[0]: 0
R[1]: 416
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xaa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 485
R[0]: 0
R[1]: 416
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 170 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 486
R[0]: 0
R[1]: 416
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 415 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 487
R[0]: 0
R[1]: 415
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 488
R[0]: 0
R[1]: 415
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xac
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 489
R[0]: 0
R[1]: 415
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xac | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 490
R[0]: 0
R[1]: 415
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 172 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 491
R[0]: 0
R[1]: 415
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 414 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 492
R[0]: 0
R[1]: 414
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 493
R[0]: 0
R[1]: 414
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xae
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 494
R[0]: 0
R[1]: 414
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xae | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 495
R[0]: 0
R[1]: 414
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 174 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 496
R[0]: 0
R[1]: 414
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 413 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 497
R[0]: 0
R[1]: 413
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 498
R[0]: 0
R[1]: 413
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 499
R[0]: 0
R[1]: 413
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 500
R[0]: 0
R[1]: 413
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 176 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 501
R[0]: 0
R[1]: 413
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 412 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 502
R[0]: 0
R[1]: 412
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 503
R[0]: 0
R[1]: 412
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 504
R[0]: 0
R[1]: 412
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 505
R[0]: 0
R[1]: 412
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 178 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 506
R[0]: 0
R[1]: 412
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 411 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 507
R[0]: 0
R[1]: 411
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 508
R[0]: 0
R[1]: 411
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 509
R[0]: 0
R[1]: 411
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 510
R[0]: 0
R[1]: 411
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 180 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 511
R[0]: 0
R[1]: 411
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 410 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 512
R[0]: 0
R[1]: 410
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 513
R[0]: 0
R[1]: 410
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 514
R[0]: 0
R[1]: 410
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x199
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 515
R[0]: 0
R[1]: 410
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 182 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x199 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 516
R[0]: 0
R[1]: 410
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 409 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 517
R[0]: 0
R[1]: 409
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 518
R[0]: 0
R[1]: 409
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 519
R[0]: 0
R[1]: 409
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x198
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 520
R[0]: 0
R[1]: 409
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 184 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x198 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 521
R[0]: 0
R[1]: 409
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 408 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 522
R[0]: 0
R[1]: 408
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 523
R[0]: 0
R[1]: 408
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xba
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 524
R[0]: 0
R[1]: 408
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xba | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x197
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 525
R[0]: 0
R[1]: 408
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 186 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x197 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 526
R[0]: 0
R[1]: 408
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 407 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 527
R[0]: 0
R[1]: 407
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 528
R[0]: 0
R[1]: 407
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 529
R[0]: 0
R[1]: 407
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x196
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 530
R[0]: 0
R[1]: 407
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 188 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x196 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 531
R[0]: 0
R[1]: 407
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 406 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 532
R[0]: 0
R[1]: 406
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 533
R[0]: 0
R[1]: 406
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbe
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 534
R[0]: 0
R[1]: 406
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbe | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x195
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 535
R[0]: 0
R[1]: 406
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 190 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x195 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 536
R[0]: 0
R[1]: 406
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 405 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 537
R[0]: 0
R[1]: 405
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 538
R[0]: 0
R[1]: 405
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 539
R[0]: 0
R[1]: 405
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x194
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 540
R[0]: 0
R[1]: 405
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 192 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x194 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 541
R[0]: 0
R[1]: 405
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 404 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 542
R[0]: 0
R[1]: 404
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 543
R[0]: 0
R[1]: 404
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 544
R[0]: 0
R[1]: 404
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x193
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 545
R[0]: 0
R[1]: 404
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 194 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x193 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 546
R[0]: 0
R[1]: 404
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 403 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 547
R[0]: 0
R[1]: 403
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 548
R[0]: 0
R[1]: 403
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 549
R[0]: 0
R[1]: 403
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x192
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 550
R[0]: 0
R[1]: 403
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 196 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x192 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 551
R[0]: 0
R[1]: 403
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 402 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 552
R[0]: 0
R[1]: 402
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 553
R[0]: 0
R[1]: 402
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 554
R[0]: 0
R[1]: 402
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x191
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 555
R[0]: 0
R[1]: 402
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 198 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x191 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 556
R[0]: 0
R[1]: 402
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 401 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 557
R[0]: 0
R[1]: 401
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 558
R[0]: 0
R[1]: 401
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 559
R[0]: 0
R[1]: 401
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x190
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 560
R[0]: 0
R[1]: 401
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 200 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x190 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 561
R[0]: 0
R[1]: 401
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 400 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 562
R[0]: 0
R[1]: 400
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 563
R[0]: 0
R[1]: 400
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xca
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 564
R[0]: 0
R[1]: 400
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xca | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 565
R[0]: 0
R[1]: 400
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 202 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 566
R[0]: 0
R[1]: 400
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 399 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 567
R[0]: 0
R[1]: 399
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 568
R[0]: 0
R[1]: 399
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xcc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 569
R[0]: 0
R[1]: 399
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xcc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 570
R[0]: 0
R[1]: 399
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 204 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 571
R[0]: 0
R[1]: 399
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 398 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 572
R[0]: 0
R[1]: 398
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 573
R[0]: 0
R[1]: 398
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xce
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 574
R[0]: 0
R[1]: 398
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xce | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 575
R[0]: 0
R[1]: 398
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 206 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 576
R[0]: 0
R[1]: 398
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 397 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 577
R[0]: 0
R[1]: 397
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 578
R[0]: 0
R[1]: 397
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 579
R[0]: 0
R[1]: 397
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 580
R[0]: 0
R[1]: 397
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 208 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 581
R[0]: 0
R[1]: 397
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 396 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 582
R[0]: 0
R[1]: 396
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 583
R[0]: 0
R[1]: 396
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 584
R[0]: 0
R[1]: 396
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 585
R[0]: 0
R[1]: 396
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 210 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 586
R[0]: 0
R[1]: 396
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 395 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 587
R[0]: 0
R[1]: 395
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 588
R[0]: 0
R[1]: 395
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 589
R[0]: 0
R[1]: 395
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 590
R[0]: 0
R[1]: 395
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 212 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 591
R[0]: 0
R[1]: 395
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 394 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 592
R[0]: 0
R[1]: 394
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 593
R[0]: 0
R[1]: 394
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 594
R[0]: 0
R[1]: 394
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x189
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 595
R[0]: 0
R[1]: 394
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 214 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x189 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 596
R[0]: 0
R[1]: 394
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 393 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 597
R[0]: 0
R[1]: 393
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 598
R[0]: 0
R[1]: 393
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 599
R[0]: 0
R[1]: 393
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x188
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 600
R[0]: 0
R[1]: 393
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 216 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x188 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 601
R[0]: 0
R[1]: 393
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 392 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 602
R[0]: 0
R[1]: 392
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 603
R[0]: 0
R[1]: 392
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xda
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 604
R[0]: 0
R[1]: 392
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xda | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x187
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 605
R[0]: 0
R[1]: 392
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 218 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x187 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 606
R[0]: 0
R[1]: 392
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 391 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 607
R[0]: 0
R[1]: 391
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 608
R[0]: 0
R[1]: 391
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xdc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 609
R[0]: 0
R[1]: 391
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xdc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x186
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 610
R[0]: 0
R[1]: 391
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 220 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x186 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 611
R[0]: 0
R[1]: 391
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 390 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 612
R[0]: 0
R[1]: 390
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 613
R[0]: 0
R[1]: 390
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xde
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 614
R[0]: 0
R[1]: 390
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xde | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x185
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 615
R[0]: 0
R[1]: 390
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 222 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x185 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 616
R[0]: 0
R[1]: 390
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 389 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 617
R[0]: 0
R[1]: 389
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 618
R[0]: 0
R[1]: 389
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 619
R[0]: 0
R[1]: 389
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x184
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 620
R[0]: 0
R[1]: 389
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 224 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x184 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 621
R[0]: 0
R[1]: 389
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 388 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 622
R[0]: 0
R[1]: 388
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 623
R[0]: 0
R[1]: 388
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 624
R[0]: 0
R[1]: 388
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x183
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 625
R[0]: 0
R[1]: 388
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 226 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x183 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 626
R[0]: 0
R[1]: 388
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 387 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 627
R[0]: 0
R[1]: 387
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 628
R[0]: 0
R[1]: 387
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 629
R[0]: 0
R[1]: 387
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x182
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 630
R[0]: 0
R[1]: 387
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 228 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x182 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 631
R[0]: 0
R[1]: 387
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 386 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 632
R[0]: 0
R[1]: 386
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 633
R[0]: 0
R[1]: 386
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 634
R[0]: 0
R[1]: 386
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x181
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 635
R[0]: 0
R[1]: 386
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 230 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x181 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 636
R[0]: 0
R[1]: 386
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 385 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 637
R[0]: 0
R[1]: 385
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 638
R[0]: 0
R[1]: 385
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 639
R[0]: 0
R[1]: 385
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x180
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 640
R[0]: 0
R[1]: 385
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 232 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x180 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 641
R[0]: 0
R[1]: 385
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 384 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 642
R[0]: 0
R[1]: 384
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 643
R[0]: 0
R[1]: 384
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xea
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 644
R[0]: 0
R[1]: 384
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xea | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 645
R[0]: 0
R[1]: 384
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 234 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 646
R[0]: 0
R[1]: 384
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 383 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 647
R[0]: 0
R[1]: 383
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 648
R[0]: 0
R[1]: 383
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xec
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 649
R[0]: 0
R[1]: 383
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xec | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 650
R[0]: 0
R[1]: 383
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 236 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 651
R[0]: 0
R[1]: 383
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 382 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 652
R[0]: 0
R[1]: 382
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 653
R[0]: 0
R[1]: 382
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xee
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 654
R[0]: 0
R[1]: 382
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xee | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 655
R[0]: 0
R[1]: 382
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 238 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 656
R[0]: 0
R[1]: 382
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 381 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 657
R[0]: 0
R[1]: 381
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 658
R[0]: 0
R[1]: 381
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 659
R[0]: 0
R[1]: 381
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 660
R[0]: 0
R[1]: 381
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 240 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 661
R[0]: 0
R[1]: 381
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 380 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 662
R[0]: 0
R[1]: 380
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 663
R[0]: 0
R[1]: 380
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 664
R[0]: 0
R[1]: 380
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 665
R[0]: 0
R[1]: 380
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 242 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 666
R[0]: 0
R[1]: 380
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 379 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 667
R[0]: 0
R[1]: 379
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 668
R[0]: 0
R[1]: 379
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 669
R[0]: 0
R[1]: 379
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 670
R[0]: 0
R[1]: 379
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 244 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 671
R[0]: 0
R[1]: 379
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 378 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 672
R[0]: 0
R[1]: 378
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 673
R[0]: 0
R[1]: 378
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 674
R[0]: 0
R[1]: 378
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x179
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 675
R[0]: 0
R[1]: 378
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 246 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x179 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 676
R[0]: 0
R[1]: 378
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 377 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 677
R[0]: 0
R[1]: 377
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 678
R[0]: 0
R[1]: 377
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 679
R[0]: 0
R[1]: 377
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x178
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 680
R[0]: 0
R[1]: 377
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 248 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x178 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 681
R[0]: 0
R[1]: 377
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 376 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 682
R[0]: 0
R[1]: 376
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 683
R[0]: 0
R[1]: 376
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 684
R[0]: 0
R[1]: 376
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x177
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 685
R[0]: 0
R[1]: 376
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 250 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x177 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 686
R[0]: 0
R[1]: 376
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 375 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 687
R[0]: 0
R[1]: 375
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 688
R[0]: 0
R[1]: 375
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 689
R[0]: 0
R[1]: 375
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x176
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 690
R[0]: 0
R[1]: 375
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 252 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x176 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 691
R[0]: 0
R[1]: 375
R[2]: 252
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 374 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 692
R[0]: 0
R[1]: 374
R[2]: 252
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 693
R[0]: 0
R[1]: 374
R[2]: 252
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfe
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 694
R[0]: 0
R[1]: 374
R[2]: 252
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfe | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x175
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 695
R[0]: 0
R[1]: 374
R[2]: 252
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 254 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x175 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 696
R[0]: 0
R[1]: 374
R[2]: 254
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 373 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 697
R[0]: 0
R[1]: 373
R[2]: 254
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 698
R[0]: 0
R[1]: 373
R[2]: 254
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x100
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 699
R[0]: 0
R[1]: 373
R[2]: 254
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x100 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x174
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 700
R[0]: 0
R[1]: 373
R[2]: 254
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 256 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x174 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 701
R[0]: 0
R[1]: 373
R[2]: 256
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 372 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 702
R[0]: 0
R[1]: 372
R[2]: 256
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 703
R[0]: 0
R[1]: 372
R[2]: 256
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x102
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 704
R[0]: 0
R[1]: 372
R[2]: 256
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x102 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x173
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 705
R[0]: 0
R[1]: 372
R[2]: 256
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 258 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x173 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 706
R[0]: 0
R[1]: 372
R[2]: 258
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 371 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 707
R[0]: 0
R[1]: 371
R[2]: 258
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 708
R[0]: 0
R[1]: 371
R[2]: 258
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x104
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 709
R[0]: 0
R[1]: 371
R[2]: 258
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x104 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x172
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 710
R[0]: 0
R[1]: 371
R[2]: 258
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 260 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x172 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 711
R[0]: 0
R[1]: 371
R[2]: 260
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 370 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 712
R[0]: 0
R[1]: 370
R[2]: 260
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 713
R[0]: 0
R[1]: 370
R[2]: 260
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x106
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 714
R[0]: 0
R[1]: 370
R[2]: 260
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x106 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x171
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 715
R[0]: 0
R[1]: 370
R[2]: 260
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 262 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x171 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 716
R[0]: 0
R[1]: 370
R[2]: 262
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 369 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 717
R[0]: 0
R[1]: 369
R[2]: 262
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 718
R[0]: 0
R[1]: 369
R[2]: 262
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x108
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 719
R[0]: 0
R[1]: 369
R[2]: 262
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x108 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x170
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 720
R[0]: 0
R[1]: 369
R[2]: 262
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 264 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x170 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 721
R[0]: 0
R[1]: 369
R[2]: 264
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 368 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 722
R[0]: 0
R[1]: 368
R[2]: 264
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 723
R[0]: 0
R[1]: 368
R[2]: 264
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 724
R[0]: 0
R[1]: 368
R[2]: 264
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 725
R[0]: 0
R[1]: 368
R[2]: 264
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 266 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 726
R[0]: 0
R[1]: 368
R[2]: 266
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 367 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 727
R[0]: 0
R[1]: 367
R[2]: 266
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 728
R[0]: 0
R[1]: 367
R[2]: 266
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 729
R[0]: 0
R[1]: 367
R[2]: 266
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 730
R[0]: 0
R[1]: 367
R[2]: 266
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 268 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 731
R[0]: 0
R[1]: 367
R[2]: 268
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 366 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 732
R[0]: 0
R[1]: 366
R[2]: 268
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 733
R[0]: 0
R[1]: 366
R[2]: 268
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 734
R[0]: 0
R[1]: 366
R[2]: 268
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 735
R[0]: 0
R[1]: 366
R[2]: 268
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 270 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 736
R[0]: 0
R[1]: 366
R[2]: 270
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 365 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 737
R[0]: 0
R[1]: 365
R[2]: 270
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 738
R[0]: 0
R[1]: 365
R[2]: 270
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x110
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 739
R[0]: 0
R[1]: 365
R[2]: 270
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x110 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 740
R[0]: 0
R[1]: 365
R[2]: 270
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 272 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 741
R[0]: 0
R[1]: 365
R[2]: 272
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 364 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 742
R[0]: 0
R[1]: 364
R[2]: 272
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 743
R[0]: 0
R[1]: 364
R[2]: 272
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x112
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 744
R[0]: 0
R[1]: 364
R[2]: 272
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x112 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 745
R[0]: 0
R[1]: 364
R[2]: 272
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 274 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 746
R[0]: 0
R[1]: 364
R[2]: 274
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 363 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 747
R[0]: 0
R[1]: 363
R[2]: 274
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 748
R[0]: 0
R[1]: 363
R[2]: 274
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x114
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 749
R[0]: 0
R[1]: 363
R[2]: 274
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x114 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 750
R[0]: 0
R[1]: 363
R[2]: 274
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 276 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 751
R[0]: 0
R[1]: 363
R[2]: 276
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 362 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 752
R[0]: 0
R[1]: 362
R[2]: 276
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 753
R[0]: 0
R[1]: 362
R[2]: 276
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x116
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 754
R[0]: 0
R[1]: 362
R[2]: 276
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x116 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x169
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 755
R[0]: 0
R[1]: 362
R[2]: 276
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 278 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x169 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 756
R[0]: 0
R[1]: 362
R[2]: 278
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 361 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 757
R[0]: 0
R[1]: 361
R[2]: 278
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 758
R[0]: 0
R[1]: 361
R[2]: 278
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x118
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 759
R[0]: 0
R[1]: 361
R[2]: 278
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x118 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x168
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 760
R[0]: 0
R[1]: 361
R[2]: 278
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 280 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x168 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 761
R[0]: 0
R[1]: 361
R[2]: 280
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 360 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 762
R[0]: 0
R[1]: 360
R[2]: 280
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 763
R[0]: 0
R[1]: 360
R[2]: 280
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 764
R[0]: 0
R[1]: 360
R[2]: 280
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x167
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 765
R[0]: 0
R[1]: 360
R[2]: 280
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 282 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x167 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 766
R[0]: 0
R[1]: 360
R[2]: 282
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 359 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 767
R[0]: 0
R[1]: 359
R[2]: 282
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 768
R[0]: 0
R[1]: 359
R[2]: 282
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 769
R[0]: 0
R[1]: 359
R[2]: 282
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x166
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 770
R[0]: 0
R[1]: 359
R[2]: 282
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 284 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x166 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 771
R[0]: 0
R[1]: 359
R[2]: 284
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 358 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 772
R[0]: 0
R[1]: 358
R[2]: 284
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 773
R[0]: 0
R[1]: 358
R[2]: 284
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 774
R[0]: 0
R[1]: 358
R[2]: 284
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x165
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 775
R[0]: 0
R[1]: 358
R[2]: 284
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 286 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x165 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 776
R[0]: 0
R[1]: 358
R[2]: 286
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 357 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 777
R[0]: 0
R[1]: 357
R[2]: 286
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 778
R[0]: 0
R[1]: 357
R[2]: 286
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x120
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 779
R[0]: 0
R[1]: 357
R[2]: 286
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x120 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x164
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 780
R[0]: 0
R[1]: 357
R[2]: 286
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 288 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x164 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 781
R[0]: 0
R[1]: 357
R[2]: 288
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 356 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 782
R[0]: 0
R[1]: 356
R[2]: 288
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 783
R[0]: 0
R[1]: 356
R[2]: 288
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x122
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 784
R[0]: 0
R[1]: 356
R[2]: 288
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x122 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x163
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 785
R[0]: 0
R[1]: 356
R[2]: 288
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 290 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x163 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 786
R[0]: 0
R[1]: 356
R[2]: 290
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 355 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 787
R[0]: 0
R[1]: 355
R[2]: 290
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 788
R[0]: 0
R[1]: 355
R[2]: 290
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x124
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 789
R[0]: 0
R[1]: 355
R[2]: 290
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x124 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x162
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 790
R[0]: 0
R[1]: 355
R[2]: 290
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 292 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x162 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 791
R[0]: 0
R[1]: 355
R[2]: 292
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 354 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 792
R[0]: 0
R[1]: 354
R[2]: 292
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 793
R[0]: 0
R[1]: 354
R[2]: 292
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x126
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 794
R[0]: 0
R[1]: 354
R[2]: 292
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x126 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x161
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 795
R[0]: 0
R[1]: 354
R[2]: 292
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 294 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x161 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 796
R[0]: 0
R[1]: 354
R[2]: 294
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 353 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 797
R[0]: 0
R[1]: 353
R[2]: 294
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 798
R[0]: 0
R[1]: 353
R[2]: 294
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x128
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 799
R[0]: 0
R[1]: 353
R[2]: 294
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x128 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x160
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 800
R[0]: 0
R[1]: 353
R[2]: 294
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 296 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x160 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 801
R[0]: 0
R[1]: 353
R[2]: 296
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 352 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 802
R[0]: 0
R[1]: 352
R[2]: 296
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 803
R[0]: 0
R[1]: 352
R[2]: 296
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 804
R[0]: 0
R[1]: 352
R[2]: 296
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 805
R[0]: 0
R[1]: 352
R[2]: 296
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 298 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 806
R[0]: 0
R[1]: 352
R[2]: 298
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 351 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 807
R[0]: 0
R[1]: 351
R[2]: 298
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 808
R[0]: 0
R[1]: 351
R[2]: 298
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 809
R[0]: 0
R[1]: 351
R[2]: 298
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 810
R[0]: 0
R[1]: 351
R[2]: 298
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 811
R[0]: 0
R[1]: 351
R[2]: 300
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 350 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 812
R[0]: 0
R[1]: 350
R[2]: 300
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 813
R[0]: 0
R[1]: 350
R[2]: 300
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 814
R[0]: 0
R[1]: 350
R[2]: 300
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 815
R[0]: 0
R[1]: 350
R[2]: 300
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 302 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 816
R[0]: 0
R[1]: 350
R[2]: 302
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 349 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 817
R[0]: 0
R[1]: 349
R[2]: 302
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 818
R[0]: 0
R[1]: 349
R[2]: 302
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x130
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 819
R[0]: 0
R[1]: 349
R[2]: 302
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x130 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 820
R[0]: 0
R[1]: 349
R[2]: 302
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 304 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 821
R[0]: 0
R[1]: 349
R[2]: 304
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 348 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 822
R[0]: 0
R[1]: 348
R[2]: 304
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 823
R[0]: 0
R[1]: 348
R[2]: 304
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x132
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 824
R[0]: 0
R[1]: 348
R[2]: 304
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x132 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 825
R[0]: 0
R[1]: 348
R[2]: 304
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 306 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 826
R[0]: 0
R[1]: 348
R[2]: 306
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 347 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 827
R[0]: 0
R[1]: 347
R[2]: 306
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 828
R[0]: 0
R[1]: 347
R[2]: 306
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x134
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 829
R[0]: 0
R[1]: 347
R[2]: 306
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x134 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 830
R[0]: 0
R[1]: 347
R[2]: 306
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 308 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 831
R[0]: 0
R[1]: 347
R[2]: 308
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 346 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 832
R[0]: 0
R[1]: 346
R[2]: 308
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 833
R[0]: 0
R[1]: 346
R[2]: 308
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x136
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 834
R[0]: 0
R[1]: 346
R[2]: 308
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x136 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x159
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 835
R[0]: 0
R[1]: 346
R[2]: 308
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 310 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x159 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 836
R[0]: 0
R[1]: 346
R[2]: 310
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 345 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 837
R[0]: 0
R[1]: 345
R[2]: 310
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 838
R[0]: 0
R[1]: 345
R[2]: 310
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x138
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 839
R[0]: 0
R[1]: 345
R[2]: 310
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x138 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x158
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 840
R[0]: 0
R[1]: 345
R[2]: 310
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 312 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x158 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 841
R[0]: 0
R[1]: 345
R[2]: 312
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 344 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 842
R[0]: 0
R[1]: 344
R[2]: 312
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 843
R[0]: 0
R[1]: 344
R[2]: 312
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 844
R[0]: 0
R[1]: 344
R[2]: 312
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x157
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 845
R[0]: 0
R[1]: 344
R[2]: 312
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 314 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x157 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 846
R[0]: 0
R[1]: 344
R[2]: 314
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 343 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 847
R[0]: 0
R[1]: 343
R[2]: 314
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 848
R[0]: 0
R[1]: 343
R[2]: 314
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 849
R[0]: 0
R[1]: 343
R[2]: 314
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x156
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 850
R[0]: 0
R[1]: 343
R[2]: 314
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 316 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x156 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 851
R[0]: 0
R[1]: 343
R[2]: 316
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 342 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 852
R[0]: 0
R[1]: 342
R[2]: 316
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 853
R[0]: 0
R[1]: 342
R[2]: 316
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 854
R[0]: 0
R[1]: 342
R[2]: 316
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x155
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 855
R[0]: 0
R[1]: 342
R[2]: 316
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 318 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x155 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 856
R[0]: 0
R[1]: 342
R[2]: 318
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 341 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 857
R[0]: 0
R[1]: 341
R[2]: 318
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 858
R[0]: 0
R[1]: 341
R[2]: 318
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x140
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 859
R[0]: 0
R[1]: 341
R[2]: 318
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x140 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x154
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 860
R[0]: 0
R[1]: 341
R[2]: 318
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 320 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x154 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 861
R[0]: 0
R[1]: 341
R[2]: 320
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 340 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 862
R[0]: 0
R[1]: 340
R[2]: 320
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 863
R[0]: 0
R[1]: 340
R[2]: 320
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x142
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 864
R[0]: 0
R[1]: 340
R[2]: 320
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x142 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x153
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 865
R[0]: 0
R[1]: 340
R[2]: 320
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 322 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x153 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 866
R[0]: 0
R[1]: 340
R[2]: 322
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 339 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 867
R[0]: 0
R[1]: 339
R[2]: 322
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 868
R[0]: 0
R[1]: 339
R[2]: 322
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x144
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 869
R[0]: 0
R[1]: 339
R[2]: 322
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x144 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x152
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 870
R[0]: 0
R[1]: 339
R[2]: 322
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 324 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x152 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 871
R[0]: 0
R[1]: 339
R[2]: 324
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 338 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 872
R[0]: 0
R[1]: 338
R[2]: 324
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 873
R[0]: 0
R[1]: 338
R[2]: 324
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x146
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 874
R[0]: 0
R[1]: 338
R[2]: 324
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x146 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x151
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 875
R[0]: 0
R[1]: 338
R[2]: 324
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 326 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x151 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 876
R[0]: 0
R[1]: 338
R[2]: 326
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 337 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 877
R[0]: 0
R[1]: 337
R[2]: 326
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 878
R[0]: 0
R[1]: 337
R[2]: 326
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x148
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 879
R[0]: 0
R[1]: 337
R[2]: 326
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x148 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x150
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 880
R[0]: 0
R[1]: 337
R[2]: 326
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 328 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x150 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 881
R[0]: 0
R[1]: 337
R[2]: 328
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 336 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 882
R[0]: 0
R[1]: 336
R[2]: 328
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 883
R[0]: 0
R[1]: 336
R[2]: 328
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 884
R[0]: 0
R[1]: 336
R[2]: 328
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 885
R[0]: 0
R[1]: 336
R[2]: 328
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 330 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 886
R[0]: 0
R[1]: 336
R[2]: 330
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 335 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 887
R[0]: 0
R[1]: 335
R[2]: 330
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 888
R[0]: 0
R[1]: 335
R[2]: 330
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 889
R[0]: 0
R[1]: 335
R[2]: 330
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 890
R[0]: 0
R[1]: 335
R[2]: 330
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 332 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 891
R[0]: 0
R[1]: 335
R[2]: 332
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 334 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 892
R[0]: 0
R[1]: 334
R[2]: 332
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 893
R[0]: 0
R[1]: 334
R[2]: 332
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 894
R[0]: 0
R[1]: 334
R[2]: 332
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 895
R[0]: 0
R[1]: 334
R[2]: 332
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 334 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 896
R[0]: 0
R[1]: 334
R[2]: 334
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 333 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 897
R[0]: 0
R[1]: 333
R[2]: 334
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 898
R[0]: 0
R[1]: 333
R[2]: 334
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x150
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 899
R[0]: 0
R[1]: 333
R[2]: 334
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x150 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 900
R[0]: 0
R[1]: 333
R[2]: 334
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 336 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 901
R[0]: 0
R[1]: 333
R[2]: 336
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 332 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 902
R[0]: 0
R[1]: 332
R[2]: 336
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 903
R[0]: 0
R[1]: 332
R[2]: 336
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x152
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 904
R[0]: 0
R[1]: 332
R[2]: 336
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x152 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 905
R[0]: 0
R[1]: 332
R[2]: 336
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 338 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 906
R[0]: 0
R[1]: 332
R[2]: 338
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 331 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 907
R[0]: 0
R[1]: 331
R[2]: 338
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 908
R[0]: 0
R[1]: 331
R[2]: 338
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x154
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 909
R[0]: 0
R[1]: 331
R[2]: 338
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x154 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 910
R[0]: 0
R[1]: 331
R[2]: 338
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 340 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 911
R[0]: 0
R[1]: 331
R[2]: 340
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 330 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 912
R[0]: 0
R[1]: 330
R[2]: 340
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 913
R[0]: 0
R[1]: 330
R[2]: 340
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x156
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 914
R[0]: 0
R[1]: 330
R[2]: 340
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x156 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x149
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 915
R[0]: 0
R[1]: 330
R[2]: 340
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 342 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x149 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 916
R[0]: 0
R[1]: 330
R[2]: 342
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 329 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 917
R[0]: 0
R[1]: 329
R[2]: 342
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 918
R[0]: 0
R[1]: 329
R[2]: 342
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x158
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 919
R[0]: 0
R[1]: 329
R[2]: 342
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x158 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x148
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 920
R[0]: 0
R[1]: 329
R[2]: 342
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 344 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x148 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 921
R[0]: 0
R[1]: 329
R[2]: 344
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 328 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 922
R[0]: 0
R[1]: 328
R[2]: 344
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 923
R[0]: 0
R[1]: 328
R[2]: 344
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 924
R[0]: 0
R[1]: 328
R[2]: 344
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x147
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 925
R[0]: 0
R[1]: 328
R[2]: 344
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 346 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x147 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 926
R[0]: 0
R[1]: 328
R[2]: 346
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 327 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 927
R[0]: 0
R[1]: 327
R[2]: 346
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 928
R[0]: 0
R[1]: 327
R[2]: 346
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 929
R[0]: 0
R[1]: 327
R[2]: 346
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x146
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 930
R[0]: 0
R[1]: 327
R[2]: 346
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 348 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x146 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 931
R[0]: 0
R[1]: 327
R[2]: 348
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 326 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 932
R[0]: 0
R[1]: 326
R[2]: 348
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 933
R[0]: 0
R[1]: 326
R[2]: 348
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 934
R[0]: 0
R[1]: 326
R[2]: 348
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x145
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 935
R[0]: 0
R[1]: 326
R[2]: 348
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 350 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x145 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 936
R[0]: 0
R[1]: 326
R[2]: 350
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 325 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 937
R[0]: 0
R[1]: 325
R[2]: 350
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 938
R[0]: 0
R[1]: 325
R[2]: 350
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x160
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 939
R[0]: 0
R[1]: 325
R[2]: 350
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x160 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x144
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 940
R[0]: 0
R[1]: 325
R[2]: 350
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 352 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x144 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 941
R[0]: 0
R[1]: 325
R[2]: 352
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 324 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 942
R[0]: 0
R[1]: 324
R[2]: 352
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 943
R[0]: 0
R[1]: 324
R[2]: 352
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x162
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 944
R[0]: 0
R[1]: 324
R[2]: 352
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x162 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x143
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 945
R[0]: 0
R[1]: 324
R[2]: 352
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 354 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x143 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 946
R[0]: 0
R[1]: 324
R[2]: 354
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 323 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 947
R[0]: 0
R[1]: 323
R[2]: 354
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 948
R[0]: 0
R[1]: 323
R[2]: 354
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x164
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 949
R[0]: 0
R[1]: 323
R[2]: 354
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x164 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x142
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 950
R[0]: 0
R[1]: 323
R[2]: 354
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 356 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x142 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 951
R[0]: 0
R[1]: 323
R[2]: 356
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 322 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 952
R[0]: 0
R[1]: 322
R[2]: 356
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 953
R[0]: 0
R[1]: 322
R[2]: 356
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x166
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 954
R[0]: 0
R[1]: 322
R[2]: 356
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x166 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x141
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 955
R[0]: 0
R[1]: 322
R[2]: 356
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 358 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x141 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 956
R[0]: 0
R[1]: 322
R[2]: 358
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 321 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 957
R[0]: 0
R[1]: 321
R[2]: 358
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 958
R[0]: 0
R[1]: 321
R[2]: 358
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x168
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 959
R[0]: 0
R[1]: 321
R[2]: 358
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x168 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x140
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 960
R[0]: 0
R[1]: 321
R[2]: 358
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 360 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x140 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 961
R[0]: 0
R[1]: 321
R[2]: 360
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 320 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 962
R[0]: 0
R[1]: 320
R[2]: 360
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 963
R[0]: 0
R[1]: 320
R[2]: 360
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 964
R[0]: 0
R[1]: 320
R[2]: 360
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 965
R[0]: 0
R[1]: 320
R[2]: 360
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 362 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 966
R[0]: 0
R[1]: 320
R[2]: 362
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 319 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 967
R[0]: 0
R[1]: 319
R[2]: 362
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 968
R[0]: 0
R[1]: 319
R[2]: 362
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 969
R[0]: 0
R[1]: 319
R[2]: 362
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 970
R[0]: 0
R[1]: 319
R[2]: 362
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 364 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 971
R[0]: 0
R[1]: 319
R[2]: 364
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 318 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 972
R[0]: 0
R[1]: 318
R[2]: 364
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 973
R[0]: 0
R[1]: 318
R[2]: 364
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 974
R[0]: 0
R[1]: 318
R[2]: 364
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 975
R[0]: 0
R[1]: 318
R[2]: 364
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 366 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 976
R[0]: 0
R[1]: 318
R[2]: 366
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 317 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 977
R[0]: 0
R[1]: 317
R[2]: 366
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 978
R[0]: 0
R[1]: 317
R[2]: 366
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x170
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 979
R[0]: 0
R[1]: 317
R[2]: 366
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x170 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 980
R[0]: 0
R[1]: 317
R[2]: 366
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 368 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 981
R[0]: 0
R[1]: 317
R[2]: 368
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 316 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 982
R[0]: 0
R[1]: 316
R[2]: 368
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 983
R[0]: 0
R[1]: 316
R[2]: 368
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x172
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 984
R[0]: 0
R[1]: 316
R[2]: 368
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x172 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 985
R[0]: 0
R[1]: 316
R[2]: 368
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 370 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 986
R[0]: 0
R[1]: 316
R[2]: 370
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 315 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 987
R[0]: 0
R[1]: 315
R[2]: 370
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 988
R[0]: 0
R[1]: 315
R[2]: 370
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x174
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 989
R[0]: 0
R[1]: 315
R[2]: 370
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x174 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 990
R[0]: 0
R[1]: 315
R[2]: 370
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 372 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 991
R[0]: 0
R[1]: 315
R[2]: 372
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 314 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 992
R[0]: 0
R[1]: 314
R[2]: 372
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 993
R[0]: 0
R[1]: 314
R[2]: 372
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x176
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 994
R[0]: 0
R[1]: 314
R[2]: 372
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x176 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x139
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 995
R[0]: 0
R[1]: 314
R[2]: 372
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 374 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x139 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 996
R[0]: 0
R[1]: 314
R[2]: 374
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 313 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 997
R[0]: 0
R[1]: 313
R[2]: 374
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 998
R[0]: 0
R[1]: 313
R[2]: 374
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x178
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 999
R[0]: 0
R[1]: 313
R[2]: 374
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x178 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x138
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1000
R[0]: 0
R[1]: 313
R[2]: 374
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 376 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x138 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1001
R[0]: 0
R[1]: 313
R[2]: 376
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 312 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1002
R[0]: 0
R[1]: 312
R[2]: 376
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1003
R[0]: 0
R[1]: 312
R[2]: 376
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1004
R[0]: 0
R[1]: 312
R[2]: 376
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x137
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1005
R[0]: 0
R[1]: 312
R[2]: 376
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 378 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x137 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1006
R[0]: 0
R[1]: 312
R[2]: 378
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 311 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1007
R[0]: 0
R[1]: 311
R[2]: 378
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1008
R[0]: 0
R[1]: 311
R[2]: 378
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1009
R[0]: 0
R[1]: 311
R[2]: 378
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x136
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1010
R[0]: 0
R[1]: 311
R[2]: 378
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 380 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x136 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1011
R[0]: 0
R[1]: 311
R[2]: 380
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 310 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1012
R[0]: 0
R[1]: 310
R[2]: 380
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1013
R[0]: 0
R[1]: 310
R[2]: 380
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1014
R[0]: 0
R[1]: 310
R[2]: 380
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x135
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1015
R[0]: 0
R[1]: 310
R[2]: 380
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 382 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x135 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1016
R[0]: 0
R[1]: 310
R[2]: 382
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 309 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1017
R[0]: 0
R[1]: 309
R[2]: 382
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1018
R[0]: 0
R[1]: 309
R[2]: 382
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x180
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1019
R[0]: 0
R[1]: 309
R[2]: 382
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x180 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x134
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1020
R[0]: 0
R[1]: 309
R[2]: 382
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 384 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x134 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1021
R[0]: 0
R[1]: 309
R[2]: 384
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 308 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1022
R[0]: 0
R[1]: 308
R[2]: 384
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1023
R[0]: 0
R[1]: 308
R[2]: 384
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x182
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1024
R[0]: 0
R[1]: 308
R[2]: 384
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x182 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x133
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1025
R[0]: 0
R[1]: 308
R[2]: 384
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 386 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x133 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1026
R[0]: 0
R[1]: 308
R[2]: 386
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 307 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1027
R[0]: 0
R[1]: 307
R[2]: 386
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1028
R[0]: 0
R[1]: 307
R[2]: 386
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x184
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1029
R[0]: 0
R[1]: 307
R[2]: 386
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x184 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x132
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1030
R[0]: 0
R[1]: 307
R[2]: 386
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 388 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x132 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1031
R[0]: 0
R[1]: 307
R[2]: 388
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 306 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1032
R[0]: 0
R[1]: 306
R[2]: 388
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1033
R[0]: 0
R[1]: 306
R[2]: 388
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x186
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1034
R[0]: 0
R[1]: 306
R[2]: 388
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x186 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x131
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1035
R[0]: 0
R[1]: 306
R[2]: 388
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 390 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x131 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1036
R[0]: 0
R[1]: 306
R[2]: 390
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 305 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1037
R[0]: 0
R[1]: 305
R[2]: 390
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1038
R[0]: 0
R[1]: 305
R[2]: 390
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x188
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1039
R[0]: 0
R[1]: 305
R[2]: 390
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x188 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x130
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1040
R[0]: 0
R[1]: 305
R[2]: 390
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 392 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x130 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1041
R[0]: 0
R[1]: 305
R[2]: 392
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 304 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1042
R[0]: 0
R[1]: 304
R[2]: 392
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1043
R[0]: 0
R[1]: 304
R[2]: 392
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1044
R[0]: 0
R[1]: 304
R[2]: 392
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1045
R[0]: 0
R[1]: 304
R[2]: 392
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 394 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1046
R[0]: 0
R[1]: 304
R[2]: 394
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 303 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1047
R[0]: 0
R[1]: 303
R[2]: 394
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1048
R[0]: 0
R[1]: 303
R[2]: 394
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1049
R[0]: 0
R[1]: 303
R[2]: 394
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1050
R[0]: 0
R[1]: 303
R[2]: 394
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 396 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1051
R[0]: 0
R[1]: 303
R[2]: 396
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 302 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1052
R[0]: 0
R[1]: 302
R[2]: 396
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1053
R[0]: 0
R[1]: 302
R[2]: 396
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1054
R[0]: 0
R[1]: 302
R[2]: 396
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1055
R[0]: 0
R[1]: 302
R[2]: 396
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 398 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1056
R[0]: 0
R[1]: 302
R[2]: 398
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 301 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1057
R[0]: 0
R[1]: 301
R[2]: 398
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1058
R[0]: 0
R[1]: 301
R[2]: 398
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x190
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1059
R[0]: 0
R[1]: 301
R[2]: 398
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x190 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1060
R[0]: 0
R[1]: 301
R[2]: 398
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 400 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1061
R[0]: 0
R[1]: 301
R[2]: 400
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1062
R[0]: 0
R[1]: 300
R[2]: 400
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1063
R[0]: 0
R[1]: 300
R[2]: 400
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x192
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1064
R[0]: 0
R[1]: 300
R[2]: 400
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x192 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1065
R[0]: 0
R[1]: 300
R[2]: 400
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 402 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1066
R[0]: 0
R[1]: 300
R[2]: 402
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 299 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1067
R[0]: 0
R[1]: 299
R[2]: 402
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1068
R[0]: 0
R[1]: 299
R[2]: 402
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x194
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1069
R[0]: 0
R[1]: 299
R[2]: 402
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x194 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1070
R[0]: 0
R[1]: 299
R[2]: 402
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 404 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1071
R[0]: 0
R[1]: 299
R[2]: 404
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 298 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1072
R[0]: 0
R[1]: 298
R[2]: 404
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1073
R[0]: 0
R[1]: 298
R[2]: 404
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x196
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1074
R[0]: 0
R[1]: 298
R[2]: 404
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x196 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x129
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1075
R[0]: 0
R[1]: 298
R[2]: 404
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 406 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x129 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1076
R[0]: 0
R[1]: 298
R[2]: 406
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 297 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1077
R[0]: 0
R[1]: 297
R[2]: 406
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1078
R[0]: 0
R[1]: 297
R[2]: 406
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x198
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1079
R[0]: 0
R[1]: 297
R[2]: 406
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x198 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x128
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1080
R[0]: 0
R[1]: 297
R[2]: 406
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 408 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x128 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1081
R[0]: 0
R[1]: 297
R[2]: 408
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 296 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1082
R[0]: 0
R[1]: 296
R[2]: 408
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1083
R[0]: 0
R[1]: 296
R[2]: 408
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1084
R[0]: 0
R[1]: 296
R[2]: 408
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x127
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1085
R[0]: 0
R[1]: 296
R[2]: 408
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 410 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x127 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1086
R[0]: 0
R[1]: 296
R[2]: 410
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 295 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1087
R[0]: 0
R[1]: 295
R[2]: 410
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1088
R[0]: 0
R[1]: 295
R[2]: 410
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1089
R[0]: 0
R[1]: 295
R[2]: 410
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x126
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1090
R[0]: 0
R[1]: 295
R[2]: 410
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 412 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x126 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1091
R[0]: 0
R[1]: 295
R[2]: 412
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 294 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1092
R[0]: 0
R[1]: 294
R[2]: 412
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1093
R[0]: 0
R[1]: 294
R[2]: 412
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1094
R[0]: 0
R[1]: 294
R[2]: 412
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x125
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1095
R[0]: 0
R[1]: 294
R[2]: 412
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 414 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x125 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1096
R[0]: 0
R[1]: 294
R[2]: 414
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 293 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1097
R[0]: 0
R[1]: 293
R[2]: 414
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1098
R[0]: 0
R[1]: 293
R[2]: 414
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1099
R[0]: 0
R[1]: 293
R[2]: 414
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x124
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1100
R[0]: 0
R[1]: 293
R[2]: 414
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 416 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x124 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1101
R[0]: 0
R[1]: 293
R[2]: 416
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 292 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1102
R[0]: 0
R[1]: 292
R[2]: 416
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1103
R[0]: 0
R[1]: 292
R[2]: 416
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1104
R[0]: 0
R[1]: 292
R[2]: 416
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x123
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1105
R[0]: 0
R[1]: 292
R[2]: 416
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 418 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x123 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1106
R[0]: 0
R[1]: 292
R[2]: 418
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 291 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1107
R[0]: 0
R[1]: 291
R[2]: 418
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1108
R[0]: 0
R[1]: 291
R[2]: 418
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1109
R[0]: 0
R[1]: 291
R[2]: 418
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x122
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1110
R[0]: 0
R[1]: 291
R[2]: 418
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 420 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x122 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1111
R[0]: 0
R[1]: 291
R[2]: 420
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 290 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1112
R[0]: 0
R[1]: 290
R[2]: 420
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1113
R[0]: 0
R[1]: 290
R[2]: 420
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1114
R[0]: 0
R[1]: 290
R[2]: 420
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x121
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1115
R[0]: 0
R[1]: 290
R[2]: 420
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 422 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x121 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1116
R[0]: 0
R[1]: 290
R[2]: 422
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 289 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1117
R[0]: 0
R[1]: 289
R[2]: 422
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1118
R[0]: 0
R[1]: 289
R[2]: 422
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1119
R[0]: 0
R[1]: 289
R[2]: 422
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x120
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1120
R[0]: 0
R[1]: 289
R[2]: 422
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 424 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x120 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1121
R[0]: 0
R[1]: 289
R[2]: 424
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 288 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1122
R[0]: 0
R[1]: 288
R[2]: 424
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1123
R[0]: 0
R[1]: 288
R[2]: 424
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1aa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1124
R[0]: 0
R[1]: 288
R[2]: 424
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1aa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1125
R[0]: 0
R[1]: 288
R[2]: 424
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 426 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1126
R[0]: 0
R[1]: 288
R[2]: 426
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 287 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1127
R[0]: 0
R[1]: 287
R[2]: 426
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1128
R[0]: 0
R[1]: 287
R[2]: 426
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ac
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1129
R[0]: 0
R[1]: 287
R[2]: 426
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ac | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1130
R[0]: 0
R[1]: 287
R[2]: 426
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 428 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1131
R[0]: 0
R[1]: 287
R[2]: 428
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 286 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1132
R[0]: 0
R[1]: 286
R[2]: 428
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1133
R[0]: 0
R[1]: 286
R[2]: 428
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ae
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1134
R[0]: 0
R[1]: 286
R[2]: 428
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ae | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1135
R[0]: 0
R[1]: 286
R[2]: 428
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 430 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1136
R[0]: 0
R[1]: 286
R[2]: 430
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 285 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1137
R[0]: 0
R[1]: 285
R[2]: 430
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1138
R[0]: 0
R[1]: 285
R[2]: 430
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1139
R[0]: 0
R[1]: 285
R[2]: 430
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1140
R[0]: 0
R[1]: 285
R[2]: 430
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 432 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1141
R[0]: 0
R[1]: 285
R[2]: 432
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 284 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1142
R[0]: 0
R[1]: 284
R[2]: 432
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1143
R[0]: 0
R[1]: 284
R[2]: 432
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1144
R[0]: 0
R[1]: 284
R[2]: 432
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1145
R[0]: 0
R[1]: 284
R[2]: 432
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 434 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1146
R[0]: 0
R[1]: 284
R[2]: 434
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 283 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1147
R[0]: 0
R[1]: 283
R[2]: 434
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1148
R[0]: 0
R[1]: 283
R[2]: 434
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1149
R[0]: 0
R[1]: 283
R[2]: 434
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1150
R[0]: 0
R[1]: 283
R[2]: 434
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 436 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1151
R[0]: 0
R[1]: 283
R[2]: 436
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 282 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1152
R[0]: 0
R[1]: 282
R[2]: 436
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1153
R[0]: 0
R[1]: 282
R[2]: 436
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1154
R[0]: 0
R[1]: 282
R[2]: 436
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x119
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1155
R[0]: 0
R[1]: 282
R[2]: 436
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 438 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x119 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1156
R[0]: 0
R[1]: 282
R[2]: 438
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 281 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1157
R[0]: 0
R[1]: 281
R[2]: 438
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1158
R[0]: 0
R[1]: 281
R[2]: 438
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1159
R[0]: 0
R[1]: 281
R[2]: 438
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x118
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1160
R[0]: 0
R[1]: 281
R[2]: 438
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 440 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x118 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1161
R[0]: 0
R[1]: 281
R[2]: 440
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 280 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1162
R[0]: 0
R[1]: 280
R[2]: 440
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1163
R[0]: 0
R[1]: 280
R[2]: 440
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ba
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1164
R[0]: 0
R[1]: 280
R[2]: 440
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ba | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x117
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1165
R[0]: 0
R[1]: 280
R[2]: 440
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 442 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x117 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1166
R[0]: 0
R[1]: 280
R[2]: 442
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 279 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1167
R[0]: 0
R[1]: 279
R[2]: 442
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1168
R[0]: 0
R[1]: 279
R[2]: 442
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1bc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1169
R[0]: 0
R[1]: 279
R[2]: 442
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1bc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x116
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1170
R[0]: 0
R[1]: 279
R[2]: 442
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 444 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x116 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1171
R[0]: 0
R[1]: 279
R[2]: 444
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 278 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1172
R[0]: 0
R[1]: 278
R[2]: 444
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1173
R[0]: 0
R[1]: 278
R[2]: 444
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1be
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1174
R[0]: 0
R[1]: 278
R[2]: 444
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1be | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x115
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1175
R[0]: 0
R[1]: 278
R[2]: 444
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 446 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x115 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1176
R[0]: 0
R[1]: 278
R[2]: 446
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 277 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1177
R[0]: 0
R[1]: 277
R[2]: 446
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1178
R[0]: 0
R[1]: 277
R[2]: 446
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1179
R[0]: 0
R[1]: 277
R[2]: 446
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x114
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1180
R[0]: 0
R[1]: 277
R[2]: 446
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 448 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x114 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1181
R[0]: 0
R[1]: 277
R[2]: 448
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 276 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1182
R[0]: 0
R[1]: 276
R[2]: 448
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1183
R[0]: 0
R[1]: 276
R[2]: 448
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1184
R[0]: 0
R[1]: 276
R[2]: 448
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x113
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1185
R[0]: 0
R[1]: 276
R[2]: 448
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 450 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x113 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1186
R[0]: 0
R[1]: 276
R[2]: 450
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 275 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1187
R[0]: 0
R[1]: 275
R[2]: 450
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1188
R[0]: 0
R[1]: 275
R[2]: 450
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1189
R[0]: 0
R[1]: 275
R[2]: 450
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x112
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1190
R[0]: 0
R[1]: 275
R[2]: 450
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 452 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x112 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1191
R[0]: 0
R[1]: 275
R[2]: 452
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 274 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1192
R[0]: 0
R[1]: 274
R[2]: 452
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1193
R[0]: 0
R[1]: 274
R[2]: 452
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1194
R[0]: 0
R[1]: 274
R[2]: 452
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x111
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1195
R[0]: 0
R[1]: 274
R[2]: 452
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 454 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x111 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1196
R[0]: 0
R[1]: 274
R[2]: 454
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 273 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1197
R[0]: 0
R[1]: 273
R[2]: 454
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1198
R[0]: 0
R[1]: 273
R[2]: 454
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1199
R[0]: 0
R[1]: 273
R[2]: 454
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x110
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1200
R[0]: 0
R[1]: 273
R[2]: 454
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 456 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x110 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1201
R[0]: 0
R[1]: 273
R[2]: 456
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 272 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1202
R[0]: 0
R[1]: 272
R[2]: 456
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1203
R[0]: 0
R[1]: 272
R[2]: 456
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ca
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1204
R[0]: 0
R[1]: 272
R[2]: 456
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ca | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1205
R[0]: 0
R[1]: 272
R[2]: 456
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 458 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1206
R[0]: 0
R[1]: 272
R[2]: 458
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 271 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1207
R[0]: 0
R[1]: 271
R[2]: 458
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1208
R[0]: 0
R[1]: 271
R[2]: 458
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1cc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1209
R[0]: 0
R[1]: 271
R[2]: 458
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1cc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1210
R[0]: 0
R[1]: 271
R[2]: 458
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 460 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1211
R[0]: 0
R[1]: 271
R[2]: 460
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 270 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1212
R[0]: 0
R[1]: 270
R[2]: 460
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1213
R[0]: 0
R[1]: 270
R[2]: 460
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ce
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1214
R[0]: 0
R[1]: 270
R[2]: 460
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ce | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1215
R[0]: 0
R[1]: 270
R[2]: 460
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 462 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1216
R[0]: 0
R[1]: 270
R[2]: 462
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 269 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1217
R[0]: 0
R[1]: 269
R[2]: 462
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1218
R[0]: 0
R[1]: 269
R[2]: 462
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1219
R[0]: 0
R[1]: 269
R[2]: 462
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1220
R[0]: 0
R[1]: 269
R[2]: 462
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 464 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1221
R[0]: 0
R[1]: 269
R[2]: 464
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 268 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1222
R[0]: 0
R[1]: 268
R[2]: 464
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1223
R[0]: 0
R[1]: 268
R[2]: 464
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1224
R[0]: 0
R[1]: 268
R[2]: 464
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1225
R[0]: 0
R[1]: 268
R[2]: 464
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 466 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1226
R[0]: 0
R[1]: 268
R[2]: 466
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 267 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1227
R[0]: 0
R[1]: 267
R[2]: 466
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1228
R[0]: 0
R[1]: 267
R[2]: 466
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1229
R[0]: 0
R[1]: 267
R[2]: 466
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1230
R[0]: 0
R[1]: 267
R[2]: 466
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 468 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1231
R[0]: 0
R[1]: 267
R[2]: 468
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 266 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1232
R[0]: 0
R[1]: 266
R[2]: 468
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1233
R[0]: 0
R[1]: 266
R[2]: 468
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1234
R[0]: 0
R[1]: 266
R[2]: 468
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x109
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1235
R[0]: 0
R[1]: 266
R[2]: 468
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 470 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x109 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1236
R[0]: 0
R[1]: 266
R[2]: 470
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 265 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1237
R[0]: 0
R[1]: 265
R[2]: 470
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1238
R[0]: 0
R[1]: 265
R[2]: 470
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1239
R[0]: 0
R[1]: 265
R[2]: 470
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x108
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1240
R[0]: 0
R[1]: 265
R[2]: 470
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 472 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x108 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1241
R[0]: 0
R[1]: 265
R[2]: 472
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 264 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1242
R[0]: 0
R[1]: 264
R[2]: 472
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1243
R[0]: 0
R[1]: 264
R[2]: 472
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1da
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1244
R[0]: 0
R[1]: 264
R[2]: 472
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1da | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x107
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1245
R[0]: 0
R[1]: 264
R[2]: 472
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 474 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x107 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1246
R[0]: 0
R[1]: 264
R[2]: 474
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 263 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1247
R[0]: 0
R[1]: 263
R[2]: 474
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1248
R[0]: 0
R[1]: 263
R[2]: 474
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1dc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1249
R[0]: 0
R[1]: 263
R[2]: 474
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1dc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x106
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1250
R[0]: 0
R[1]: 263
R[2]: 474
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 476 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x106 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1251
R[0]: 0
R[1]: 263
R[2]: 476
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 262 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1252
R[0]: 0
R[1]: 262
R[2]: 476
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1253
R[0]: 0
R[1]: 262
R[2]: 476
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1de
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1254
R[0]: 0
R[1]: 262
R[2]: 476
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1de | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x105
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1255
R[0]: 0
R[1]: 262
R[2]: 476
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 478 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x105 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1256
R[0]: 0
R[1]: 262
R[2]: 478
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 261 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1257
R[0]: 0
R[1]: 261
R[2]: 478
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1258
R[0]: 0
R[1]: 261
R[2]: 478
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1259
R[0]: 0
R[1]: 261
R[2]: 478
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x104
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1260
R[0]: 0
R[1]: 261
R[2]: 478
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 480 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x104 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1261
R[0]: 0
R[1]: 261
R[2]: 480
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 260 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1262
R[0]: 0
R[1]: 260
R[2]: 480
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1263
R[0]: 0
R[1]: 260
R[2]: 480
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1264
R[0]: 0
R[1]: 260
R[2]: 480
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x103
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1265
R[0]: 0
R[1]: 260
R[2]: 480
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 482 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x103 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1266
R[0]: 0
R[1]: 260
R[2]: 482
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 259 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1267
R[0]: 0
R[1]: 259
R[2]: 482
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1268
R[0]: 0
R[1]: 259
R[2]: 482
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1269
R[0]: 0
R[1]: 259
R[2]: 482
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x102
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1270
R[0]: 0
R[1]: 259
R[2]: 482
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 484 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x102 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1271
R[0]: 0
R[1]: 259
R[2]: 484
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 258 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1272
R[0]: 0
R[1]: 258
R[2]: 484
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1273
R[0]: 0
R[1]: 258
R[2]: 484
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1274
R[0]: 0
R[1]: 258
R[2]: 484
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x101
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1275
R[0]: 0
R[1]: 258
R[2]: 484
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 486 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x101 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1276
R[0]: 0
R[1]: 258
R[2]: 486
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 257 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1277
R[0]: 0
R[1]: 257
R[2]: 486
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1278
R[0]: 0
R[1]: 257
R[2]: 486
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1279
R[0]: 0
R[1]: 257
R[2]: 486
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x100
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1280
R[0]: 0
R[1]: 257
R[2]: 486
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 488 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x100 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1281
R[0]: 0
R[1]: 257
R[2]: 488
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 256 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1282
R[0]: 0
R[1]: 256
R[2]: 488
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1283
R[0]: 0
R[1]: 256
R[2]: 488
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ea
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1284
R[0]: 0
R[1]: 256
R[2]: 488
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ea | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xff
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1285
R[0]: 0
R[1]: 256
R[2]: 488
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 490 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xff | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1286
R[0]: 0
R[1]: 256
R[2]: 490
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 255 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1287
R[0]: 0
R[1]: 255
R[2]: 490
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1288
R[0]: 0
R[1]: 255
R[2]: 490
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ec
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1289
R[0]: 0
R[1]: 255
R[2]: 490
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ec | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfe
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1290
R[0]: 0
R[1]: 255
R[2]: 490
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 492 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfe | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1291
R[0]: 0
R[1]: 255
R[2]: 492
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 254 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1292
R[0]: 0
R[1]: 254
R[2]: 492
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1293
R[0]: 0
R[1]: 254
R[2]: 492
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1ee
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1294
R[0]: 0
R[1]: 254
R[2]: 492
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1ee | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1295
R[0]: 0
R[1]: 254
R[2]: 492
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 494 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1296
R[0]: 0
R[1]: 254
R[2]: 494
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 253 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1297
R[0]: 0
R[1]: 253
R[2]: 494
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1298
R[0]: 0
R[1]: 253
R[2]: 494
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1299
R[0]: 0
R[1]: 253
R[2]: 494
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1300
R[0]: 0
R[1]: 253
R[2]: 494
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 496 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1301
R[0]: 0
R[1]: 253
R[2]: 496
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 252 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1302
R[0]: 0
R[1]: 252
R[2]: 496
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1303
R[0]: 0
R[1]: 252
R[2]: 496
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1304
R[0]: 0
R[1]: 252
R[2]: 496
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1305
R[0]: 0
R[1]: 252
R[2]: 496
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 498 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1306
R[0]: 0
R[1]: 252
R[2]: 498
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 251 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1307
R[0]: 0
R[1]: 251
R[2]: 498
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1308
R[0]: 0
R[1]: 251
R[2]: 498
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1309
R[0]: 0
R[1]: 251
R[2]: 498
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfa
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1310
R[0]: 0
R[1]: 251
R[2]: 498
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 500 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfa | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1311
R[0]: 0
R[1]: 251
R[2]: 500
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 250 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1312
R[0]: 0
R[1]: 250
R[2]: 500
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1313
R[0]: 0
R[1]: 250
R[2]: 500
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1314
R[0]: 0
R[1]: 250
R[2]: 500
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1315
R[0]: 0
R[1]: 250
R[2]: 500
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 502 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1316
R[0]: 0
R[1]: 250
R[2]: 502
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 249 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1317
R[0]: 0
R[1]: 249
R[2]: 502
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1318
R[0]: 0
R[1]: 249
R[2]: 502
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1319
R[0]: 0
R[1]: 249
R[2]: 502
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1320
R[0]: 0
R[1]: 249
R[2]: 502
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 504 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1321
R[0]: 0
R[1]: 249
R[2]: 504
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 248 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1322
R[0]: 0
R[1]: 248
R[2]: 504
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1323
R[0]: 0
R[1]: 248
R[2]: 504
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1fa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1324
R[0]: 0
R[1]: 248
R[2]: 504
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1fa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1325
R[0]: 0
R[1]: 248
R[2]: 504
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 506 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1326
R[0]: 0
R[1]: 248
R[2]: 506
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 247 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1327
R[0]: 0
R[1]: 247
R[2]: 506
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1328
R[0]: 0
R[1]: 247
R[2]: 506
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1fc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1329
R[0]: 0
R[1]: 247
R[2]: 506
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1fc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1330
R[0]: 0
R[1]: 247
R[2]: 506
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 508 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1331
R[0]: 0
R[1]: 247
R[2]: 508
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 246 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1332
R[0]: 0
R[1]: 246
R[2]: 508
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1333
R[0]: 0
R[1]: 246
R[2]: 508
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1fe
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1334
R[0]: 0
R[1]: 246
R[2]: 508
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1fe | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1335
R[0]: 0
R[1]: 246
R[2]: 508
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 510 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1336
R[0]: 0
R[1]: 246
R[2]: 510
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 245 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1337
R[0]: 0
R[1]: 245
R[2]: 510
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1338
R[0]: 0
R[1]: 245
R[2]: 510
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x200
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1339
R[0]: 0
R[1]: 245
R[2]: 510
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x200 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1340
R[0]: 0
R[1]: 245
R[2]: 510
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 512 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1341
R[0]: 0
R[1]: 245
R[2]: 512
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 244 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1342
R[0]: 0
R[1]: 244
R[2]: 512
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1343
R[0]: 0
R[1]: 244
R[2]: 512
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x202
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1344
R[0]: 0
R[1]: 244
R[2]: 512
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x202 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1345
R[0]: 0
R[1]: 244
R[2]: 512
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 514 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1346
R[0]: 0
R[1]: 244
R[2]: 514
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 243 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1347
R[0]: 0
R[1]: 243
R[2]: 514
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1348
R[0]: 0
R[1]: 243
R[2]: 514
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x204
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1349
R[0]: 0
R[1]: 243
R[2]: 514
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x204 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1350
R[0]: 0
R[1]: 243
R[2]: 514
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 516 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1351
R[0]: 0
R[1]: 243
R[2]: 516
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 242 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1352
R[0]: 0
R[1]: 242
R[2]: 516
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1353
R[0]: 0
R[1]: 242
R[2]: 516
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x206
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1354
R[0]: 0
R[1]: 242
R[2]: 516
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x206 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1355
R[0]: 0
R[1]: 242
R[2]: 516
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 518 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1356
R[0]: 0
R[1]: 242
R[2]: 518
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 241 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1357
R[0]: 0
R[1]: 241
R[2]: 518
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1358
R[0]: 0
R[1]: 241
R[2]: 518
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x208
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1359
R[0]: 0
R[1]: 241
R[2]: 518
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x208 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1360
R[0]: 0
R[1]: 241
R[2]: 518
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 520 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1361
R[0]: 0
R[1]: 241
R[2]: 520
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 240 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1362
R[0]: 0
R[1]: 240
R[2]: 520
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1363
R[0]: 0
R[1]: 240
R[2]: 520
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x20a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1364
R[0]: 0
R[1]: 240
R[2]: 520
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x20a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xef
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1365
R[0]: 0
R[1]: 240
R[2]: 520
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 522 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xef | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1366
R[0]: 0
R[1]: 240
R[2]: 522
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 239 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1367
R[0]: 0
R[1]: 239
R[2]: 522
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1368
R[0]: 0
R[1]: 239
R[2]: 522
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x20c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1369
R[0]: 0
R[1]: 239
R[2]: 522
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x20c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xee
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1370
R[0]: 0
R[1]: 239
R[2]: 522
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 524 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xee | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1371
R[0]: 0
R[1]: 239
R[2]: 524
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 238 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1372
R[0]: 0
R[1]: 238
R[2]: 524
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1373
R[0]: 0
R[1]: 238
R[2]: 524
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x20e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1374
R[0]: 0
R[1]: 238
R[2]: 524
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x20e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xed
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1375
R[0]: 0
R[1]: 238
R[2]: 524
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 526 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xed | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1376
R[0]: 0
R[1]: 238
R[2]: 526
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 237 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1377
R[0]: 0
R[1]: 237
R[2]: 526
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1378
R[0]: 0
R[1]: 237
R[2]: 526
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x210
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1379
R[0]: 0
R[1]: 237
R[2]: 526
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x210 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xec
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1380
R[0]: 0
R[1]: 237
R[2]: 526
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 528 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xec | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1381
R[0]: 0
R[1]: 237
R[2]: 528
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 236 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1382
R[0]: 0
R[1]: 236
R[2]: 528
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1383
R[0]: 0
R[1]: 236
R[2]: 528
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x212
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1384
R[0]: 0
R[1]: 236
R[2]: 528
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x212 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xeb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1385
R[0]: 0
R[1]: 236
R[2]: 528
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 530 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xeb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1386
R[0]: 0
R[1]: 236
R[2]: 530
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 235 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1387
R[0]: 0
R[1]: 235
R[2]: 530
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1388
R[0]: 0
R[1]: 235
R[2]: 530
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x214
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1389
R[0]: 0
R[1]: 235
R[2]: 530
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x214 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xea
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1390
R[0]: 0
R[1]: 235
R[2]: 530
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 532 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xea | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1391
R[0]: 0
R[1]: 235
R[2]: 532
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 234 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1392
R[0]: 0
R[1]: 234
R[2]: 532
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1393
R[0]: 0
R[1]: 234
R[2]: 532
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x216
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1394
R[0]: 0
R[1]: 234
R[2]: 532
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x216 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1395
R[0]: 0
R[1]: 234
R[2]: 532
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 534 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1396
R[0]: 0
R[1]: 234
R[2]: 534
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 233 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1397
R[0]: 0
R[1]: 233
R[2]: 534
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1398
R[0]: 0
R[1]: 233
R[2]: 534
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x218
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1399
R[0]: 0
R[1]: 233
R[2]: 534
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x218 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1400
R[0]: 0
R[1]: 233
R[2]: 534
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 536 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1401
R[0]: 0
R[1]: 233
R[2]: 536
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 232 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1402
R[0]: 0
R[1]: 232
R[2]: 536
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1403
R[0]: 0
R[1]: 232
R[2]: 536
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x21a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1404
R[0]: 0
R[1]: 232
R[2]: 536
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x21a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1405
R[0]: 0
R[1]: 232
R[2]: 536
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 538 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1406
R[0]: 0
R[1]: 232
R[2]: 538
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 231 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1407
R[0]: 0
R[1]: 231
R[2]: 538
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1408
R[0]: 0
R[1]: 231
R[2]: 538
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x21c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1409
R[0]: 0
R[1]: 231
R[2]: 538
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x21c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1410
R[0]: 0
R[1]: 231
R[2]: 538
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 540 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1411
R[0]: 0
R[1]: 231
R[2]: 540
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 230 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1412
R[0]: 0
R[1]: 230
R[2]: 540
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1413
R[0]: 0
R[1]: 230
R[2]: 540
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x21e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1414
R[0]: 0
R[1]: 230
R[2]: 540
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x21e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1415
R[0]: 0
R[1]: 230
R[2]: 540
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 542 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1416
R[0]: 0
R[1]: 230
R[2]: 542
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 229 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1417
R[0]: 0
R[1]: 229
R[2]: 542
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1418
R[0]: 0
R[1]: 229
R[2]: 542
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x220
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1419
R[0]: 0
R[1]: 229
R[2]: 542
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x220 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1420
R[0]: 0
R[1]: 229
R[2]: 542
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 544 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1421
R[0]: 0
R[1]: 229
R[2]: 544
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 228 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1422
R[0]: 0
R[1]: 228
R[2]: 544
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1423
R[0]: 0
R[1]: 228
R[2]: 544
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x222
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1424
R[0]: 0
R[1]: 228
R[2]: 544
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x222 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1425
R[0]: 0
R[1]: 228
R[2]: 544
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 546 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1426
R[0]: 0
R[1]: 228
R[2]: 546
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 227 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1427
R[0]: 0
R[1]: 227
R[2]: 546
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1428
R[0]: 0
R[1]: 227
R[2]: 546
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x224
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1429
R[0]: 0
R[1]: 227
R[2]: 546
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x224 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1430
R[0]: 0
R[1]: 227
R[2]: 546
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 548 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1431
R[0]: 0
R[1]: 227
R[2]: 548
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 226 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1432
R[0]: 0
R[1]: 226
R[2]: 548
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1433
R[0]: 0
R[1]: 226
R[2]: 548
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x226
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1434
R[0]: 0
R[1]: 226
R[2]: 548
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x226 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1435
R[0]: 0
R[1]: 226
R[2]: 548
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 550 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1436
R[0]: 0
R[1]: 226
R[2]: 550
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 225 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1437
R[0]: 0
R[1]: 225
R[2]: 550
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1438
R[0]: 0
R[1]: 225
R[2]: 550
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x228
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1439
R[0]: 0
R[1]: 225
R[2]: 550
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x228 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1440
R[0]: 0
R[1]: 225
R[2]: 550
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 552 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1441
R[0]: 0
R[1]: 225
R[2]: 552
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 224 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1442
R[0]: 0
R[1]: 224
R[2]: 552
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1443
R[0]: 0
R[1]: 224
R[2]: 552
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x22a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1444
R[0]: 0
R[1]: 224
R[2]: 552
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x22a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xdf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1445
R[0]: 0
R[1]: 224
R[2]: 552
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 554 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xdf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1446
R[0]: 0
R[1]: 224
R[2]: 554
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 223 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1447
R[0]: 0
R[1]: 223
R[2]: 554
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1448
R[0]: 0
R[1]: 223
R[2]: 554
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x22c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1449
R[0]: 0
R[1]: 223
R[2]: 554
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x22c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xde
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1450
R[0]: 0
R[1]: 223
R[2]: 554
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 556 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xde | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1451
R[0]: 0
R[1]: 223
R[2]: 556
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 222 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1452
R[0]: 0
R[1]: 222
R[2]: 556
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1453
R[0]: 0
R[1]: 222
R[2]: 556
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x22e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1454
R[0]: 0
R[1]: 222
R[2]: 556
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x22e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xdd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1455
R[0]: 0
R[1]: 222
R[2]: 556
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 558 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xdd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1456
R[0]: 0
R[1]: 222
R[2]: 558
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 221 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1457
R[0]: 0
R[1]: 221
R[2]: 558
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1458
R[0]: 0
R[1]: 221
R[2]: 558
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x230
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1459
R[0]: 0
R[1]: 221
R[2]: 558
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x230 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xdc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1460
R[0]: 0
R[1]: 221
R[2]: 558
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 560 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xdc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1461
R[0]: 0
R[1]: 221
R[2]: 560
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 220 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1462
R[0]: 0
R[1]: 220
R[2]: 560
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1463
R[0]: 0
R[1]: 220
R[2]: 560
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x232
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1464
R[0]: 0
R[1]: 220
R[2]: 560
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x232 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xdb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1465
R[0]: 0
R[1]: 220
R[2]: 560
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 562 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xdb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1466
R[0]: 0
R[1]: 220
R[2]: 562
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 219 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1467
R[0]: 0
R[1]: 219
R[2]: 562
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1468
R[0]: 0
R[1]: 219
R[2]: 562
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x234
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1469
R[0]: 0
R[1]: 219
R[2]: 562
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x234 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xda
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1470
R[0]: 0
R[1]: 219
R[2]: 562
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 564 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xda | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1471
R[0]: 0
R[1]: 219
R[2]: 564
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 218 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1472
R[0]: 0
R[1]: 218
R[2]: 564
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1473
R[0]: 0
R[1]: 218
R[2]: 564
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x236
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1474
R[0]: 0
R[1]: 218
R[2]: 564
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x236 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1475
R[0]: 0
R[1]: 218
R[2]: 564
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 566 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1476
R[0]: 0
R[1]: 218
R[2]: 566
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 217 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1477
R[0]: 0
R[1]: 217
R[2]: 566
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1478
R[0]: 0
R[1]: 217
R[2]: 566
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x238
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1479
R[0]: 0
R[1]: 217
R[2]: 566
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x238 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1480
R[0]: 0
R[1]: 217
R[2]: 566
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 568 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1481
R[0]: 0
R[1]: 217
R[2]: 568
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 216 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1482
R[0]: 0
R[1]: 216
R[2]: 568
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1483
R[0]: 0
R[1]: 216
R[2]: 568
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x23a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1484
R[0]: 0
R[1]: 216
R[2]: 568
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x23a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1485
R[0]: 0
R[1]: 216
R[2]: 568
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 570 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1486
R[0]: 0
R[1]: 216
R[2]: 570
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 215 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1487
R[0]: 0
R[1]: 215
R[2]: 570
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1488
R[0]: 0
R[1]: 215
R[2]: 570
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x23c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1489
R[0]: 0
R[1]: 215
R[2]: 570
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x23c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1490
R[0]: 0
R[1]: 215
R[2]: 570
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 572 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1491
R[0]: 0
R[1]: 215
R[2]: 572
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 214 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1492
R[0]: 0
R[1]: 214
R[2]: 572
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1493
R[0]: 0
R[1]: 214
R[2]: 572
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x23e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1494
R[0]: 0
R[1]: 214
R[2]: 572
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x23e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1495
R[0]: 0
R[1]: 214
R[2]: 572
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 574 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1496
R[0]: 0
R[1]: 214
R[2]: 574
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 213 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1497
R[0]: 0
R[1]: 213
R[2]: 574
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1498
R[0]: 0
R[1]: 213
R[2]: 574
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x240
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1499
R[0]: 0
R[1]: 213
R[2]: 574
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x240 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1500
R[0]: 0
R[1]: 213
R[2]: 574
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 576 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1501
R[0]: 0
R[1]: 213
R[2]: 576
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 212 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1502
R[0]: 0
R[1]: 212
R[2]: 576
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1503
R[0]: 0
R[1]: 212
R[2]: 576
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x242
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1504
R[0]: 0
R[1]: 212
R[2]: 576
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x242 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1505
R[0]: 0
R[1]: 212
R[2]: 576
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 578 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1506
R[0]: 0
R[1]: 212
R[2]: 578
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 211 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1507
R[0]: 0
R[1]: 211
R[2]: 578
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1508
R[0]: 0
R[1]: 211
R[2]: 578
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x244
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1509
R[0]: 0
R[1]: 211
R[2]: 578
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x244 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1510
R[0]: 0
R[1]: 211
R[2]: 578
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 580 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1511
R[0]: 0
R[1]: 211
R[2]: 580
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 210 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1512
R[0]: 0
R[1]: 210
R[2]: 580
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1513
R[0]: 0
R[1]: 210
R[2]: 580
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x246
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1514
R[0]: 0
R[1]: 210
R[2]: 580
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x246 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1515
R[0]: 0
R[1]: 210
R[2]: 580
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 582 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1516
R[0]: 0
R[1]: 210
R[2]: 582
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 209 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1517
R[0]: 0
R[1]: 209
R[2]: 582
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1518
R[0]: 0
R[1]: 209
R[2]: 582
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x248
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1519
R[0]: 0
R[1]: 209
R[2]: 582
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x248 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1520
R[0]: 0
R[1]: 209
R[2]: 582
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 584 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1521
R[0]: 0
R[1]: 209
R[2]: 584
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 208 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1522
R[0]: 0
R[1]: 208
R[2]: 584
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1523
R[0]: 0
R[1]: 208
R[2]: 584
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x24a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1524
R[0]: 0
R[1]: 208
R[2]: 584
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x24a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xcf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1525
R[0]: 0
R[1]: 208
R[2]: 584
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 586 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xcf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1526
R[0]: 0
R[1]: 208
R[2]: 586
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 207 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1527
R[0]: 0
R[1]: 207
R[2]: 586
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1528
R[0]: 0
R[1]: 207
R[2]: 586
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x24c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1529
R[0]: 0
R[1]: 207
R[2]: 586
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x24c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xce
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1530
R[0]: 0
R[1]: 207
R[2]: 586
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 588 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xce | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1531
R[0]: 0
R[1]: 207
R[2]: 588
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 206 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1532
R[0]: 0
R[1]: 206
R[2]: 588
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1533
R[0]: 0
R[1]: 206
R[2]: 588
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x24e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1534
R[0]: 0
R[1]: 206
R[2]: 588
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x24e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xcd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1535
R[0]: 0
R[1]: 206
R[2]: 588
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 590 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xcd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1536
R[0]: 0
R[1]: 206
R[2]: 590
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 205 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1537
R[0]: 0
R[1]: 205
R[2]: 590
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1538
R[0]: 0
R[1]: 205
R[2]: 590
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x250
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1539
R[0]: 0
R[1]: 205
R[2]: 590
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x250 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xcc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1540
R[0]: 0
R[1]: 205
R[2]: 590
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 592 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xcc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1541
R[0]: 0
R[1]: 205
R[2]: 592
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 204 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1542
R[0]: 0
R[1]: 204
R[2]: 592
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1543
R[0]: 0
R[1]: 204
R[2]: 592
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x252
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1544
R[0]: 0
R[1]: 204
R[2]: 592
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x252 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xcb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1545
R[0]: 0
R[1]: 204
R[2]: 592
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 594 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xcb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1546
R[0]: 0
R[1]: 204
R[2]: 594
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 203 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1547
R[0]: 0
R[1]: 203
R[2]: 594
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1548
R[0]: 0
R[1]: 203
R[2]: 594
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x254
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1549
R[0]: 0
R[1]: 203
R[2]: 594
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x254 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xca
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1550
R[0]: 0
R[1]: 203
R[2]: 594
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 596 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xca | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1551
R[0]: 0
R[1]: 203
R[2]: 596
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 202 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1552
R[0]: 0
R[1]: 202
R[2]: 596
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1553
R[0]: 0
R[1]: 202
R[2]: 596
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x256
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1554
R[0]: 0
R[1]: 202
R[2]: 596
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x256 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1555
R[0]: 0
R[1]: 202
R[2]: 596
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 598 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1556
R[0]: 0
R[1]: 202
R[2]: 598
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 201 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1557
R[0]: 0
R[1]: 201
R[2]: 598
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1558
R[0]: 0
R[1]: 201
R[2]: 598
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x258
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1559
R[0]: 0
R[1]: 201
R[2]: 598
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x258 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1560
R[0]: 0
R[1]: 201
R[2]: 598
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 600 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1561
R[0]: 0
R[1]: 201
R[2]: 600
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 200 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1562
R[0]: 0
R[1]: 200
R[2]: 600
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1563
R[0]: 0
R[1]: 200
R[2]: 600
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x25a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1564
R[0]: 0
R[1]: 200
R[2]: 600
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x25a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1565
R[0]: 0
R[1]: 200
R[2]: 600
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 602 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1566
R[0]: 0
R[1]: 200
R[2]: 602
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 199 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1567
R[0]: 0
R[1]: 199
R[2]: 602
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1568
R[0]: 0
R[1]: 199
R[2]: 602
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x25c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1569
R[0]: 0
R[1]: 199
R[2]: 602
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x25c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1570
R[0]: 0
R[1]: 199
R[2]: 602
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 604 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1571
R[0]: 0
R[1]: 199
R[2]: 604
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 198 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1572
R[0]: 0
R[1]: 198
R[2]: 604
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1573
R[0]: 0
R[1]: 198
R[2]: 604
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x25e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1574
R[0]: 0
R[1]: 198
R[2]: 604
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x25e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1575
R[0]: 0
R[1]: 198
R[2]: 604
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 606 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1576
R[0]: 0
R[1]: 198
R[2]: 606
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 197 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1577
R[0]: 0
R[1]: 197
R[2]: 606
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1578
R[0]: 0
R[1]: 197
R[2]: 606
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x260
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1579
R[0]: 0
R[1]: 197
R[2]: 606
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x260 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1580
R[0]: 0
R[1]: 197
R[2]: 606
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 608 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1581
R[0]: 0
R[1]: 197
R[2]: 608
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 196 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1582
R[0]: 0
R[1]: 196
R[2]: 608
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1583
R[0]: 0
R[1]: 196
R[2]: 608
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x262
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1584
R[0]: 0
R[1]: 196
R[2]: 608
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x262 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1585
R[0]: 0
R[1]: 196
R[2]: 608
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 610 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1586
R[0]: 0
R[1]: 196
R[2]: 610
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 195 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1587
R[0]: 0
R[1]: 195
R[2]: 610
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1588
R[0]: 0
R[1]: 195
R[2]: 610
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x264
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1589
R[0]: 0
R[1]: 195
R[2]: 610
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x264 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1590
R[0]: 0
R[1]: 195
R[2]: 610
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 612 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1591
R[0]: 0
R[1]: 195
R[2]: 612
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 194 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1592
R[0]: 0
R[1]: 194
R[2]: 612
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1593
R[0]: 0
R[1]: 194
R[2]: 612
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x266
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1594
R[0]: 0
R[1]: 194
R[2]: 612
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x266 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1595
R[0]: 0
R[1]: 194
R[2]: 612
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 614 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1596
R[0]: 0
R[1]: 194
R[2]: 614
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 193 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1597
R[0]: 0
R[1]: 193
R[2]: 614
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1598
R[0]: 0
R[1]: 193
R[2]: 614
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x268
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1599
R[0]: 0
R[1]: 193
R[2]: 614
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x268 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1600
R[0]: 0
R[1]: 193
R[2]: 614
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 616 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1601
R[0]: 0
R[1]: 193
R[2]: 616
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 192 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1602
R[0]: 0
R[1]: 192
R[2]: 616
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1603
R[0]: 0
R[1]: 192
R[2]: 616
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x26a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1604
R[0]: 0
R[1]: 192
R[2]: 616
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x26a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1605
R[0]: 0
R[1]: 192
R[2]: 616
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 618 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1606
R[0]: 0
R[1]: 192
R[2]: 618
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 191 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1607
R[0]: 0
R[1]: 191
R[2]: 618
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1608
R[0]: 0
R[1]: 191
R[2]: 618
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x26c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1609
R[0]: 0
R[1]: 191
R[2]: 618
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x26c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbe
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1610
R[0]: 0
R[1]: 191
R[2]: 618
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 620 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbe | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1611
R[0]: 0
R[1]: 191
R[2]: 620
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 190 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1612
R[0]: 0
R[1]: 190
R[2]: 620
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1613
R[0]: 0
R[1]: 190
R[2]: 620
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x26e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1614
R[0]: 0
R[1]: 190
R[2]: 620
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x26e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1615
R[0]: 0
R[1]: 190
R[2]: 620
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 622 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1616
R[0]: 0
R[1]: 190
R[2]: 622
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 189 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1617
R[0]: 0
R[1]: 189
R[2]: 622
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1618
R[0]: 0
R[1]: 189
R[2]: 622
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x270
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1619
R[0]: 0
R[1]: 189
R[2]: 622
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x270 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1620
R[0]: 0
R[1]: 189
R[2]: 622
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 624 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1621
R[0]: 0
R[1]: 189
R[2]: 624
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 188 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1622
R[0]: 0
R[1]: 188
R[2]: 624
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1623
R[0]: 0
R[1]: 188
R[2]: 624
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x272
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1624
R[0]: 0
R[1]: 188
R[2]: 624
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x272 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xbb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1625
R[0]: 0
R[1]: 188
R[2]: 624
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 626 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xbb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1626
R[0]: 0
R[1]: 188
R[2]: 626
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 187 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1627
R[0]: 0
R[1]: 187
R[2]: 626
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1628
R[0]: 0
R[1]: 187
R[2]: 626
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x274
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1629
R[0]: 0
R[1]: 187
R[2]: 626
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x274 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xba
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1630
R[0]: 0
R[1]: 187
R[2]: 626
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 628 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xba | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1631
R[0]: 0
R[1]: 187
R[2]: 628
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 186 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1632
R[0]: 0
R[1]: 186
R[2]: 628
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1633
R[0]: 0
R[1]: 186
R[2]: 628
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x276
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1634
R[0]: 0
R[1]: 186
R[2]: 628
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x276 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1635
R[0]: 0
R[1]: 186
R[2]: 628
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 630 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1636
R[0]: 0
R[1]: 186
R[2]: 630
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 185 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1637
R[0]: 0
R[1]: 185
R[2]: 630
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1638
R[0]: 0
R[1]: 185
R[2]: 630
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x278
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1639
R[0]: 0
R[1]: 185
R[2]: 630
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x278 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1640
R[0]: 0
R[1]: 185
R[2]: 630
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 632 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1641
R[0]: 0
R[1]: 185
R[2]: 632
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 184 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1642
R[0]: 0
R[1]: 184
R[2]: 632
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1643
R[0]: 0
R[1]: 184
R[2]: 632
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x27a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1644
R[0]: 0
R[1]: 184
R[2]: 632
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x27a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1645
R[0]: 0
R[1]: 184
R[2]: 632
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 634 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1646
R[0]: 0
R[1]: 184
R[2]: 634
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 183 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1647
R[0]: 0
R[1]: 183
R[2]: 634
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1648
R[0]: 0
R[1]: 183
R[2]: 634
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x27c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1649
R[0]: 0
R[1]: 183
R[2]: 634
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x27c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1650
R[0]: 0
R[1]: 183
R[2]: 634
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 636 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1651
R[0]: 0
R[1]: 183
R[2]: 636
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 182 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1652
R[0]: 0
R[1]: 182
R[2]: 636
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1653
R[0]: 0
R[1]: 182
R[2]: 636
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x27e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1654
R[0]: 0
R[1]: 182
R[2]: 636
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x27e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1655
R[0]: 0
R[1]: 182
R[2]: 636
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 638 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1656
R[0]: 0
R[1]: 182
R[2]: 638
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 181 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1657
R[0]: 0
R[1]: 181
R[2]: 638
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1658
R[0]: 0
R[1]: 181
R[2]: 638
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x280
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1659
R[0]: 0
R[1]: 181
R[2]: 638
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x280 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1660
R[0]: 0
R[1]: 181
R[2]: 638
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 640 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1661
R[0]: 0
R[1]: 181
R[2]: 640
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 180 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1662
R[0]: 0
R[1]: 180
R[2]: 640
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1663
R[0]: 0
R[1]: 180
R[2]: 640
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x282
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1664
R[0]: 0
R[1]: 180
R[2]: 640
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x282 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1665
R[0]: 0
R[1]: 180
R[2]: 640
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 642 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1666
R[0]: 0
R[1]: 180
R[2]: 642
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 179 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1667
R[0]: 0
R[1]: 179
R[2]: 642
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1668
R[0]: 0
R[1]: 179
R[2]: 642
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x284
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1669
R[0]: 0
R[1]: 179
R[2]: 642
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x284 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1670
R[0]: 0
R[1]: 179
R[2]: 642
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 644 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1671
R[0]: 0
R[1]: 179
R[2]: 644
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 178 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1672
R[0]: 0
R[1]: 178
R[2]: 644
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1673
R[0]: 0
R[1]: 178
R[2]: 644
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x286
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1674
R[0]: 0
R[1]: 178
R[2]: 644
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x286 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1675
R[0]: 0
R[1]: 178
R[2]: 644
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 646 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1676
R[0]: 0
R[1]: 178
R[2]: 646
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 177 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1677
R[0]: 0
R[1]: 177
R[2]: 646
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1678
R[0]: 0
R[1]: 177
R[2]: 646
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x288
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1679
R[0]: 0
R[1]: 177
R[2]: 646
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x288 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1680
R[0]: 0
R[1]: 177
R[2]: 646
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 648 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1681
R[0]: 0
R[1]: 177
R[2]: 648
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 176 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1682
R[0]: 0
R[1]: 176
R[2]: 648
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1683
R[0]: 0
R[1]: 176
R[2]: 648
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x28a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1684
R[0]: 0
R[1]: 176
R[2]: 648
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x28a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xaf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1685
R[0]: 0
R[1]: 176
R[2]: 648
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 650 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xaf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1686
R[0]: 0
R[1]: 176
R[2]: 650
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 175 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1687
R[0]: 0
R[1]: 175
R[2]: 650
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1688
R[0]: 0
R[1]: 175
R[2]: 650
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x28c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1689
R[0]: 0
R[1]: 175
R[2]: 650
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x28c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xae
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1690
R[0]: 0
R[1]: 175
R[2]: 650
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 652 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xae | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1691
R[0]: 0
R[1]: 175
R[2]: 652
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 174 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1692
R[0]: 0
R[1]: 174
R[2]: 652
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1693
R[0]: 0
R[1]: 174
R[2]: 652
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x28e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1694
R[0]: 0
R[1]: 174
R[2]: 652
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x28e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xad
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1695
R[0]: 0
R[1]: 174
R[2]: 652
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 654 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xad | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1696
R[0]: 0
R[1]: 174
R[2]: 654
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 173 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1697
R[0]: 0
R[1]: 173
R[2]: 654
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1698
R[0]: 0
R[1]: 173
R[2]: 654
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x290
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1699
R[0]: 0
R[1]: 173
R[2]: 654
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x290 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xac
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1700
R[0]: 0
R[1]: 173
R[2]: 654
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 656 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xac | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1701
R[0]: 0
R[1]: 173
R[2]: 656
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 172 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1702
R[0]: 0
R[1]: 172
R[2]: 656
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1703
R[0]: 0
R[1]: 172
R[2]: 656
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x292
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1704
R[0]: 0
R[1]: 172
R[2]: 656
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x292 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xab
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1705
R[0]: 0
R[1]: 172
R[2]: 656
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 658 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xab | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1706
R[0]: 0
R[1]: 172
R[2]: 658
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 171 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1707
R[0]: 0
R[1]: 171
R[2]: 658
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1708
R[0]: 0
R[1]: 171
R[2]: 658
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x294
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1709
R[0]: 0
R[1]: 171
R[2]: 658
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x294 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xaa
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1710
R[0]: 0
R[1]: 171
R[2]: 658
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 660 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xaa | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1711
R[0]: 0
R[1]: 171
R[2]: 660
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 170 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1712
R[0]: 0
R[1]: 170
R[2]: 660
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1713
R[0]: 0
R[1]: 170
R[2]: 660
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x296
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1714
R[0]: 0
R[1]: 170
R[2]: 660
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x296 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1715
R[0]: 0
R[1]: 170
R[2]: 660
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 662 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1716
R[0]: 0
R[1]: 170
R[2]: 662
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 169 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1717
R[0]: 0
R[1]: 169
R[2]: 662
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1718
R[0]: 0
R[1]: 169
R[2]: 662
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x298
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1719
R[0]: 0
R[1]: 169
R[2]: 662
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x298 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1720
R[0]: 0
R[1]: 169
R[2]: 662
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 664 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1721
R[0]: 0
R[1]: 169
R[2]: 664
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 168 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1722
R[0]: 0
R[1]: 168
R[2]: 664
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1723
R[0]: 0
R[1]: 168
R[2]: 664
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x29a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1724
R[0]: 0
R[1]: 168
R[2]: 664
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x29a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1725
R[0]: 0
R[1]: 168
R[2]: 664
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 666 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1726
R[0]: 0
R[1]: 168
R[2]: 666
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 167 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1727
R[0]: 0
R[1]: 167
R[2]: 666
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1728
R[0]: 0
R[1]: 167
R[2]: 666
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x29c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1729
R[0]: 0
R[1]: 167
R[2]: 666
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x29c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1730
R[0]: 0
R[1]: 167
R[2]: 666
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 668 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1731
R[0]: 0
R[1]: 167
R[2]: 668
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 166 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1732
R[0]: 0
R[1]: 166
R[2]: 668
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1733
R[0]: 0
R[1]: 166
R[2]: 668
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x29e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1734
R[0]: 0
R[1]: 166
R[2]: 668
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x29e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1735
R[0]: 0
R[1]: 166
R[2]: 668
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 670 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1736
R[0]: 0
R[1]: 166
R[2]: 670
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 165 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1737
R[0]: 0
R[1]: 165
R[2]: 670
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1738
R[0]: 0
R[1]: 165
R[2]: 670
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1739
R[0]: 0
R[1]: 165
R[2]: 670
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1740
R[0]: 0
R[1]: 165
R[2]: 670
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 672 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1741
R[0]: 0
R[1]: 165
R[2]: 672
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 164 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1742
R[0]: 0
R[1]: 164
R[2]: 672
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1743
R[0]: 0
R[1]: 164
R[2]: 672
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1744
R[0]: 0
R[1]: 164
R[2]: 672
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1745
R[0]: 0
R[1]: 164
R[2]: 672
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 674 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1746
R[0]: 0
R[1]: 164
R[2]: 674
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 163 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1747
R[0]: 0
R[1]: 163
R[2]: 674
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1748
R[0]: 0
R[1]: 163
R[2]: 674
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1749
R[0]: 0
R[1]: 163
R[2]: 674
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1750
R[0]: 0
R[1]: 163
R[2]: 674
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 676 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1751
R[0]: 0
R[1]: 163
R[2]: 676
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 162 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1752
R[0]: 0
R[1]: 162
R[2]: 676
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1753
R[0]: 0
R[1]: 162
R[2]: 676
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1754
R[0]: 0
R[1]: 162
R[2]: 676
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1755
R[0]: 0
R[1]: 162
R[2]: 676
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 678 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1756
R[0]: 0
R[1]: 162
R[2]: 678
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 161 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1757
R[0]: 0
R[1]: 161
R[2]: 678
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1758
R[0]: 0
R[1]: 161
R[2]: 678
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1759
R[0]: 0
R[1]: 161
R[2]: 678
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1760
R[0]: 0
R[1]: 161
R[2]: 678
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 680 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1761
R[0]: 0
R[1]: 161
R[2]: 680
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 160 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1762
R[0]: 0
R[1]: 160
R[2]: 680
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1763
R[0]: 0
R[1]: 160
R[2]: 680
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2aa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1764
R[0]: 0
R[1]: 160
R[2]: 680
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2aa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1765
R[0]: 0
R[1]: 160
R[2]: 680
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 682 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1766
R[0]: 0
R[1]: 160
R[2]: 682
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 159 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1767
R[0]: 0
R[1]: 159
R[2]: 682
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1768
R[0]: 0
R[1]: 159
R[2]: 682
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ac
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1769
R[0]: 0
R[1]: 159
R[2]: 682
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ac | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1770
R[0]: 0
R[1]: 159
R[2]: 682
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 684 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1771
R[0]: 0
R[1]: 159
R[2]: 684
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 158 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1772
R[0]: 0
R[1]: 158
R[2]: 684
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1773
R[0]: 0
R[1]: 158
R[2]: 684
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ae
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1774
R[0]: 0
R[1]: 158
R[2]: 684
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ae | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1775
R[0]: 0
R[1]: 158
R[2]: 684
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 686 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1776
R[0]: 0
R[1]: 158
R[2]: 686
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 157 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1777
R[0]: 0
R[1]: 157
R[2]: 686
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1778
R[0]: 0
R[1]: 157
R[2]: 686
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2b0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1779
R[0]: 0
R[1]: 157
R[2]: 686
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2b0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1780
R[0]: 0
R[1]: 157
R[2]: 686
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 688 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1781
R[0]: 0
R[1]: 157
R[2]: 688
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 156 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1782
R[0]: 0
R[1]: 156
R[2]: 688
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1783
R[0]: 0
R[1]: 156
R[2]: 688
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2b2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1784
R[0]: 0
R[1]: 156
R[2]: 688
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2b2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1785
R[0]: 0
R[1]: 156
R[2]: 688
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 690 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1786
R[0]: 0
R[1]: 156
R[2]: 690
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 155 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1787
R[0]: 0
R[1]: 155
R[2]: 690
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1788
R[0]: 0
R[1]: 155
R[2]: 690
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2b4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1789
R[0]: 0
R[1]: 155
R[2]: 690
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2b4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1790
R[0]: 0
R[1]: 155
R[2]: 690
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 692 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1791
R[0]: 0
R[1]: 155
R[2]: 692
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 154 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1792
R[0]: 0
R[1]: 154
R[2]: 692
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1793
R[0]: 0
R[1]: 154
R[2]: 692
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2b6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1794
R[0]: 0
R[1]: 154
R[2]: 692
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2b6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x99
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1795
R[0]: 0
R[1]: 154
R[2]: 692
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 694 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x99 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1796
R[0]: 0
R[1]: 154
R[2]: 694
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 153 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1797
R[0]: 0
R[1]: 153
R[2]: 694
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1798
R[0]: 0
R[1]: 153
R[2]: 694
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2b8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1799
R[0]: 0
R[1]: 153
R[2]: 694
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2b8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x98
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1800
R[0]: 0
R[1]: 153
R[2]: 694
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 696 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x98 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1801
R[0]: 0
R[1]: 153
R[2]: 696
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 152 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1802
R[0]: 0
R[1]: 152
R[2]: 696
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1803
R[0]: 0
R[1]: 152
R[2]: 696
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ba
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1804
R[0]: 0
R[1]: 152
R[2]: 696
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ba | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x97
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1805
R[0]: 0
R[1]: 152
R[2]: 696
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 698 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x97 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1806
R[0]: 0
R[1]: 152
R[2]: 698
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 151 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1807
R[0]: 0
R[1]: 151
R[2]: 698
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1808
R[0]: 0
R[1]: 151
R[2]: 698
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2bc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1809
R[0]: 0
R[1]: 151
R[2]: 698
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2bc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x96
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1810
R[0]: 0
R[1]: 151
R[2]: 698
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 700 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x96 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1811
R[0]: 0
R[1]: 151
R[2]: 700
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 150 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1812
R[0]: 0
R[1]: 150
R[2]: 700
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1813
R[0]: 0
R[1]: 150
R[2]: 700
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2be
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1814
R[0]: 0
R[1]: 150
R[2]: 700
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2be | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x95
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1815
R[0]: 0
R[1]: 150
R[2]: 700
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 702 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x95 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1816
R[0]: 0
R[1]: 150
R[2]: 702
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 149 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1817
R[0]: 0
R[1]: 149
R[2]: 702
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1818
R[0]: 0
R[1]: 149
R[2]: 702
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1819
R[0]: 0
R[1]: 149
R[2]: 702
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x94
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1820
R[0]: 0
R[1]: 149
R[2]: 702
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 704 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x94 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1821
R[0]: 0
R[1]: 149
R[2]: 704
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 148 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1822
R[0]: 0
R[1]: 148
R[2]: 704
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1823
R[0]: 0
R[1]: 148
R[2]: 704
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1824
R[0]: 0
R[1]: 148
R[2]: 704
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x93
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1825
R[0]: 0
R[1]: 148
R[2]: 704
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 706 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x93 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1826
R[0]: 0
R[1]: 148
R[2]: 706
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 147 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1827
R[0]: 0
R[1]: 147
R[2]: 706
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1828
R[0]: 0
R[1]: 147
R[2]: 706
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1829
R[0]: 0
R[1]: 147
R[2]: 706
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x92
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1830
R[0]: 0
R[1]: 147
R[2]: 706
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 708 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x92 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1831
R[0]: 0
R[1]: 147
R[2]: 708
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 146 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1832
R[0]: 0
R[1]: 146
R[2]: 708
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1833
R[0]: 0
R[1]: 146
R[2]: 708
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1834
R[0]: 0
R[1]: 146
R[2]: 708
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x91
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1835
R[0]: 0
R[1]: 146
R[2]: 708
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 710 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x91 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1836
R[0]: 0
R[1]: 146
R[2]: 710
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 145 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1837
R[0]: 0
R[1]: 145
R[2]: 710
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1838
R[0]: 0
R[1]: 145
R[2]: 710
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1839
R[0]: 0
R[1]: 145
R[2]: 710
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x90
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1840
R[0]: 0
R[1]: 145
R[2]: 710
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 712 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x90 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1841
R[0]: 0
R[1]: 145
R[2]: 712
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 144 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1842
R[0]: 0
R[1]: 144
R[2]: 712
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1843
R[0]: 0
R[1]: 144
R[2]: 712
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ca
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1844
R[0]: 0
R[1]: 144
R[2]: 712
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ca | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1845
R[0]: 0
R[1]: 144
R[2]: 712
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 714 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1846
R[0]: 0
R[1]: 144
R[2]: 714
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 143 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1847
R[0]: 0
R[1]: 143
R[2]: 714
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1848
R[0]: 0
R[1]: 143
R[2]: 714
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2cc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1849
R[0]: 0
R[1]: 143
R[2]: 714
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2cc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1850
R[0]: 0
R[1]: 143
R[2]: 714
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 716 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1851
R[0]: 0
R[1]: 143
R[2]: 716
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 142 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1852
R[0]: 0
R[1]: 142
R[2]: 716
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1853
R[0]: 0
R[1]: 142
R[2]: 716
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ce
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1854
R[0]: 0
R[1]: 142
R[2]: 716
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ce | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1855
R[0]: 0
R[1]: 142
R[2]: 716
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 718 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1856
R[0]: 0
R[1]: 142
R[2]: 718
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 141 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1857
R[0]: 0
R[1]: 141
R[2]: 718
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1858
R[0]: 0
R[1]: 141
R[2]: 718
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2d0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1859
R[0]: 0
R[1]: 141
R[2]: 718
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2d0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1860
R[0]: 0
R[1]: 141
R[2]: 718
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 720 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1861
R[0]: 0
R[1]: 141
R[2]: 720
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 140 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1862
R[0]: 0
R[1]: 140
R[2]: 720
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1863
R[0]: 0
R[1]: 140
R[2]: 720
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2d2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1864
R[0]: 0
R[1]: 140
R[2]: 720
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2d2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1865
R[0]: 0
R[1]: 140
R[2]: 720
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 722 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1866
R[0]: 0
R[1]: 140
R[2]: 722
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 139 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1867
R[0]: 0
R[1]: 139
R[2]: 722
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1868
R[0]: 0
R[1]: 139
R[2]: 722
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2d4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1869
R[0]: 0
R[1]: 139
R[2]: 722
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2d4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1870
R[0]: 0
R[1]: 139
R[2]: 722
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 724 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1871
R[0]: 0
R[1]: 139
R[2]: 724
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 138 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1872
R[0]: 0
R[1]: 138
R[2]: 724
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1873
R[0]: 0
R[1]: 138
R[2]: 724
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2d6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1874
R[0]: 0
R[1]: 138
R[2]: 724
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2d6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x89
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1875
R[0]: 0
R[1]: 138
R[2]: 724
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 726 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x89 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1876
R[0]: 0
R[1]: 138
R[2]: 726
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 137 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1877
R[0]: 0
R[1]: 137
R[2]: 726
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1878
R[0]: 0
R[1]: 137
R[2]: 726
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2d8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1879
R[0]: 0
R[1]: 137
R[2]: 726
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2d8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x88
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1880
R[0]: 0
R[1]: 137
R[2]: 726
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 728 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x88 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1881
R[0]: 0
R[1]: 137
R[2]: 728
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 136 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1882
R[0]: 0
R[1]: 136
R[2]: 728
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1883
R[0]: 0
R[1]: 136
R[2]: 728
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2da
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1884
R[0]: 0
R[1]: 136
R[2]: 728
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2da | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x87
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1885
R[0]: 0
R[1]: 136
R[2]: 728
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 730 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x87 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1886
R[0]: 0
R[1]: 136
R[2]: 730
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 135 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1887
R[0]: 0
R[1]: 135
R[2]: 730
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1888
R[0]: 0
R[1]: 135
R[2]: 730
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2dc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1889
R[0]: 0
R[1]: 135
R[2]: 730
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2dc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x86
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1890
R[0]: 0
R[1]: 135
R[2]: 730
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 732 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x86 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1891
R[0]: 0
R[1]: 135
R[2]: 732
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 134 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1892
R[0]: 0
R[1]: 134
R[2]: 732
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1893
R[0]: 0
R[1]: 134
R[2]: 732
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2de
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1894
R[0]: 0
R[1]: 134
R[2]: 732
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2de | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x85
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1895
R[0]: 0
R[1]: 134
R[2]: 732
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 734 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x85 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1896
R[0]: 0
R[1]: 134
R[2]: 734
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 133 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1897
R[0]: 0
R[1]: 133
R[2]: 734
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1898
R[0]: 0
R[1]: 133
R[2]: 734
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1899
R[0]: 0
R[1]: 133
R[2]: 734
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x84
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1900
R[0]: 0
R[1]: 133
R[2]: 734
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 736 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x84 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1901
R[0]: 0
R[1]: 133
R[2]: 736
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 132 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1902
R[0]: 0
R[1]: 132
R[2]: 736
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1903
R[0]: 0
R[1]: 132
R[2]: 736
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1904
R[0]: 0
R[1]: 132
R[2]: 736
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x83
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1905
R[0]: 0
R[1]: 132
R[2]: 736
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 738 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x83 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1906
R[0]: 0
R[1]: 132
R[2]: 738
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 131 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1907
R[0]: 0
R[1]: 131
R[2]: 738
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1908
R[0]: 0
R[1]: 131
R[2]: 738
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1909
R[0]: 0
R[1]: 131
R[2]: 738
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x82
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1910
R[0]: 0
R[1]: 131
R[2]: 738
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 740 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x82 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1911
R[0]: 0
R[1]: 131
R[2]: 740
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 130 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1912
R[0]: 0
R[1]: 130
R[2]: 740
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1913
R[0]: 0
R[1]: 130
R[2]: 740
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1914
R[0]: 0
R[1]: 130
R[2]: 740
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x81
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1915
R[0]: 0
R[1]: 130
R[2]: 740
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 742 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x81 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1916
R[0]: 0
R[1]: 130
R[2]: 742
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 129 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1917
R[0]: 0
R[1]: 129
R[2]: 742
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1918
R[0]: 0
R[1]: 129
R[2]: 742
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1919
R[0]: 0
R[1]: 129
R[2]: 742
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x80
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1920
R[0]: 0
R[1]: 129
R[2]: 742
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 744 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x80 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1921
R[0]: 0
R[1]: 129
R[2]: 744
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 128 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1922
R[0]: 0
R[1]: 128
R[2]: 744
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1923
R[0]: 0
R[1]: 128
R[2]: 744
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ea
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1924
R[0]: 0
R[1]: 128
R[2]: 744
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ea | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1925
R[0]: 0
R[1]: 128
R[2]: 744
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 746 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1926
R[0]: 0
R[1]: 128
R[2]: 746
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 127 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1927
R[0]: 0
R[1]: 127
R[2]: 746
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1928
R[0]: 0
R[1]: 127
R[2]: 746
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ec
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1929
R[0]: 0
R[1]: 127
R[2]: 746
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ec | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1930
R[0]: 0
R[1]: 127
R[2]: 746
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 748 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1931
R[0]: 0
R[1]: 127
R[2]: 748
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 126 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1932
R[0]: 0
R[1]: 126
R[2]: 748
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1933
R[0]: 0
R[1]: 126
R[2]: 748
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2ee
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1934
R[0]: 0
R[1]: 126
R[2]: 748
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2ee | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1935
R[0]: 0
R[1]: 126
R[2]: 748
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 750 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1936
R[0]: 0
R[1]: 126
R[2]: 750
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 125 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1937
R[0]: 0
R[1]: 125
R[2]: 750
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1938
R[0]: 0
R[1]: 125
R[2]: 750
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2f0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1939
R[0]: 0
R[1]: 125
R[2]: 750
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2f0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1940
R[0]: 0
R[1]: 125
R[2]: 750
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 752 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1941
R[0]: 0
R[1]: 125
R[2]: 752
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 124 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1942
R[0]: 0
R[1]: 124
R[2]: 752
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1943
R[0]: 0
R[1]: 124
R[2]: 752
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2f2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1944
R[0]: 0
R[1]: 124
R[2]: 752
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2f2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1945
R[0]: 0
R[1]: 124
R[2]: 752
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 754 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1946
R[0]: 0
R[1]: 124
R[2]: 754
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 123 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1947
R[0]: 0
R[1]: 123
R[2]: 754
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1948
R[0]: 0
R[1]: 123
R[2]: 754
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2f4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1949
R[0]: 0
R[1]: 123
R[2]: 754
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2f4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1950
R[0]: 0
R[1]: 123
R[2]: 754
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 756 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1951
R[0]: 0
R[1]: 123
R[2]: 756
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 122 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1952
R[0]: 0
R[1]: 122
R[2]: 756
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1953
R[0]: 0
R[1]: 122
R[2]: 756
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2f6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1954
R[0]: 0
R[1]: 122
R[2]: 756
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2f6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x79
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1955
R[0]: 0
R[1]: 122
R[2]: 756
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 758 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x79 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1956
R[0]: 0
R[1]: 122
R[2]: 758
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 121 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1957
R[0]: 0
R[1]: 121
R[2]: 758
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1958
R[0]: 0
R[1]: 121
R[2]: 758
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2f8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1959
R[0]: 0
R[1]: 121
R[2]: 758
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2f8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x78
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1960
R[0]: 0
R[1]: 121
R[2]: 758
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 760 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x78 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1961
R[0]: 0
R[1]: 121
R[2]: 760
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 120 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1962
R[0]: 0
R[1]: 120
R[2]: 760
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1963
R[0]: 0
R[1]: 120
R[2]: 760
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2fa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1964
R[0]: 0
R[1]: 120
R[2]: 760
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2fa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x77
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1965
R[0]: 0
R[1]: 120
R[2]: 760
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 762 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x77 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1966
R[0]: 0
R[1]: 120
R[2]: 762
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 119 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1967
R[0]: 0
R[1]: 119
R[2]: 762
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1968
R[0]: 0
R[1]: 119
R[2]: 762
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2fc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1969
R[0]: 0
R[1]: 119
R[2]: 762
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2fc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x76
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1970
R[0]: 0
R[1]: 119
R[2]: 762
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 764 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x76 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1971
R[0]: 0
R[1]: 119
R[2]: 764
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 118 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1972
R[0]: 0
R[1]: 118
R[2]: 764
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1973
R[0]: 0
R[1]: 118
R[2]: 764
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2fe
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1974
R[0]: 0
R[1]: 118
R[2]: 764
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2fe | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x75
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1975
R[0]: 0
R[1]: 118
R[2]: 764
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 766 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x75 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1976
R[0]: 0
R[1]: 118
R[2]: 766
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 117 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1977
R[0]: 0
R[1]: 117
R[2]: 766
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1978
R[0]: 0
R[1]: 117
R[2]: 766
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x300
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1979
R[0]: 0
R[1]: 117
R[2]: 766
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x300 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x74
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1980
R[0]: 0
R[1]: 117
R[2]: 766
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 768 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x74 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1981
R[0]: 0
R[1]: 117
R[2]: 768
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 116 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1982
R[0]: 0
R[1]: 116
R[2]: 768
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1983
R[0]: 0
R[1]: 116
R[2]: 768
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x302
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1984
R[0]: 0
R[1]: 116
R[2]: 768
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x302 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x73
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1985
R[0]: 0
R[1]: 116
R[2]: 768
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 770 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x73 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1986
R[0]: 0
R[1]: 116
R[2]: 770
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 115 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1987
R[0]: 0
R[1]: 115
R[2]: 770
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1988
R[0]: 0
R[1]: 115
R[2]: 770
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x304
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1989
R[0]: 0
R[1]: 115
R[2]: 770
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x304 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x72
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1990
R[0]: 0
R[1]: 115
R[2]: 770
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 772 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x72 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1991
R[0]: 0
R[1]: 115
R[2]: 772
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 114 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1992
R[0]: 0
R[1]: 114
R[2]: 772
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1993
R[0]: 0
R[1]: 114
R[2]: 772
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x306
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1994
R[0]: 0
R[1]: 114
R[2]: 772
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x306 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x71
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 1995
R[0]: 0
R[1]: 114
R[2]: 772
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 774 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x71 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 1996
R[0]: 0
R[1]: 114
R[2]: 774
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 113 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 1997
R[0]: 0
R[1]: 113
R[2]: 774
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 1998
R[0]: 0
R[1]: 113
R[2]: 774
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x308
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 1999
R[0]: 0
R[1]: 113
R[2]: 774
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x308 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x70
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2000
R[0]: 0
R[1]: 113
R[2]: 774
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 776 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x70 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2001
R[0]: 0
R[1]: 113
R[2]: 776
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 112 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2002
R[0]: 0
R[1]: 112
R[2]: 776
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2003
R[0]: 0
R[1]: 112
R[2]: 776
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x30a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2004
R[0]: 0
R[1]: 112
R[2]: 776
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x30a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2005
R[0]: 0
R[1]: 112
R[2]: 776
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 778 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2006
R[0]: 0
R[1]: 112
R[2]: 778
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 111 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2007
R[0]: 0
R[1]: 111
R[2]: 778
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2008
R[0]: 0
R[1]: 111
R[2]: 778
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x30c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2009
R[0]: 0
R[1]: 111
R[2]: 778
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x30c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2010
R[0]: 0
R[1]: 111
R[2]: 778
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 780 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2011
R[0]: 0
R[1]: 111
R[2]: 780
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 110 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2012
R[0]: 0
R[1]: 110
R[2]: 780
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2013
R[0]: 0
R[1]: 110
R[2]: 780
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x30e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2014
R[0]: 0
R[1]: 110
R[2]: 780
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x30e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2015
R[0]: 0
R[1]: 110
R[2]: 780
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 782 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2016
R[0]: 0
R[1]: 110
R[2]: 782
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 109 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2017
R[0]: 0
R[1]: 109
R[2]: 782
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2018
R[0]: 0
R[1]: 109
R[2]: 782
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x310
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2019
R[0]: 0
R[1]: 109
R[2]: 782
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x310 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2020
R[0]: 0
R[1]: 109
R[2]: 782
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 784 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2021
R[0]: 0
R[1]: 109
R[2]: 784
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 108 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2022
R[0]: 0
R[1]: 108
R[2]: 784
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2023
R[0]: 0
R[1]: 108
R[2]: 784
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x312
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2024
R[0]: 0
R[1]: 108
R[2]: 784
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x312 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2025
R[0]: 0
R[1]: 108
R[2]: 784
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 786 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2026
R[0]: 0
R[1]: 108
R[2]: 786
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 107 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2027
R[0]: 0
R[1]: 107
R[2]: 786
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2028
R[0]: 0
R[1]: 107
R[2]: 786
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x314
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2029
R[0]: 0
R[1]: 107
R[2]: 786
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x314 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2030
R[0]: 0
R[1]: 107
R[2]: 786
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 788 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2031
R[0]: 0
R[1]: 107
R[2]: 788
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 106 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2032
R[0]: 0
R[1]: 106
R[2]: 788
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2033
R[0]: 0
R[1]: 106
R[2]: 788
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x316
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2034
R[0]: 0
R[1]: 106
R[2]: 788
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x316 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x69
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2035
R[0]: 0
R[1]: 106
R[2]: 788
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 790 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x69 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2036
R[0]: 0
R[1]: 106
R[2]: 790
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 105 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2037
R[0]: 0
R[1]: 105
R[2]: 790
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2038
R[0]: 0
R[1]: 105
R[2]: 790
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x318
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2039
R[0]: 0
R[1]: 105
R[2]: 790
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x318 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x68
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2040
R[0]: 0
R[1]: 105
R[2]: 790
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 792 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x68 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2041
R[0]: 0
R[1]: 105
R[2]: 792
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 104 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2042
R[0]: 0
R[1]: 104
R[2]: 792
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2043
R[0]: 0
R[1]: 104
R[2]: 792
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x31a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2044
R[0]: 0
R[1]: 104
R[2]: 792
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x31a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x67
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2045
R[0]: 0
R[1]: 104
R[2]: 792
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 794 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x67 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2046
R[0]: 0
R[1]: 104
R[2]: 794
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 103 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2047
R[0]: 0
R[1]: 103
R[2]: 794
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2048
R[0]: 0
R[1]: 103
R[2]: 794
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x31c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2049
R[0]: 0
R[1]: 103
R[2]: 794
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x31c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x66
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2050
R[0]: 0
R[1]: 103
R[2]: 794
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 796 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x66 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2051
R[0]: 0
R[1]: 103
R[2]: 796
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 102 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2052
R[0]: 0
R[1]: 102
R[2]: 796
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2053
R[0]: 0
R[1]: 102
R[2]: 796
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x31e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2054
R[0]: 0
R[1]: 102
R[2]: 796
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x31e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x65
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2055
R[0]: 0
R[1]: 102
R[2]: 796
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 798 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x65 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2056
R[0]: 0
R[1]: 102
R[2]: 798
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 101 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2057
R[0]: 0
R[1]: 101
R[2]: 798
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2058
R[0]: 0
R[1]: 101
R[2]: 798
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x320
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2059
R[0]: 0
R[1]: 101
R[2]: 798
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x320 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x64
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2060
R[0]: 0
R[1]: 101
R[2]: 798
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 800 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x64 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2061
R[0]: 0
R[1]: 101
R[2]: 800
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 100 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2062
R[0]: 0
R[1]: 100
R[2]: 800
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2063
R[0]: 0
R[1]: 100
R[2]: 800
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x322
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2064
R[0]: 0
R[1]: 100
R[2]: 800
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x322 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x63
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2065
R[0]: 0
R[1]: 100
R[2]: 800
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 802 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x63 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2066
R[0]: 0
R[1]: 100
R[2]: 802
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 99 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2067
R[0]: 0
R[1]: 99
R[2]: 802
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2068
R[0]: 0
R[1]: 99
R[2]: 802
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x324
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2069
R[0]: 0
R[1]: 99
R[2]: 802
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x324 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x62
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2070
R[0]: 0
R[1]: 99
R[2]: 802
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 804 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x62 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2071
R[0]: 0
R[1]: 99
R[2]: 804
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 98 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2072
R[0]: 0
R[1]: 98
R[2]: 804
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2073
R[0]: 0
R[1]: 98
R[2]: 804
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x326
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2074
R[0]: 0
R[1]: 98
R[2]: 804
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x326 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x61
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2075
R[0]: 0
R[1]: 98
R[2]: 804
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 806 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x61 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2076
R[0]: 0
R[1]: 98
R[2]: 806
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 97 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2077
R[0]: 0
R[1]: 97
R[2]: 806
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2078
R[0]: 0
R[1]: 97
R[2]: 806
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x328
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2079
R[0]: 0
R[1]: 97
R[2]: 806
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x328 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x60
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2080
R[0]: 0
R[1]: 97
R[2]: 806
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 808 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x60 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2081
R[0]: 0
R[1]: 97
R[2]: 808
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 96 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2082
R[0]: 0
R[1]: 96
R[2]: 808
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2083
R[0]: 0
R[1]: 96
R[2]: 808
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x32a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2084
R[0]: 0
R[1]: 96
R[2]: 808
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x32a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2085
R[0]: 0
R[1]: 96
R[2]: 808
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 810 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2086
R[0]: 0
R[1]: 96
R[2]: 810
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 95 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2087
R[0]: 0
R[1]: 95
R[2]: 810
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2088
R[0]: 0
R[1]: 95
R[2]: 810
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x32c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2089
R[0]: 0
R[1]: 95
R[2]: 810
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x32c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2090
R[0]: 0
R[1]: 95
R[2]: 810
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 812 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2091
R[0]: 0
R[1]: 95
R[2]: 812
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 94 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2092
R[0]: 0
R[1]: 94
R[2]: 812
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2093
R[0]: 0
R[1]: 94
R[2]: 812
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x32e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2094
R[0]: 0
R[1]: 94
R[2]: 812
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x32e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2095
R[0]: 0
R[1]: 94
R[2]: 812
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 814 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2096
R[0]: 0
R[1]: 94
R[2]: 814
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 93 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2097
R[0]: 0
R[1]: 93
R[2]: 814
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2098
R[0]: 0
R[1]: 93
R[2]: 814
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x330
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2099
R[0]: 0
R[1]: 93
R[2]: 814
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x330 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2100
R[0]: 0
R[1]: 93
R[2]: 814
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 816 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2101
R[0]: 0
R[1]: 93
R[2]: 816
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 92 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2102
R[0]: 0
R[1]: 92
R[2]: 816
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2103
R[0]: 0
R[1]: 92
R[2]: 816
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x332
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2104
R[0]: 0
R[1]: 92
R[2]: 816
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x332 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2105
R[0]: 0
R[1]: 92
R[2]: 816
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 818 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2106
R[0]: 0
R[1]: 92
R[2]: 818
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 91 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2107
R[0]: 0
R[1]: 91
R[2]: 818
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2108
R[0]: 0
R[1]: 91
R[2]: 818
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x334
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2109
R[0]: 0
R[1]: 91
R[2]: 818
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x334 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2110
R[0]: 0
R[1]: 91
R[2]: 818
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 820 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2111
R[0]: 0
R[1]: 91
R[2]: 820
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 90 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2112
R[0]: 0
R[1]: 90
R[2]: 820
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2113
R[0]: 0
R[1]: 90
R[2]: 820
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x336
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2114
R[0]: 0
R[1]: 90
R[2]: 820
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x336 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x59
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2115
R[0]: 0
R[1]: 90
R[2]: 820
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 822 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x59 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2116
R[0]: 0
R[1]: 90
R[2]: 822
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 89 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2117
R[0]: 0
R[1]: 89
R[2]: 822
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2118
R[0]: 0
R[1]: 89
R[2]: 822
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x338
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2119
R[0]: 0
R[1]: 89
R[2]: 822
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x338 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x58
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2120
R[0]: 0
R[1]: 89
R[2]: 822
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 824 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x58 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2121
R[0]: 0
R[1]: 89
R[2]: 824
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 88 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2122
R[0]: 0
R[1]: 88
R[2]: 824
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2123
R[0]: 0
R[1]: 88
R[2]: 824
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x33a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2124
R[0]: 0
R[1]: 88
R[2]: 824
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x33a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x57
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2125
R[0]: 0
R[1]: 88
R[2]: 824
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 826 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x57 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2126
R[0]: 0
R[1]: 88
R[2]: 826
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 87 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2127
R[0]: 0
R[1]: 87
R[2]: 826
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2128
R[0]: 0
R[1]: 87
R[2]: 826
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x33c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2129
R[0]: 0
R[1]: 87
R[2]: 826
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x33c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x56
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2130
R[0]: 0
R[1]: 87
R[2]: 826
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 828 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x56 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2131
R[0]: 0
R[1]: 87
R[2]: 828
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 86 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2132
R[0]: 0
R[1]: 86
R[2]: 828
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2133
R[0]: 0
R[1]: 86
R[2]: 828
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x33e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2134
R[0]: 0
R[1]: 86
R[2]: 828
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x33e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x55
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2135
R[0]: 0
R[1]: 86
R[2]: 828
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 830 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x55 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2136
R[0]: 0
R[1]: 86
R[2]: 830
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 85 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2137
R[0]: 0
R[1]: 85
R[2]: 830
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2138
R[0]: 0
R[1]: 85
R[2]: 830
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x340
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2139
R[0]: 0
R[1]: 85
R[2]: 830
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x340 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x54
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2140
R[0]: 0
R[1]: 85
R[2]: 830
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 832 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x54 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2141
R[0]: 0
R[1]: 85
R[2]: 832
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 84 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2142
R[0]: 0
R[1]: 84
R[2]: 832
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2143
R[0]: 0
R[1]: 84
R[2]: 832
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x342
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2144
R[0]: 0
R[1]: 84
R[2]: 832
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x342 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x53
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2145
R[0]: 0
R[1]: 84
R[2]: 832
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 834 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x53 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2146
R[0]: 0
R[1]: 84
R[2]: 834
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 83 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2147
R[0]: 0
R[1]: 83
R[2]: 834
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2148
R[0]: 0
R[1]: 83
R[2]: 834
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x344
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2149
R[0]: 0
R[1]: 83
R[2]: 834
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x344 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x52
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2150
R[0]: 0
R[1]: 83
R[2]: 834
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 836 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x52 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2151
R[0]: 0
R[1]: 83
R[2]: 836
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 82 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2152
R[0]: 0
R[1]: 82
R[2]: 836
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2153
R[0]: 0
R[1]: 82
R[2]: 836
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x346
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2154
R[0]: 0
R[1]: 82
R[2]: 836
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x346 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x51
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2155
R[0]: 0
R[1]: 82
R[2]: 836
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 838 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x51 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2156
R[0]: 0
R[1]: 82
R[2]: 838
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 81 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2157
R[0]: 0
R[1]: 81
R[2]: 838
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2158
R[0]: 0
R[1]: 81
R[2]: 838
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x348
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2159
R[0]: 0
R[1]: 81
R[2]: 838
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x348 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x50
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2160
R[0]: 0
R[1]: 81
R[2]: 838
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 840 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x50 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2161
R[0]: 0
R[1]: 81
R[2]: 840
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 80 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2162
R[0]: 0
R[1]: 80
R[2]: 840
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2163
R[0]: 0
R[1]: 80
R[2]: 840
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x34a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2164
R[0]: 0
R[1]: 80
R[2]: 840
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x34a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2165
R[0]: 0
R[1]: 80
R[2]: 840
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 842 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2166
R[0]: 0
R[1]: 80
R[2]: 842
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 79 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2167
R[0]: 0
R[1]: 79
R[2]: 842
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2168
R[0]: 0
R[1]: 79
R[2]: 842
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x34c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2169
R[0]: 0
R[1]: 79
R[2]: 842
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x34c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2170
R[0]: 0
R[1]: 79
R[2]: 842
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 844 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2171
R[0]: 0
R[1]: 79
R[2]: 844
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 78 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2172
R[0]: 0
R[1]: 78
R[2]: 844
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2173
R[0]: 0
R[1]: 78
R[2]: 844
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x34e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2174
R[0]: 0
R[1]: 78
R[2]: 844
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x34e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2175
R[0]: 0
R[1]: 78
R[2]: 844
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 846 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2176
R[0]: 0
R[1]: 78
R[2]: 846
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 77 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2177
R[0]: 0
R[1]: 77
R[2]: 846
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2178
R[0]: 0
R[1]: 77
R[2]: 846
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x350
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2179
R[0]: 0
R[1]: 77
R[2]: 846
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x350 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2180
R[0]: 0
R[1]: 77
R[2]: 846
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 848 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2181
R[0]: 0
R[1]: 77
R[2]: 848
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 76 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2182
R[0]: 0
R[1]: 76
R[2]: 848
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2183
R[0]: 0
R[1]: 76
R[2]: 848
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x352
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2184
R[0]: 0
R[1]: 76
R[2]: 848
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x352 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2185
R[0]: 0
R[1]: 76
R[2]: 848
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 850 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2186
R[0]: 0
R[1]: 76
R[2]: 850
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 75 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2187
R[0]: 0
R[1]: 75
R[2]: 850
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2188
R[0]: 0
R[1]: 75
R[2]: 850
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x354
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2189
R[0]: 0
R[1]: 75
R[2]: 850
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x354 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2190
R[0]: 0
R[1]: 75
R[2]: 850
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 852 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2191
R[0]: 0
R[1]: 75
R[2]: 852
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 74 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2192
R[0]: 0
R[1]: 74
R[2]: 852
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2193
R[0]: 0
R[1]: 74
R[2]: 852
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x356
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2194
R[0]: 0
R[1]: 74
R[2]: 852
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x356 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x49
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2195
R[0]: 0
R[1]: 74
R[2]: 852
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 854 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x49 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2196
R[0]: 0
R[1]: 74
R[2]: 854
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 73 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2197
R[0]: 0
R[1]: 73
R[2]: 854
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2198
R[0]: 0
R[1]: 73
R[2]: 854
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x358
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2199
R[0]: 0
R[1]: 73
R[2]: 854
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x358 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x48
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2200
R[0]: 0
R[1]: 73
R[2]: 854
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 856 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x48 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2201
R[0]: 0
R[1]: 73
R[2]: 856
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 72 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2202
R[0]: 0
R[1]: 72
R[2]: 856
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2203
R[0]: 0
R[1]: 72
R[2]: 856
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x35a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2204
R[0]: 0
R[1]: 72
R[2]: 856
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x35a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x47
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2205
R[0]: 0
R[1]: 72
R[2]: 856
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 858 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x47 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2206
R[0]: 0
R[1]: 72
R[2]: 858
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 71 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2207
R[0]: 0
R[1]: 71
R[2]: 858
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2208
R[0]: 0
R[1]: 71
R[2]: 858
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x35c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2209
R[0]: 0
R[1]: 71
R[2]: 858
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x35c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x46
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2210
R[0]: 0
R[1]: 71
R[2]: 858
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 860 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x46 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2211
R[0]: 0
R[1]: 71
R[2]: 860
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 70 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2212
R[0]: 0
R[1]: 70
R[2]: 860
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2213
R[0]: 0
R[1]: 70
R[2]: 860
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x35e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2214
R[0]: 0
R[1]: 70
R[2]: 860
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x35e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x45
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2215
R[0]: 0
R[1]: 70
R[2]: 860
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 862 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x45 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2216
R[0]: 0
R[1]: 70
R[2]: 862
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 69 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2217
R[0]: 0
R[1]: 69
R[2]: 862
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2218
R[0]: 0
R[1]: 69
R[2]: 862
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x360
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2219
R[0]: 0
R[1]: 69
R[2]: 862
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x360 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x44
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2220
R[0]: 0
R[1]: 69
R[2]: 862
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 864 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x44 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2221
R[0]: 0
R[1]: 69
R[2]: 864
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 68 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2222
R[0]: 0
R[1]: 68
R[2]: 864
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2223
R[0]: 0
R[1]: 68
R[2]: 864
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x362
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2224
R[0]: 0
R[1]: 68
R[2]: 864
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x362 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x43
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2225
R[0]: 0
R[1]: 68
R[2]: 864
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 866 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x43 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2226
R[0]: 0
R[1]: 68
R[2]: 866
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 67 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2227
R[0]: 0
R[1]: 67
R[2]: 866
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2228
R[0]: 0
R[1]: 67
R[2]: 866
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x364
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2229
R[0]: 0
R[1]: 67
R[2]: 866
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x364 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x42
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2230
R[0]: 0
R[1]: 67
R[2]: 866
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 868 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x42 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2231
R[0]: 0
R[1]: 67
R[2]: 868
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 66 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2232
R[0]: 0
R[1]: 66
R[2]: 868
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2233
R[0]: 0
R[1]: 66
R[2]: 868
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x366
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2234
R[0]: 0
R[1]: 66
R[2]: 868
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x366 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x41
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2235
R[0]: 0
R[1]: 66
R[2]: 868
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 870 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x41 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2236
R[0]: 0
R[1]: 66
R[2]: 870
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 65 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2237
R[0]: 0
R[1]: 65
R[2]: 870
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2238
R[0]: 0
R[1]: 65
R[2]: 870
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x368
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2239
R[0]: 0
R[1]: 65
R[2]: 870
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x368 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x40
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2240
R[0]: 0
R[1]: 65
R[2]: 870
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 872 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x40 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2241
R[0]: 0
R[1]: 65
R[2]: 872
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 64 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2242
R[0]: 0
R[1]: 64
R[2]: 872
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2243
R[0]: 0
R[1]: 64
R[2]: 872
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x36a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2244
R[0]: 0
R[1]: 64
R[2]: 872
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x36a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2245
R[0]: 0
R[1]: 64
R[2]: 872
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 874 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2246
R[0]: 0
R[1]: 64
R[2]: 874
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 63 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2247
R[0]: 0
R[1]: 63
R[2]: 874
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2248
R[0]: 0
R[1]: 63
R[2]: 874
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x36c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2249
R[0]: 0
R[1]: 63
R[2]: 874
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x36c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2250
R[0]: 0
R[1]: 63
R[2]: 874
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 876 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2251
R[0]: 0
R[1]: 63
R[2]: 876
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 62 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2252
R[0]: 0
R[1]: 62
R[2]: 876
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2253
R[0]: 0
R[1]: 62
R[2]: 876
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x36e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2254
R[0]: 0
R[1]: 62
R[2]: 876
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x36e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2255
R[0]: 0
R[1]: 62
R[2]: 876
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 878 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2256
R[0]: 0
R[1]: 62
R[2]: 878
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 61 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2257
R[0]: 0
R[1]: 61
R[2]: 878
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2258
R[0]: 0
R[1]: 61
R[2]: 878
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x370
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2259
R[0]: 0
R[1]: 61
R[2]: 878
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x370 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2260
R[0]: 0
R[1]: 61
R[2]: 878
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 880 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2261
R[0]: 0
R[1]: 61
R[2]: 880
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 60 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2262
R[0]: 0
R[1]: 60
R[2]: 880
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2263
R[0]: 0
R[1]: 60
R[2]: 880
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x372
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2264
R[0]: 0
R[1]: 60
R[2]: 880
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x372 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2265
R[0]: 0
R[1]: 60
R[2]: 880
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 882 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2266
R[0]: 0
R[1]: 60
R[2]: 882
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 59 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2267
R[0]: 0
R[1]: 59
R[2]: 882
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2268
R[0]: 0
R[1]: 59
R[2]: 882
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x374
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2269
R[0]: 0
R[1]: 59
R[2]: 882
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x374 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2270
R[0]: 0
R[1]: 59
R[2]: 882
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 884 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2271
R[0]: 0
R[1]: 59
R[2]: 884
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 58 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2272
R[0]: 0
R[1]: 58
R[2]: 884
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2273
R[0]: 0
R[1]: 58
R[2]: 884
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x376
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2274
R[0]: 0
R[1]: 58
R[2]: 884
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x376 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x39
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2275
R[0]: 0
R[1]: 58
R[2]: 884
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 886 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x39 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2276
R[0]: 0
R[1]: 58
R[2]: 886
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 57 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2277
R[0]: 0
R[1]: 57
R[2]: 886
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2278
R[0]: 0
R[1]: 57
R[2]: 886
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x378
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2279
R[0]: 0
R[1]: 57
R[2]: 886
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x378 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x38
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2280
R[0]: 0
R[1]: 57
R[2]: 886
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 888 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x38 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2281
R[0]: 0
R[1]: 57
R[2]: 888
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 56 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2282
R[0]: 0
R[1]: 56
R[2]: 888
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2283
R[0]: 0
R[1]: 56
R[2]: 888
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x37a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2284
R[0]: 0
R[1]: 56
R[2]: 888
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x37a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x37
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2285
R[0]: 0
R[1]: 56
R[2]: 888
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 890 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x37 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2286
R[0]: 0
R[1]: 56
R[2]: 890
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 55 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2287
R[0]: 0
R[1]: 55
R[2]: 890
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2288
R[0]: 0
R[1]: 55
R[2]: 890
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x37c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2289
R[0]: 0
R[1]: 55
R[2]: 890
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x37c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x36
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2290
R[0]: 0
R[1]: 55
R[2]: 890
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 892 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x36 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2291
R[0]: 0
R[1]: 55
R[2]: 892
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 54 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2292
R[0]: 0
R[1]: 54
R[2]: 892
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2293
R[0]: 0
R[1]: 54
R[2]: 892
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x37e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2294
R[0]: 0
R[1]: 54
R[2]: 892
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x37e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x35
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2295
R[0]: 0
R[1]: 54
R[2]: 892
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 894 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x35 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2296
R[0]: 0
R[1]: 54
R[2]: 894
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 53 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2297
R[0]: 0
R[1]: 53
R[2]: 894
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2298
R[0]: 0
R[1]: 53
R[2]: 894
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x380
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2299
R[0]: 0
R[1]: 53
R[2]: 894
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x380 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x34
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2300
R[0]: 0
R[1]: 53
R[2]: 894
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 896 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x34 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2301
R[0]: 0
R[1]: 53
R[2]: 896
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 52 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2302
R[0]: 0
R[1]: 52
R[2]: 896
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2303
R[0]: 0
R[1]: 52
R[2]: 896
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x382
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2304
R[0]: 0
R[1]: 52
R[2]: 896
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x382 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x33
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2305
R[0]: 0
R[1]: 52
R[2]: 896
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 898 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x33 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2306
R[0]: 0
R[1]: 52
R[2]: 898
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 51 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2307
R[0]: 0
R[1]: 51
R[2]: 898
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2308
R[0]: 0
R[1]: 51
R[2]: 898
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x384
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2309
R[0]: 0
R[1]: 51
R[2]: 898
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x384 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x32
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2310
R[0]: 0
R[1]: 51
R[2]: 898
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 900 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x32 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2311
R[0]: 0
R[1]: 51
R[2]: 900
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 50 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2312
R[0]: 0
R[1]: 50
R[2]: 900
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2313
R[0]: 0
R[1]: 50
R[2]: 900
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x386
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2314
R[0]: 0
R[1]: 50
R[2]: 900
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x386 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x31
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2315
R[0]: 0
R[1]: 50
R[2]: 900
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 902 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x31 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2316
R[0]: 0
R[1]: 50
R[2]: 902
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 49 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2317
R[0]: 0
R[1]: 49
R[2]: 902
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2318
R[0]: 0
R[1]: 49
R[2]: 902
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x388
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2319
R[0]: 0
R[1]: 49
R[2]: 902
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x388 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x30
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2320
R[0]: 0
R[1]: 49
R[2]: 902
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 904 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x30 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2321
R[0]: 0
R[1]: 49
R[2]: 904
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 48 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2322
R[0]: 0
R[1]: 48
R[2]: 904
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2323
R[0]: 0
R[1]: 48
R[2]: 904
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x38a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2324
R[0]: 0
R[1]: 48
R[2]: 904
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x38a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2325
R[0]: 0
R[1]: 48
R[2]: 904
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 906 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2326
R[0]: 0
R[1]: 48
R[2]: 906
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 47 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2327
R[0]: 0
R[1]: 47
R[2]: 906
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2328
R[0]: 0
R[1]: 47
R[2]: 906
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x38c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2329
R[0]: 0
R[1]: 47
R[2]: 906
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x38c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2330
R[0]: 0
R[1]: 47
R[2]: 906
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 908 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2331
R[0]: 0
R[1]: 47
R[2]: 908
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 46 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2332
R[0]: 0
R[1]: 46
R[2]: 908
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2333
R[0]: 0
R[1]: 46
R[2]: 908
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x38e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2334
R[0]: 0
R[1]: 46
R[2]: 908
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x38e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2335
R[0]: 0
R[1]: 46
R[2]: 908
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 910 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2336
R[0]: 0
R[1]: 46
R[2]: 910
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 45 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2337
R[0]: 0
R[1]: 45
R[2]: 910
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2338
R[0]: 0
R[1]: 45
R[2]: 910
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x390
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2339
R[0]: 0
R[1]: 45
R[2]: 910
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x390 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2340
R[0]: 0
R[1]: 45
R[2]: 910
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 912 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2341
R[0]: 0
R[1]: 45
R[2]: 912
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 44 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2342
R[0]: 0
R[1]: 44
R[2]: 912
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2343
R[0]: 0
R[1]: 44
R[2]: 912
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x392
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2344
R[0]: 0
R[1]: 44
R[2]: 912
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x392 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2345
R[0]: 0
R[1]: 44
R[2]: 912
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 914 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2346
R[0]: 0
R[1]: 44
R[2]: 914
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 43 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2347
R[0]: 0
R[1]: 43
R[2]: 914
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2348
R[0]: 0
R[1]: 43
R[2]: 914
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x394
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2349
R[0]: 0
R[1]: 43
R[2]: 914
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x394 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2350
R[0]: 0
R[1]: 43
R[2]: 914
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 916 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2351
R[0]: 0
R[1]: 43
R[2]: 916
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 42 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2352
R[0]: 0
R[1]: 42
R[2]: 916
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2353
R[0]: 0
R[1]: 42
R[2]: 916
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x396
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2354
R[0]: 0
R[1]: 42
R[2]: 916
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x396 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x29
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2355
R[0]: 0
R[1]: 42
R[2]: 916
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 918 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x29 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2356
R[0]: 0
R[1]: 42
R[2]: 918
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 41 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2357
R[0]: 0
R[1]: 41
R[2]: 918
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2358
R[0]: 0
R[1]: 41
R[2]: 918
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x398
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2359
R[0]: 0
R[1]: 41
R[2]: 918
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x398 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x28
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2360
R[0]: 0
R[1]: 41
R[2]: 918
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 920 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x28 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2361
R[0]: 0
R[1]: 41
R[2]: 920
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 40 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2362
R[0]: 0
R[1]: 40
R[2]: 920
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2363
R[0]: 0
R[1]: 40
R[2]: 920
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x39a
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2364
R[0]: 0
R[1]: 40
R[2]: 920
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x39a | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x27
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2365
R[0]: 0
R[1]: 40
R[2]: 920
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 922 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x27 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2366
R[0]: 0
R[1]: 40
R[2]: 922
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 39 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2367
R[0]: 0
R[1]: 39
R[2]: 922
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2368
R[0]: 0
R[1]: 39
R[2]: 922
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x39c
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2369
R[0]: 0
R[1]: 39
R[2]: 922
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x39c | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x26
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2370
R[0]: 0
R[1]: 39
R[2]: 922
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 924 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x26 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2371
R[0]: 0
R[1]: 39
R[2]: 924
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 38 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2372
R[0]: 0
R[1]: 38
R[2]: 924
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2373
R[0]: 0
R[1]: 38
R[2]: 924
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x39e
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2374
R[0]: 0
R[1]: 38
R[2]: 924
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x39e | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x25
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2375
R[0]: 0
R[1]: 38
R[2]: 924
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 926 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x25 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2376
R[0]: 0
R[1]: 38
R[2]: 926
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 37 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2377
R[0]: 0
R[1]: 37
R[2]: 926
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2378
R[0]: 0
R[1]: 37
R[2]: 926
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2379
R[0]: 0
R[1]: 37
R[2]: 926
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x24
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2380
R[0]: 0
R[1]: 37
R[2]: 926
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 928 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x24 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2381
R[0]: 0
R[1]: 37
R[2]: 928
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 36 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2382
R[0]: 0
R[1]: 36
R[2]: 928
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2383
R[0]: 0
R[1]: 36
R[2]: 928
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2384
R[0]: 0
R[1]: 36
R[2]: 928
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x23
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2385
R[0]: 0
R[1]: 36
R[2]: 928
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 930 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x23 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2386
R[0]: 0
R[1]: 36
R[2]: 930
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 35 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2387
R[0]: 0
R[1]: 35
R[2]: 930
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2388
R[0]: 0
R[1]: 35
R[2]: 930
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2389
R[0]: 0
R[1]: 35
R[2]: 930
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x22
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2390
R[0]: 0
R[1]: 35
R[2]: 930
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 932 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x22 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2391
R[0]: 0
R[1]: 35
R[2]: 932
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 34 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2392
R[0]: 0
R[1]: 34
R[2]: 932
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2393
R[0]: 0
R[1]: 34
R[2]: 932
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2394
R[0]: 0
R[1]: 34
R[2]: 932
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x21
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2395
R[0]: 0
R[1]: 34
R[2]: 932
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 934 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x21 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2396
R[0]: 0
R[1]: 34
R[2]: 934
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 33 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2397
R[0]: 0
R[1]: 33
R[2]: 934
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2398
R[0]: 0
R[1]: 33
R[2]: 934
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3a8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2399
R[0]: 0
R[1]: 33
R[2]: 934
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3a8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x20
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2400
R[0]: 0
R[1]: 33
R[2]: 934
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 936 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x20 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2401
R[0]: 0
R[1]: 33
R[2]: 936
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 32 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2402
R[0]: 0
R[1]: 32
R[2]: 936
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2403
R[0]: 0
R[1]: 32
R[2]: 936
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3aa
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2404
R[0]: 0
R[1]: 32
R[2]: 936
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3aa | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1f
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2405
R[0]: 0
R[1]: 32
R[2]: 936
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 938 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1f | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2406
R[0]: 0
R[1]: 32
R[2]: 938
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 31 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2407
R[0]: 0
R[1]: 31
R[2]: 938
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2408
R[0]: 0
R[1]: 31
R[2]: 938
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ac
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2409
R[0]: 0
R[1]: 31
R[2]: 938
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ac | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1e
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2410
R[0]: 0
R[1]: 31
R[2]: 938
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 940 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1e | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2411
R[0]: 0
R[1]: 31
R[2]: 940
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 30 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2412
R[0]: 0
R[1]: 30
R[2]: 940
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2413
R[0]: 0
R[1]: 30
R[2]: 940
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ae
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2414
R[0]: 0
R[1]: 30
R[2]: 940
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ae | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1d
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2415
R[0]: 0
R[1]: 30
R[2]: 940
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 942 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1d | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2416
R[0]: 0
R[1]: 30
R[2]: 942
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 29 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2417
R[0]: 0
R[1]: 29
R[2]: 942
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2418
R[0]: 0
R[1]: 29
R[2]: 942
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3b0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2419
R[0]: 0
R[1]: 29
R[2]: 942
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3b0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1c
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2420
R[0]: 0
R[1]: 29
R[2]: 942
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 944 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1c | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2421
R[0]: 0
R[1]: 29
R[2]: 944
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 28 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2422
R[0]: 0
R[1]: 28
R[2]: 944
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2423
R[0]: 0
R[1]: 28
R[2]: 944
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3b2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2424
R[0]: 0
R[1]: 28
R[2]: 944
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3b2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1b
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2425
R[0]: 0
R[1]: 28
R[2]: 944
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 946 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1b | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2426
R[0]: 0
R[1]: 28
R[2]: 946
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 27 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2427
R[0]: 0
R[1]: 27
R[2]: 946
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2428
R[0]: 0
R[1]: 27
R[2]: 946
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3b4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2429
R[0]: 0
R[1]: 27
R[2]: 946
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3b4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1a
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2430
R[0]: 0
R[1]: 27
R[2]: 946
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 948 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1a | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2431
R[0]: 0
R[1]: 27
R[2]: 948
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 26 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2432
R[0]: 0
R[1]: 26
R[2]: 948
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2433
R[0]: 0
R[1]: 26
R[2]: 948
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3b6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2434
R[0]: 0
R[1]: 26
R[2]: 948
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3b6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x19
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2435
R[0]: 0
R[1]: 26
R[2]: 948
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 950 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x19 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2436
R[0]: 0
R[1]: 26
R[2]: 950
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 25 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2437
R[0]: 0
R[1]: 25
R[2]: 950
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2438
R[0]: 0
R[1]: 25
R[2]: 950
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3b8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2439
R[0]: 0
R[1]: 25
R[2]: 950
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3b8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x18
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2440
R[0]: 0
R[1]: 25
R[2]: 950
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 952 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x18 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2441
R[0]: 0
R[1]: 25
R[2]: 952
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 24 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2442
R[0]: 0
R[1]: 24
R[2]: 952
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2443
R[0]: 0
R[1]: 24
R[2]: 952
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ba
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2444
R[0]: 0
R[1]: 24
R[2]: 952
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ba | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x17
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2445
R[0]: 0
R[1]: 24
R[2]: 952
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 954 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x17 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2446
R[0]: 0
R[1]: 24
R[2]: 954
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 23 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2447
R[0]: 0
R[1]: 23
R[2]: 954
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2448
R[0]: 0
R[1]: 23
R[2]: 954
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3bc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2449
R[0]: 0
R[1]: 23
R[2]: 954
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3bc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x16
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2450
R[0]: 0
R[1]: 23
R[2]: 954
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 956 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x16 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2451
R[0]: 0
R[1]: 23
R[2]: 956
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 22 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2452
R[0]: 0
R[1]: 22
R[2]: 956
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2453
R[0]: 0
R[1]: 22
R[2]: 956
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3be
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2454
R[0]: 0
R[1]: 22
R[2]: 956
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3be | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x15
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2455
R[0]: 0
R[1]: 22
R[2]: 956
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 958 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x15 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2456
R[0]: 0
R[1]: 22
R[2]: 958
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 21 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2457
R[0]: 0
R[1]: 21
R[2]: 958
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2458
R[0]: 0
R[1]: 21
R[2]: 958
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2459
R[0]: 0
R[1]: 21
R[2]: 958
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x14
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2460
R[0]: 0
R[1]: 21
R[2]: 958
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 960 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x14 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2461
R[0]: 0
R[1]: 21
R[2]: 960
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 20 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2462
R[0]: 0
R[1]: 20
R[2]: 960
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2463
R[0]: 0
R[1]: 20
R[2]: 960
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2464
R[0]: 0
R[1]: 20
R[2]: 960
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x13
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2465
R[0]: 0
R[1]: 20
R[2]: 960
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 962 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x13 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2466
R[0]: 0
R[1]: 20
R[2]: 962
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 19 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2467
R[0]: 0
R[1]: 19
R[2]: 962
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2468
R[0]: 0
R[1]: 19
R[2]: 962
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2469
R[0]: 0
R[1]: 19
R[2]: 962
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x12
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2470
R[0]: 0
R[1]: 19
R[2]: 962
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 964 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x12 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2471
R[0]: 0
R[1]: 19
R[2]: 964
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 18 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2472
R[0]: 0
R[1]: 18
R[2]: 964
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2473
R[0]: 0
R[1]: 18
R[2]: 964
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2474
R[0]: 0
R[1]: 18
R[2]: 964
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x11
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2475
R[0]: 0
R[1]: 18
R[2]: 964
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 966 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x11 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2476
R[0]: 0
R[1]: 18
R[2]: 966
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 17 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2477
R[0]: 0
R[1]: 17
R[2]: 966
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2478
R[0]: 0
R[1]: 17
R[2]: 966
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3c8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2479
R[0]: 0
R[1]: 17
R[2]: 966
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3c8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x10
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2480
R[0]: 0
R[1]: 17
R[2]: 966
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 968 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x10 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2481
R[0]: 0
R[1]: 17
R[2]: 968
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 16 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2482
R[0]: 0
R[1]: 16
R[2]: 968
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2483
R[0]: 0
R[1]: 16
R[2]: 968
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ca
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2484
R[0]: 0
R[1]: 16
R[2]: 968
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ca | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xf
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2485
R[0]: 0
R[1]: 16
R[2]: 968
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 970 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xf | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2486
R[0]: 0
R[1]: 16
R[2]: 970
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 15 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2487
R[0]: 0
R[1]: 15
R[2]: 970
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2488
R[0]: 0
R[1]: 15
R[2]: 970
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3cc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2489
R[0]: 0
R[1]: 15
R[2]: 970
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3cc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xe
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2490
R[0]: 0
R[1]: 15
R[2]: 970
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 972 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xe | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2491
R[0]: 0
R[1]: 15
R[2]: 972
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 14 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2492
R[0]: 0
R[1]: 14
R[2]: 972
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2493
R[0]: 0
R[1]: 14
R[2]: 972
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ce
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2494
R[0]: 0
R[1]: 14
R[2]: 972
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ce | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2495
R[0]: 0
R[1]: 14
R[2]: 972
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 974 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2496
R[0]: 0
R[1]: 14
R[2]: 974
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 13 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2497
R[0]: 0
R[1]: 13
R[2]: 974
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2498
R[0]: 0
R[1]: 13
R[2]: 974
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3d0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2499
R[0]: 0
R[1]: 13
R[2]: 974
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3d0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xc
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2500
R[0]: 0
R[1]: 13
R[2]: 974
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 976 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xc | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2501
R[0]: 0
R[1]: 13
R[2]: 976
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 12 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2502
R[0]: 0
R[1]: 12
R[2]: 976
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2503
R[0]: 0
R[1]: 12
R[2]: 976
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3d2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2504
R[0]: 0
R[1]: 12
R[2]: 976
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3d2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xb
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2505
R[0]: 0
R[1]: 12
R[2]: 976
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 978 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xb | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2506
R[0]: 0
R[1]: 12
R[2]: 978
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 11 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2507
R[0]: 0
R[1]: 11
R[2]: 978
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2508
R[0]: 0
R[1]: 11
R[2]: 978
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3d4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2509
R[0]: 0
R[1]: 11
R[2]: 978
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3d4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xa
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2510
R[0]: 0
R[1]: 11
R[2]: 978
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 980 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xa | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2511
R[0]: 0
R[1]: 11
R[2]: 980
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 10 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2512
R[0]: 0
R[1]: 10
R[2]: 980
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2513
R[0]: 0
R[1]: 10
R[2]: 980
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3d6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2514
R[0]: 0
R[1]: 10
R[2]: 980
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3d6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x9
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2515
R[0]: 0
R[1]: 10
R[2]: 980
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 982 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x9 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2516
R[0]: 0
R[1]: 10
R[2]: 982
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 9 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2517
R[0]: 0
R[1]: 9
R[2]: 982
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2518
R[0]: 0
R[1]: 9
R[2]: 982
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3d8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2519
R[0]: 0
R[1]: 9
R[2]: 982
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3d8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x8
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2520
R[0]: 0
R[1]: 9
R[2]: 982
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 984 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x8 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2521
R[0]: 0
R[1]: 9
R[2]: 984
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 8 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2522
R[0]: 0
R[1]: 8
R[2]: 984
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2523
R[0]: 0
R[1]: 8
R[2]: 984
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3da
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2524
R[0]: 0
R[1]: 8
R[2]: 984
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3da | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x7
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2525
R[0]: 0
R[1]: 8
R[2]: 984
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 986 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x7 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2526
R[0]: 0
R[1]: 8
R[2]: 986
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 7 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2527
R[0]: 0
R[1]: 7
R[2]: 986
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2528
R[0]: 0
R[1]: 7
R[2]: 986
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3dc
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2529
R[0]: 0
R[1]: 7
R[2]: 986
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3dc | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x6
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2530
R[0]: 0
R[1]: 7
R[2]: 986
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 988 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x6 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2531
R[0]: 0
R[1]: 7
R[2]: 988
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 6 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2532
R[0]: 0
R[1]: 6
R[2]: 988
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2533
R[0]: 0
R[1]: 6
R[2]: 988
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3de
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2534
R[0]: 0
R[1]: 6
R[2]: 988
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3de | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x5
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2535
R[0]: 0
R[1]: 6
R[2]: 988
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 990 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x5 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2536
R[0]: 0
R[1]: 6
R[2]: 990
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2537
R[0]: 0
R[1]: 5
R[2]: 990
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2538
R[0]: 0
R[1]: 5
R[2]: 990
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2539
R[0]: 0
R[1]: 5
R[2]: 990
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e0 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x4
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2540
R[0]: 0
R[1]: 5
R[2]: 990
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 992 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x4 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2541
R[0]: 0
R[1]: 5
R[2]: 992
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2542
R[0]: 0
R[1]: 4
R[2]: 992
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2543
R[0]: 0
R[1]: 4
R[2]: 992
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e2
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2544
R[0]: 0
R[1]: 4
R[2]: 992
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e2 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2545
R[0]: 0
R[1]: 4
R[2]: 992
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 994 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2546
R[0]: 0
R[1]: 4
R[2]: 994
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 3 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2547
R[0]: 0
R[1]: 3
R[2]: 994
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2548
R[0]: 0
R[1]: 3
R[2]: 994
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e4
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2549
R[0]: 0
R[1]: 3
R[2]: 994
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e4 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x2
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2550
R[0]: 0
R[1]: 3
R[2]: 994
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 996 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x2 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2551
R[0]: 0
R[1]: 3
R[2]: 996
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2552
R[0]: 0
R[1]: 2
R[2]: 996
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2553
R[0]: 0
R[1]: 2
R[2]: 996
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e6
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2554
R[0]: 0
R[1]: 2
R[2]: 996
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e6 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2555
R[0]: 0
R[1]: 2
R[2]: 996
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 998 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2556
R[0]: 0
R[1]: 2
R[2]: 998
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2557
R[0]: 0
R[1]: 1
R[2]: 998
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2558
R[0]: 0
R[1]: 1
R[2]: 998
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3e8
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2559
R[0]: 0
R[1]: 1
R[2]: 998
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3e8 | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2560
R[0]: 0
R[1]: 1
R[2]: 998
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1000 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2561
R[0]: 0
R[1]: 1
R[2]: 1000
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2562
R[0]: 0
R[1]: 0
R[2]: 1000
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2563
R[0]: 0
R[1]: 0
R[2]: 1000
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ea
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2564
R[0]: 0
R[1]: 0
R[2]: 1000
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ea | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xffffffff
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2565
R[0]: 0
R[1]: 0
R[2]: 1000
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1002 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xffffffff | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2566
R[0]: 0
R[1]: 0
R[2]: 1002
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967295 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2567
R[0]: 0
R[1]: -1
R[2]: 1002
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2568
R[0]: 0
R[1]: -1
R[2]: 1002
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ec
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2569
R[0]: 0
R[1]: -1
R[2]: 1002
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ec | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfffffffe
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2570
R[0]: 0
R[1]: -1
R[2]: 1002
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1004 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfffffffe | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2571
R[0]: 0
R[1]: -1
R[2]: 1004
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967294 to R[1]
EX: Evaluating branch (bne=0): condition is ZERO -> TAKEN; computed branch target = 0x8
L1 Cache (read hit): 541196290<-[8]
IF: Fetched instruction 0x20420002 from PC 0xc; next PC = 0x10

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: INVALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x20420002 | PC+4=0xc
Current PC: 0xc
--------------------------------------------------


CYCLE 2572
R[0]: 0
R[1]: -2
R[2]: 1004
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
L1 Cache (read hit): 539099135<-[c]
IF: Fetched instruction 0x2021ffff from PC 0x10; next PC = 0x14

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: INVALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x2021FFFF | PC+4=0x10
Current PC: 0x10
--------------------------------------------------


CYCLE 2573
R[0]: 0
R[1]: -2
R[2]: 1004
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 2103338<-[10]
IF: Fetched instruction 0x20182a from PC 0x14; next PC = 0x18

---------------- Pipeline Diagram ----------------
MEM/WB: INVALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x0 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x3ee
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=3 | branch=0 | bne=0
IF/ID: VALID | instruction=0x0020182A | PC+4=0x14
Current PC: 0x14
--------------------------------------------------


CYCLE 2574
R[0]: 0
R[1]: -2
R[2]: 1004
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 274792444<-[14]
IF: Fetched instruction 0x1060fffc from PC 0x18; next PC = 0x1c

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x3ee | write_reg=2
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0xfffffffd
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0x1060FFFC | PC+4=0x18
Current PC: 0x18
--------------------------------------------------


CYCLE 2575
R[0]: 0
R[1]: -2
R[2]: 1004
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1006 to R[2]
L1 Cache (read hit): 0<-[18]
IF: Fetched instruction 0x0 from PC 0x1c; next PC = 0x20

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0xfffffffd | write_reg=1
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=0 | ALU_src=0 | ALU_op=1 | branch=1 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x1c
Current PC: 0x1c
--------------------------------------------------


CYCLE 2576
R[0]: 0
R[1]: -2
R[2]: 1006
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967293 to R[1]
EX: Evaluating branch (bne=0): condition is NON-ZERO -> NOT TAKEN; computed branch target = 0x8
L1 Cache (read hit): 2885812224<-[1c]
IF: Fetched instruction 0xac020000 from PC 0x20; next PC = 0x24

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=1 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=3
EX/MEM: VALID | reg_write=0 | mem_read=0 | mem_write=0 | alu_result=0x1
ID/EX: VALID | reg_dest=1 | ALU_src=0 | ALU_op=2 | branch=0 | bne=0
IF/ID: VALID | instruction=0xAC020000 | PC+4=0x20
Current PC: 0x20
--------------------------------------------------


CYCLE 2577
R[0]: 0
R[1]: -3
R[2]: 1006
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x24; next PC = 0x28

---------------- Pipeline Diagram ----------------
MEM/WB: VALID | reg_write=0 | mem_to_reg=0 | link=0 | alu_result=0x1 | write_reg=0
EX/MEM: VALID | reg_write=1 | mem_read=0 | mem_write=0 | alu_result=0x0
ID/EX: VALID | reg_dest=0 | ALU_src=1 | ALU_op=0 | branch=0 | bne=0
IF/ID: VALID | instruction=0x00000000 | PC+4=0x24
Current PC: 0x24
--------------------------------------------------


CYCLE 2578
R[0]: 0
R[1]: -3
R[2]: 1006
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 1289.5 nanoseconds.
