# Register-Bank-Modelling-using-SystemVerilog