<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="data_out_re[31]"/>
        <net name="data_out_re[30]"/>
        <net name="data_out_re[29]"/>
        <net name="data_out_re[28]"/>
        <net name="data_out_re[27]"/>
        <net name="data_out_re[26]"/>
        <net name="data_out_re[25]"/>
        <net name="data_out_re[24]"/>
        <net name="data_out_re[23]"/>
        <net name="data_out_re[22]"/>
        <net name="data_out_re[21]"/>
        <net name="data_out_re[20]"/>
        <net name="data_out_re[19]"/>
        <net name="data_out_re[18]"/>
        <net name="data_out_re[17]"/>
        <net name="data_out_re[16]"/>
        <net name="data_out_re[15]"/>
        <net name="data_out_re[14]"/>
        <net name="data_out_re[13]"/>
        <net name="data_out_re[12]"/>
        <net name="data_out_re[11]"/>
        <net name="data_out_re[10]"/>
        <net name="data_out_re[9]"/>
        <net name="data_out_re[8]"/>
        <net name="data_out_re[7]"/>
        <net name="data_out_re[6]"/>
        <net name="data_out_re[5]"/>
        <net name="data_out_re[4]"/>
        <net name="data_out_re[3]"/>
        <net name="data_out_re[2]"/>
        <net name="data_out_re[1]"/>
        <net name="data_out_re[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="AD_IBUF[13]"/>
        <net name="AD_IBUF[12]"/>
        <net name="AD_IBUF[11]"/>
        <net name="AD_IBUF[10]"/>
        <net name="AD_IBUF[9]"/>
        <net name="AD_IBUF[8]"/>
        <net name="AD_IBUF[7]"/>
        <net name="AD_IBUF[6]"/>
        <net name="AD_IBUF[5]"/>
        <net name="AD_IBUF[4]"/>
        <net name="AD_IBUF[3]"/>
        <net name="AD_IBUF[2]"/>
        <net name="AD_IBUF[1]"/>
        <net name="AD_IBUF[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="s_axis_data_tdata[13]"/>
        <net name="s_axis_data_tdata[12]"/>
        <net name="s_axis_data_tdata[11]"/>
        <net name="s_axis_data_tdata[10]"/>
        <net name="s_axis_data_tdata[9]"/>
        <net name="s_axis_data_tdata[8]"/>
        <net name="s_axis_data_tdata[7]"/>
        <net name="s_axis_data_tdata[6]"/>
        <net name="s_axis_data_tdata[5]"/>
        <net name="s_axis_data_tdata[4]"/>
        <net name="s_axis_data_tdata[3]"/>
        <net name="s_axis_data_tdata[2]"/>
        <net name="s_axis_data_tdata[1]"/>
        <net name="s_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_TRIGGER_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="PLL_inst0/inst/clk_out1_PLL"/>
      </nets>
    </probe>
  </probeset>
</probeData>
