

================================================================
== Vivado HLS Report for 'mult_window'
================================================================
* Date:           Mon Jan  4 10:50:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv2.9
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 3  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 4  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 5  |       26|       26|        12|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 7 9 
2 --> 4 3 
3 --> 2 
4 --> 10 
5 --> 4 6 
6 --> 5 
7 --> 4 8 
8 --> 7 
9 --> 9 4 
10 --> 22 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 10 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%win_mode_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %win_mode)"   --->   Operation 23 'read' 'win_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window = alloca [32 x float], align 16" [vhls_src/fft.cpp:26]   --->   Operation 24 'alloca' 'window' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "switch i8 %win_mode_read, label %.preheader.0.preheader [
    i8 1, label %.preheader5.0.preheader
    i8 2, label %.preheader3.0.preheader
    i8 4, label %.preheader1.0.preheader
  ]" [vhls_src/fft.cpp:27]   --->   Operation 25 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader1.0"   --->   Operation 26 'br' <Predicate = (win_mode_read == 4)> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader3.0"   --->   Operation 27 'br' <Predicate = (win_mode_read == 2)> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5.0"   --->   Operation 28 'br' <Predicate = (win_mode_read == 1)> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader.0"   --->   Operation 29 'br' <Predicate = (win_mode_read != 1 & win_mode_read != 2 & win_mode_read != 4)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i2_0_0 = phi i6 [ %add_ln46, %hls_label_2 ], [ 0, %.preheader1.0.preheader ]" [vhls_src/fft.cpp:46]   --->   Operation 30 'phi' 'i2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 31 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln46 = icmp eq i6 %i2_0_0, -32" [vhls_src/fft.cpp:46]   --->   Operation 32 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.loopexit.loopexit13, label %hls_label_2" [vhls_src/fft.cpp:46]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_5 = trunc i6 %i2_0_0 to i5" [vhls_src/fft.cpp:46]   --->   Operation 34 'trunc' 'empty_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %i2_0_0 to i64" [vhls_src/fft.cpp:50]   --->   Operation 35 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%Blackman32_addr = getelementptr inbounds [32 x float]* @Blackman32, i64 0, i64 %zext_ln50" [vhls_src/fft.cpp:50]   --->   Operation 36 'getelementptr' 'Blackman32_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%Blackman32_load = load float* %Blackman32_addr, align 8" [vhls_src/fft.cpp:50]   --->   Operation 37 'load' 'Blackman32_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln46 = or i5 %empty_5, 1" [vhls_src/fft.cpp:46]   --->   Operation 38 'or' 'or_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i5 %or_ln46 to i64" [vhls_src/fft.cpp:50]   --->   Operation 39 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Blackman32_addr_1 = getelementptr inbounds [32 x float]* @Blackman32, i64 0, i64 %zext_ln50_1" [vhls_src/fft.cpp:50]   --->   Operation 40 'getelementptr' 'Blackman32_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%Blackman32_load_1 = load float* %Blackman32_addr_1, align 4" [vhls_src/fft.cpp:50]   --->   Operation 41 'load' 'Blackman32_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln46 = add i6 2, %i2_0_0" [vhls_src/fft.cpp:46]   --->   Operation 42 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [vhls_src/fft.cpp:46]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:48]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%Blackman32_load = load float* %Blackman32_addr, align 8" [vhls_src/fft.cpp:50]   --->   Operation 45 'load' 'Blackman32_load' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln50" [vhls_src/fft.cpp:50]   --->   Operation 46 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store float %Blackman32_load, float* %window_addr_6, align 8" [vhls_src/fft.cpp:50]   --->   Operation 47 'store' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_3)" [vhls_src/fft.cpp:51]   --->   Operation 48 'specregionend' 'empty_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%Blackman32_load_1 = load float* %Blackman32_addr_1, align 4" [vhls_src/fft.cpp:50]   --->   Operation 49 'load' 'Blackman32_load_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%window_addr_7 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln50_1" [vhls_src/fft.cpp:50]   --->   Operation 50 'getelementptr' 'window_addr_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store float %Blackman32_load_1, float* %window_addr_7, align 4" [vhls_src/fft.cpp:50]   --->   Operation 51 'store' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [vhls_src/fft.cpp:46]   --->   Operation 52 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (win_mode_read == 4)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (win_mode_read == 2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 55 'br' <Predicate = (win_mode_read == 1)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [vhls_src/fft.cpp:59]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 1> <Delay = 3.25>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i6 [ %add_ln38, %hls_label_1 ], [ 0, %.preheader3.0.preheader ]" [vhls_src/fft.cpp:38]   --->   Operation 57 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 58 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.42ns)   --->   "%icmp_ln38 = icmp eq i6 %i1_0_0, -32" [vhls_src/fft.cpp:38]   --->   Operation 59 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.loopexit.loopexit12, label %hls_label_1" [vhls_src/fft.cpp:38]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_8 = trunc i6 %i1_0_0 to i5" [vhls_src/fft.cpp:38]   --->   Operation 61 'trunc' 'empty_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %i1_0_0 to i64" [vhls_src/fft.cpp:42]   --->   Operation 62 'zext' 'zext_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%Hamm32_addr = getelementptr inbounds [32 x float]* @Hamm32, i64 0, i64 %zext_ln42" [vhls_src/fft.cpp:42]   --->   Operation 63 'getelementptr' 'Hamm32_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%Hamm32_load = load float* %Hamm32_addr, align 8" [vhls_src/fft.cpp:42]   --->   Operation 64 'load' 'Hamm32_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln38 = or i5 %empty_8, 1" [vhls_src/fft.cpp:38]   --->   Operation 65 'or' 'or_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %or_ln38 to i64" [vhls_src/fft.cpp:42]   --->   Operation 66 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%Hamm32_addr_1 = getelementptr inbounds [32 x float]* @Hamm32, i64 0, i64 %zext_ln42_1" [vhls_src/fft.cpp:42]   --->   Operation 67 'getelementptr' 'Hamm32_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%Hamm32_load_1 = load float* %Hamm32_addr_1, align 4" [vhls_src/fft.cpp:42]   --->   Operation 68 'load' 'Hamm32_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 2, %i1_0_0" [vhls_src/fft.cpp:38]   --->   Operation 69 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 2> <Delay = 6.50>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [vhls_src/fft.cpp:38]   --->   Operation 70 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:40]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%Hamm32_load = load float* %Hamm32_addr, align 8" [vhls_src/fft.cpp:42]   --->   Operation 72 'load' 'Hamm32_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln42" [vhls_src/fft.cpp:42]   --->   Operation 73 'getelementptr' 'window_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (3.25ns)   --->   "store float %Hamm32_load, float* %window_addr_4, align 8" [vhls_src/fft.cpp:42]   --->   Operation 74 'store' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [vhls_src/fft.cpp:43]   --->   Operation 75 'specregionend' 'empty_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%Hamm32_load_1 = load float* %Hamm32_addr_1, align 4" [vhls_src/fft.cpp:42]   --->   Operation 76 'load' 'Hamm32_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln42_1" [vhls_src/fft.cpp:42]   --->   Operation 77 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.25ns)   --->   "store float %Hamm32_load_1, float* %window_addr_5, align 4" [vhls_src/fft.cpp:42]   --->   Operation 78 'store' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader3.0" [vhls_src/fft.cpp:38]   --->   Operation 79 'br' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 7 <SV = 1> <Delay = 3.25>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i_0_0 = phi i6 [ %add_ln30, %hls_label_0 ], [ 0, %.preheader5.0.preheader ]" [vhls_src/fft.cpp:30]   --->   Operation 80 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 81 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.42ns)   --->   "%icmp_ln30 = icmp eq i6 %i_0_0, -32" [vhls_src/fft.cpp:30]   --->   Operation 82 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %hls_label_0" [vhls_src/fft.cpp:30]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_11 = trunc i6 %i_0_0 to i5" [vhls_src/fft.cpp:30]   --->   Operation 84 'trunc' 'empty_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %i_0_0 to i64" [vhls_src/fft.cpp:34]   --->   Operation 85 'zext' 'zext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%Hann32_addr = getelementptr inbounds [32 x float]* @Hann32, i64 0, i64 %zext_ln34" [vhls_src/fft.cpp:34]   --->   Operation 86 'getelementptr' 'Hann32_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%Hann32_load = load float* %Hann32_addr, align 8" [vhls_src/fft.cpp:34]   --->   Operation 87 'load' 'Hann32_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln30 = or i5 %empty_11, 1" [vhls_src/fft.cpp:30]   --->   Operation 88 'or' 'or_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %or_ln30 to i64" [vhls_src/fft.cpp:34]   --->   Operation 89 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%Hann32_addr_1 = getelementptr inbounds [32 x float]* @Hann32, i64 0, i64 %zext_ln34_1" [vhls_src/fft.cpp:34]   --->   Operation 90 'getelementptr' 'Hann32_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%Hann32_load_1 = load float* %Hann32_addr_1, align 4" [vhls_src/fft.cpp:34]   --->   Operation 91 'load' 'Hann32_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln30 = add i6 2, %i_0_0" [vhls_src/fft.cpp:30]   --->   Operation 92 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 2> <Delay = 6.50>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [vhls_src/fft.cpp:30]   --->   Operation 93 'specregionbegin' 'tmp' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:32]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (3.25ns)   --->   "%Hann32_load = load float* %Hann32_addr, align 8" [vhls_src/fft.cpp:34]   --->   Operation 95 'load' 'Hann32_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln34" [vhls_src/fft.cpp:34]   --->   Operation 96 'getelementptr' 'window_addr_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.25ns)   --->   "store float %Hann32_load, float* %window_addr_2, align 8" [vhls_src/fft.cpp:34]   --->   Operation 97 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [vhls_src/fft.cpp:35]   --->   Operation 98 'specregionend' 'empty_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (3.25ns)   --->   "%Hann32_load_1 = load float* %Hann32_addr_1, align 4" [vhls_src/fft.cpp:34]   --->   Operation 99 'load' 'Hann32_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln34_1" [vhls_src/fft.cpp:34]   --->   Operation 100 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.25ns)   --->   "store float %Hann32_load_1, float* %window_addr_3, align 4" [vhls_src/fft.cpp:34]   --->   Operation 101 'store' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader5.0" [vhls_src/fft.cpp:30]   --->   Operation 102 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 9 <SV = 1> <Delay = 3.25>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%i3_0_0 = phi i6 [ %add_ln53, %.preheader.1 ], [ 0, %.preheader.0.preheader ]" [vhls_src/fft.cpp:53]   --->   Operation 103 'phi' 'i3_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 104 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.42ns)   --->   "%icmp_ln53 = icmp eq i6 %i3_0_0, -32" [vhls_src/fft.cpp:53]   --->   Operation 105 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.loopexit.loopexit14, label %.preheader.1" [vhls_src/fft.cpp:53]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %i3_0_0 to i64" [vhls_src/fft.cpp:55]   --->   Operation 107 'zext' 'zext_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%window_addr = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln55" [vhls_src/fft.cpp:55]   --->   Operation 108 'getelementptr' 'window_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr, align 8" [vhls_src/fft.cpp:55]   --->   Operation 109 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_3 = trunc i6 %i3_0_0 to i5" [vhls_src/fft.cpp:53]   --->   Operation 110 'trunc' 'empty_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln53 = or i5 %empty_3, 1" [vhls_src/fft.cpp:53]   --->   Operation 111 'or' 'or_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %or_ln53 to i64" [vhls_src/fft.cpp:55]   --->   Operation 112 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln55_1" [vhls_src/fft.cpp:55]   --->   Operation 113 'getelementptr' 'window_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (3.25ns)   --->   "store float 1.000000e+00, float* %window_addr_1, align 4" [vhls_src/fft.cpp:55]   --->   Operation 114 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln53 = add i6 2, %i3_0_0" [vhls_src/fft.cpp:53]   --->   Operation 115 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader.0" [vhls_src/fft.cpp:53]   --->   Operation 116 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 117 'br' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%i4_0_0 = phi i6 [ 0, %.loopexit ], [ %add_ln59, %hls_label_4 ]" [vhls_src/fft.cpp:59]   --->   Operation 118 'phi' 'i4_0_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 119 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.42ns)   --->   "%icmp_ln59 = icmp eq i6 %i4_0_0, -32" [vhls_src/fft.cpp:59]   --->   Operation 120 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %2, label %hls_label_4" [vhls_src/fft.cpp:59]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%empty_14 = trunc i6 %i4_0_0 to i5" [vhls_src/fft.cpp:59]   --->   Operation 122 'trunc' 'empty_14' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %i4_0_0 to i64" [vhls_src/fft.cpp:62]   --->   Operation 123 'zext' 'zext_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 124 'getelementptr' 'data_IN_M_real_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 125 'getelementptr' 'data_IN_M_imag_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%window_addr_8 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 126 'getelementptr' 'window_addr_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %data_IN_M_real_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 127 'load' 'p_r_M_real' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %data_IN_M_imag_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 128 'load' 'p_r_M_imag' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 129 [2/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:62]   --->   Operation 129 'load' 'window_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln59 = or i5 %empty_14, 1" [vhls_src/fft.cpp:59]   --->   Operation 130 'or' 'or_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %or_ln59 to i64" [vhls_src/fft.cpp:62]   --->   Operation 131 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_1 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 132 'getelementptr' 'data_IN_M_real_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_1 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 133 'getelementptr' 'data_IN_M_imag_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%window_addr_9 = getelementptr inbounds [32 x float]* %window, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 134 'getelementptr' 'window_addr_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_10 : Operation 135 [2/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %data_IN_M_real_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 135 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %data_IN_M_imag_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 136 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:62]   --->   Operation 137 'load' 'window_load_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln59 = add i6 2, %i4_0_0" [vhls_src/fft.cpp:59]   --->   Operation 138 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %data_IN_M_real_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 139 'load' 'p_r_M_real' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %data_IN_M_imag_addr, align 4" [vhls_src/fft.cpp:62]   --->   Operation 140 'load' 'p_r_M_imag' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 141 [1/2] (3.25ns)   --->   "%window_load = load float* %window_addr_8, align 8" [vhls_src/fft.cpp:62]   --->   Operation 141 'load' 'window_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%p_r_M_real_1 = load float* %data_IN_M_real_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 142 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 143 [1/2] (3.25ns)   --->   "%p_r_M_imag_1 = load float* %data_IN_M_imag_addr_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 143 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 144 [1/2] (3.25ns)   --->   "%window_load_1 = load float* %window_addr_9, align 4" [vhls_src/fft.cpp:62]   --->   Operation 144 'load' 'window_load_1' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 5> <Delay = 5.70>
ST_12 : Operation 145 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 145 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [4/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 146 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [4/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 147 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [4/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 148 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 149 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [4/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 150 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [4/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 151 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [4/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 152 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.70>
ST_13 : Operation 153 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 153 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [3/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 154 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [3/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 155 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [3/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 156 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [3/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 157 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [3/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 158 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [3/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 159 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 160 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 5.70>
ST_14 : Operation 161 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 161 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [2/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 162 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [2/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 163 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [2/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 164 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [2/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 165 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 166 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [2/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 167 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [2/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 168 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.70>
ST_15 : Operation 169 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 169 'fmul' 'tmp_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_imag, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 170 'fmul' 'tmp_8_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/4] (5.70ns)   --->   "%tmp_i_i_15 = fmul float %p_r_M_imag, %window_load" [vhls_src/fft.cpp:62]   --->   Operation 171 'fmul' 'tmp_i_i_15' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_real, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 172 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 173 'fmul' 'tmp_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/4] (5.70ns)   --->   "%tmp_8_i_i1 = fmul float %p_r_M_imag_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 174 'fmul' 'tmp_8_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_i_i1_17 = fmul float %p_r_M_imag_1, %window_load_1" [vhls_src/fft.cpp:62]   --->   Operation 175 'fmul' 'tmp_i_i1_17' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/4] (5.70ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_real_1, 0.000000e+00" [vhls_src/fft.cpp:62]   --->   Operation 176 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln59)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 7.25>
ST_16 : Operation 177 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 177 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 178 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [5/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 179 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 180 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 7.25>
ST_17 : Operation 181 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 181 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 182 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [4/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 183 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 184 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.25>
ST_18 : Operation 185 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 185 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 186 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [3/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 187 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 188 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 7.25>
ST_19 : Operation 189 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 189 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 190 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [2/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 191 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 192 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 7.25>
ST_20 : Operation 193 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_8_i_i" [vhls_src/fft.cpp:62]   --->   Operation 193 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_i_i_15, %tmp_1_i_i" [vhls_src/fft.cpp:62]   --->   Operation 194 'fadd' 'complex_M_imag_writ' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/5] (7.25ns)   --->   "%complex_M_real_writ_1 = fsub float %tmp_i_i1, %tmp_8_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 195 'fsub' 'complex_M_real_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_1 = fadd float %tmp_i_i1_17, %tmp_1_i_i1" [vhls_src/fft.cpp:62]   --->   Operation 196 'fadd' 'complex_M_imag_writ_1' <Predicate = (!icmp_ln59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 3.25>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [vhls_src/fft.cpp:59]   --->   Operation 197 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls_src/fft.cpp:61]   --->   Operation 198 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%prod_IN_M_real_1_ad = getelementptr [32 x float]* %prod_IN_M_real_2, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 199 'getelementptr' 'prod_IN_M_real_1_ad' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %prod_IN_M_real_1_ad, align 4" [vhls_src/fft.cpp:62]   --->   Operation 200 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%prod_IN_M_imag_1_ad = getelementptr [32 x float]* %prod_IN_M_imag_2, i64 0, i64 %zext_ln62" [vhls_src/fft.cpp:62]   --->   Operation 201 'getelementptr' 'prod_IN_M_imag_1_ad' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %prod_IN_M_imag_1_ad, align 4" [vhls_src/fft.cpp:62]   --->   Operation 202 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_4)" [vhls_src/fft.cpp:63]   --->   Operation 203 'specregionend' 'empty_16' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%prod_IN_M_real_1_ad_1 = getelementptr [32 x float]* %prod_IN_M_real_2, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 204 'getelementptr' 'prod_IN_M_real_1_ad_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_1, float* %prod_IN_M_real_1_ad_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 205 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%prod_IN_M_imag_1_ad_1 = getelementptr [32 x float]* %prod_IN_M_imag_2, i64 0, i64 %zext_ln62_1" [vhls_src/fft.cpp:62]   --->   Operation 206 'getelementptr' 'prod_IN_M_imag_1_ad_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_1, float* %prod_IN_M_imag_1_ad_1, align 4" [vhls_src/fft.cpp:62]   --->   Operation 207 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "br label %1" [vhls_src/fft.cpp:59]   --->   Operation 208 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "ret void" [vhls_src/fft.cpp:64]   --->   Operation 209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i2_0_0', vhls_src/fft.cpp:46) with incoming values : ('add_ln46', vhls_src/fft.cpp:46) [18]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i2_0_0', vhls_src/fft.cpp:46) with incoming values : ('add_ln46', vhls_src/fft.cpp:46) [18]  (0 ns)
	'getelementptr' operation ('Blackman32_addr', vhls_src/fft.cpp:50) [27]  (0 ns)
	'load' operation ('Blackman32_load', vhls_src/fft.cpp:50) on array 'Blackman32' [28]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('Blackman32_load', vhls_src/fft.cpp:50) on array 'Blackman32' [28]  (3.25 ns)
	'store' operation ('store_ln50', vhls_src/fft.cpp:50) of variable 'Blackman32_load', vhls_src/fft.cpp:50 on array 'window', vhls_src/fft.cpp:26 [30]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i4_0_0', vhls_src/fft.cpp:59) with incoming values : ('add_ln59', vhls_src/fft.cpp:59) [119]  (1.77 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i1_0_0', vhls_src/fft.cpp:38) with incoming values : ('add_ln38', vhls_src/fft.cpp:38) [45]  (0 ns)
	'getelementptr' operation ('Hamm32_addr', vhls_src/fft.cpp:42) [54]  (0 ns)
	'load' operation ('Hamm32_load', vhls_src/fft.cpp:42) on array 'Hamm32' [55]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('Hamm32_load', vhls_src/fft.cpp:42) on array 'Hamm32' [55]  (3.25 ns)
	'store' operation ('store_ln42', vhls_src/fft.cpp:42) of variable 'Hamm32_load', vhls_src/fft.cpp:42 on array 'window', vhls_src/fft.cpp:26 [57]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_0_0', vhls_src/fft.cpp:30) with incoming values : ('add_ln30', vhls_src/fft.cpp:30) [72]  (0 ns)
	'getelementptr' operation ('Hann32_addr', vhls_src/fft.cpp:34) [81]  (0 ns)
	'load' operation ('Hann32_load', vhls_src/fft.cpp:34) on array 'Hann32' [82]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('Hann32_load', vhls_src/fft.cpp:34) on array 'Hann32' [82]  (3.25 ns)
	'store' operation ('store_ln34', vhls_src/fft.cpp:34) of variable 'Hann32_load', vhls_src/fft.cpp:34 on array 'window', vhls_src/fft.cpp:26 [84]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i3_0_0', vhls_src/fft.cpp:53) with incoming values : ('add_ln53', vhls_src/fft.cpp:53) [99]  (0 ns)
	'getelementptr' operation ('window_addr', vhls_src/fft.cpp:55) [105]  (0 ns)
	'store' operation ('store_ln55', vhls_src/fft.cpp:55) of constant 1 on array 'window', vhls_src/fft.cpp:26 [106]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i4_0_0', vhls_src/fft.cpp:59) with incoming values : ('add_ln59', vhls_src/fft.cpp:59) [119]  (0 ns)
	'getelementptr' operation ('data_IN_M_real_addr', vhls_src/fft.cpp:62) [128]  (0 ns)
	'load' operation ('__x._M_real', vhls_src/fft.cpp:62) on array 'data_IN_M_real' [131]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('__x._M_real', vhls_src/fft.cpp:62) on array 'data_IN_M_real' [131]  (3.25 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', vhls_src/fft.cpp:62) [134]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', vhls_src/fft.cpp:62) [134]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', vhls_src/fft.cpp:62) [134]  (5.7 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', vhls_src/fft.cpp:62) [134]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', vhls_src/fft.cpp:62) [136]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', vhls_src/fft.cpp:62) [136]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', vhls_src/fft.cpp:62) [136]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', vhls_src/fft.cpp:62) [136]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('complex<float>._M_real', vhls_src/fft.cpp:62) [136]  (7.26 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('prod_IN_M_real_1_ad', vhls_src/fft.cpp:62) [140]  (0 ns)
	'store' operation ('store_ln62', vhls_src/fft.cpp:62) of variable 'complex<float>._M_real', vhls_src/fft.cpp:62 on array 'prod_IN_M_real_2' [141]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
