/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [47:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((in_data[59] | in_data[64]) & (celloutsig_0_4z[9] | celloutsig_0_3z[1]));
  assign celloutsig_1_0z = ~(in_data[108] ^ in_data[135]);
  assign celloutsig_1_1z = ~(in_data[119] ^ in_data[104]);
  always_ff @(negedge celloutsig_1_19z[10], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= in_data[55:48];
  assign celloutsig_1_17z = celloutsig_1_11z & { celloutsig_1_5z[1], celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_3z = { in_data[44:40], celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, _00_ };
  assign celloutsig_0_12z = celloutsig_0_11z * _00_[3:0];
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z } != { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_5z = { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_0z } | celloutsig_1_3z[10:8];
  assign celloutsig_0_4z = in_data[40:31] >> in_data[93:84];
  assign celloutsig_1_3z = { in_data[174:160], celloutsig_1_2z } >> { in_data[120:107], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_5z[1:0], celloutsig_1_10z } >> { celloutsig_1_6z[1:0], celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } >> in_data[66:52];
  assign celloutsig_1_4z = { in_data[104:102], celloutsig_1_2z, celloutsig_1_1z } >>> in_data[134:130];
  assign celloutsig_1_6z = { celloutsig_1_3z[4:2], celloutsig_1_0z } >>> { celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[170:135], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_4z } ~^ { in_data[162:118], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_9z = { _00_[7:1], celloutsig_0_4z, celloutsig_0_1z } ~^ { celloutsig_0_4z[9:8], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_11z = celloutsig_0_9z[15:12] ~^ { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[6:4] ~^ _00_[6:4];
  assign celloutsig_1_7z = in_data[158:153] ~^ { in_data[153], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_18z = ~((celloutsig_1_7z[1] & celloutsig_1_8z) | celloutsig_1_10z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[141]) | in_data[185]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_7z[0]) | celloutsig_1_1z);
  assign celloutsig_1_10z = ~((celloutsig_1_6z[1] & celloutsig_1_6z[1]) | (celloutsig_1_7z[4] & celloutsig_1_6z[0]));
  assign celloutsig_1_12z = ~((celloutsig_1_11z[1] & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_8z));
  assign celloutsig_0_2z = ~((_00_[7] & _00_[1]) | (celloutsig_0_1z[2] & celloutsig_0_1z[1]));
  assign { out_data[128:96], out_data[35:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z[41:10], celloutsig_0_11z, celloutsig_0_12z };
endmodule
