//Verilog generated by VPR  from post-place-and-route implementation
module fabric_gbox_clk_as_data (
    input \clk_clk_buf ,
    input \clk_ibuf ,
    input \din_ibuf ,
    output \dout_obuf ,
    output \$auto_426 ,
    output \$auto_427 ,
    output \$auto_428 
);

    //Wires
    wire \clk_clk_buf_output_0_0 ;
    wire \clk_ibuf_output_0_0 ;
    wire \din_ibuf_output_0_0 ;
    wire \lut_$auto_426_output_0_0 ;
    wire \lut_$auto_427_output_0_0 ;
    wire \lut_$auto_428_output_0_0 ;
    wire \lut_dout_obuf_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_temp_output_0_0 ;
    wire \dffre_temp_clock_0_0 ;
    wire \lut_dout_obuf_input_0_4 ;
    wire \dffre_temp_input_0_0 ;
    wire \$auto_426_input_0_0 ;
    wire \$auto_427_input_0_0 ;
    wire \$auto_428_input_0_0 ;
    wire \dout_obuf_input_0_0 ;
    wire \lut_$auto_428_input_0_4 ;
    wire \lut_$auto_427_input_0_4 ;
    wire \lut_$auto_426_input_0_4 ;
    wire \dffre_temp_input_1_0 ;
    wire \dffre_temp_input_2_0 ;
    wire \lut_dout_obuf_input_0_2 ;

    //IO assignments
    assign \dout_obuf  = \dout_obuf_input_0_0 ;
    assign \$auto_426  = \$auto_426_input_0_0 ;
    assign \$auto_427  = \$auto_427_input_0_0 ;
    assign \$auto_428  = \$auto_428_input_0_0 ;
    assign \clk_clk_buf_output_0_0  = \clk_clk_buf ;
    assign \clk_ibuf_output_0_0  = \clk_ibuf ;
    assign \din_ibuf_output_0_0  = \din_ibuf ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_clk_buf_output_0_0_to_dffre_temp_clock_0_0  (
        .datain(\clk_clk_buf_output_0_0 ),
        .dataout(\dffre_temp_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_ibuf_output_0_0_to_lut_dout_obuf_input_0_4  (
        .datain(\clk_ibuf_output_0_0 ),
        .dataout(\lut_dout_obuf_input_0_4 )
    );

    fpga_interconnect \routing_segment_din_ibuf_output_0_0_to_dffre_temp_input_0_0  (
        .datain(\din_ibuf_output_0_0 ),
        .dataout(\dffre_temp_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_426_output_0_0_to_$auto_426_input_0_0  (
        .datain(\lut_$auto_426_output_0_0 ),
        .dataout(\$auto_426_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_427_output_0_0_to_$auto_427_input_0_0  (
        .datain(\lut_$auto_427_output_0_0 ),
        .dataout(\$auto_427_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_428_output_0_0_to_$auto_428_input_0_0  (
        .datain(\lut_$auto_428_output_0_0 ),
        .dataout(\$auto_428_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout_obuf_output_0_0_to_dout_obuf_input_0_0  (
        .datain(\lut_dout_obuf_output_0_0 ),
        .dataout(\dout_obuf_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_428_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_428_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_427_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_427_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_426_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_426_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_temp_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_temp_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_temp_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_temp_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_temp_output_0_0_to_lut_dout_obuf_input_0_2  (
        .datain(\dffre_temp_output_0_0 ),
        .dataout(\lut_dout_obuf_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_428  (
        .in({
            \lut_$auto_428_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_428_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_427  (
        .in({
            \lut_$auto_427_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_427_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_426  (
        .in({
            \lut_$auto_426_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_426_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    DFFRE #(
    ) \dffre_temp  (
        .C(\dffre_temp_clock_0_0 ),
        .D(\dffre_temp_input_0_0 ),
        .E(\dffre_temp_input_2_0 ),
        .R(\dffre_temp_input_1_0 ),
        .Q(\dffre_temp_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_dout_obuf  (
        .in({
            \lut_dout_obuf_input_0_4 ,
            1'b0,
            \lut_dout_obuf_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_dout_obuf_output_0_0 )
    );


endmodule
