do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:19:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:19:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:19:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:19:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:19:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:19:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:19:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:19:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui D:\STUDY\GitHubWork\Verilog-learning\10_I2C_slave\modelsim_sim\i2c.mpf 
# Start time: 20:19:09 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:20:07 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:20:07 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:20:07 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:20:07 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:20:07 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:20:07 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:20:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:20:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:20:09 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:04 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:21:04 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:04 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:21:04 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:04 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:21:04 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:05 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:21:05 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:21:05 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:35 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:21:35 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:35 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:21:35 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:35 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:21:36 on Aug 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:21:36 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:21:36 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:21:37 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:24:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:24:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:24:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:24:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:24:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:24:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:24:08 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:24:08 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:24:12 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(459)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 459
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:26:39 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:26:39 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:26:39 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:26:39 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:26:39 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:26:39 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:26:39 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:26:39 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:26:40 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(460)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 460
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:28:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:28:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:28:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:28:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:28:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:28:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:28:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:28:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:28:36 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:29:44 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:29:44 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:29:45 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:29:45 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:29:45 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:29:45 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:29:45 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:29:45 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:29:46 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:35:22 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:35:22 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:35:22 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:35:22 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:35:22 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:35:22 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:35:22 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:35:22 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:35:24 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position end  sim:/i2c_slave_tb/slave_duf/sda_rr
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:40:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:40:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:40:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:40:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:40:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:40:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:40:31 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:40:31 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:40:33 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:41:52 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:41:52 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:41:52 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:41:52 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:41:52 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:41:52 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:41:52 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:41:52 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:41:57 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:52:19 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 20:52:19 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:52:19 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 20:52:20 on Aug 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:52:20 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 20:52:20 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 20:52:20 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 20:52:20 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:52:21 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:03:44 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 21:03:44 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:03:44 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 21:03:44 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:03:44 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# ** Error: ../verilog/i2c_slave.v(364): (vlog-2730) Undefined variable: 'cnt'.
# 
# End time: 21:03:44 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/STUDY/Modelsim/win64/vlog failed.
# Error in macro ./i2c_slave.do line 3
# D:/STUDY/Modelsim/win64/vlog failed.
#     while executing
# "vlog ../verilog/i2c_slave.v"
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:04:05 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 21:04:05 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:04:05 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 21:04:05 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:04:05 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 21:04:05 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:04:06 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 21:04:06 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:04:07 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:06:09 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 21:06:09 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:06:09 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 21:06:09 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:06:09 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 21:06:09 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:06:09 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 21:06:09 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:06:11 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position end  sim:/i2c_slave_tb/slave_duf/sda_rr
restart
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
run -all
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:10:42 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 21:10:42 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:10:42 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 21:10:42 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:10:42 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 21:10:42 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:10:42 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 21:10:42 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:10:44 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Error: (vish-4014) No objects found matching '/i2c_slave_tb/sda_rr'.
# Executing ONERROR command at macro ./i2c_slave.do line 15
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
do i2c_slave.do
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:12:21 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_defines.v 
# End time: 21:12:21 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:12:21 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_frq.v 
# -- Compiling module i2c_div_clk
# 
# Top level modules:
# 	i2c_div_clk
# End time: 21:12:21 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:12:21 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave.v 
# -- Compiling module i2c_slave
# 
# Top level modules:
# 	i2c_slave
# End time: 21:12:21 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:12:21 on Aug 06,2020
# vlog -reportprogress 300 ../verilog/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 21:12:21 on Aug 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:12:23 on Aug 06,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave_tb
# Loading work.i2c_slave_tb
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_slave
# Loading work.i2c_slave
# Refreshing D:/STUDY/GitHubWork/Verilog-learning/10_I2C_slave/modelsim_sim/work.i2c_div_clk
# Loading work.i2c_div_clk
# ** Note: $finish    : ../verilog/i2c_slave_tb.v(458)
#    Time: 13693 ns  Iteration: 0  Instance: /i2c_slave_tb
# 1
# Break in Module i2c_slave_tb at ../verilog/i2c_slave_tb.v line 458
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 22:35:40 on Aug 06,2020, Elapsed time: 1:23:17
# Errors: 0, Warnings: 1
