# Nuclone development board for the LPC1125JBD48
Development board for the LPC1125 in TQFP48 package.
# HSI (Hardware Software Interface)
* PIO1_3 is the SWDIO/TMS pin but there is a default open jumper to a header pin
* PIO0_10 is the SWTCK/TCK pin but there is a default open jumper to a header pin
* PIO0_0 is the RESET pin but there is a default open jumper to a header pin
* The crystal is a 12MHz 3225 type
* VREFP is connected to VDDA via default closed jumper labeled VREFP
* VREFN is connected to VSSA via default closed jumper labeled VREFN
## TODO's
Still some things need to be done:
* Produce at [OSHPARK](https://oshpark.com/)
* Assemble
* Test & characterise
* update Readme.md with pictures and BOM
## BOM
* [LPC1125JBD48/303QL](https://lcsc.com/product-detail/NXP-MCU_NXP_LPC1125JBD48-303QL_LPC1125JBD48-303QL_C75758.html)

