// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Rocket(
  input         clock,
                reset,
                io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_imem_might_request,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [33:0] io_imem_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_imem_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_imem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [33:0] io_imem_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_imem_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_imem_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_imem_progress,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_dmem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_dmem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [33:0] io_dmem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [6:0]  io_dmem_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [4:0]  io_dmem_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_dmem_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_dmem_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [63:0] io_dmem_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_dmem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [6:0]  io_dmem_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [63:0] io_dmem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_dmem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [63:0] io_dmem_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_dmem_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_perf_release,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_dmem_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [63:0] io_ptw_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_rocc_cmd_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_rocc_cmd_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [6:0]  io_rocc_cmd_bits_inst_funct,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [4:0]  io_rocc_cmd_bits_inst_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_inst_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_rocc_cmd_bits_inst_xd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_inst_xs1,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_inst_xs2,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [4:0]  io_rocc_cmd_bits_inst_rd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [6:0]  io_rocc_cmd_bits_inst_opcode,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [63:0] io_rocc_cmd_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_rocc_cmd_bits_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_status_cease,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_status_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [31:0] io_rocc_cmd_bits_status_isa,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_rocc_cmd_bits_status_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_status_v,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_status_mpv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_status_gva,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output [1:0]  io_rocc_cmd_bits_status_mpp,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_rocc_cmd_bits_status_mpie,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_cmd_bits_status_mie,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_rocc_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [4:0]  io_rocc_resp_bits_rd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input  [63:0] io_rocc_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  input         io_rocc_busy,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
                io_rocc_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
  output        io_wfi	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14]
);

  wire             _io_dmem_req_valid_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:917:41]
  wire             _io_rocc_resp_ready_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:684:24, :699:44, :702:26]
  wire             _GEN;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:679:21, :685:30, :686:25, :699:44, :700:23]
  wire             take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:670:53]
  wire             take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:545:49]
  wire             _div_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19]
  wire             _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19]
  wire [63:0]      _div_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19]
  wire [63:0]      _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:420:19]
  wire [63:0]      _alu_io_adder_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:420:19]
  wire             _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:420:19]
  wire             _bpu_io_xcpt_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
  wire             _bpu_io_xcpt_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
  wire             _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
  wire             _bpu_io_debug_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
  wire             _bpu_io_debug_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
  wire             _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
  wire [63:0]      _csr_io_rw_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_rocc_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_read_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_write_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_csr_stall;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_eret;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_status_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [31:0]      _csr_io_status_isa;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_status_v;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [33:0]      _csr_io_evec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [63:0]      _csr_io_time;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [63:0]      _csr_io_interrupt_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [32:0]      _csr_io_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_inhibit_cycle;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_trace_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [33:0]      _csr_io_trace_0_iaddr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire             _csr_io_trace_0_exception;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [63:0]      _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  wire [63:0]      _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1105:15]
  wire [63:0]      _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1105:15]
  wire [33:0]      _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
  reg              id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25]
  reg              imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:148:35]
  reg              ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg  [1:0]       ex_ctrl_sel_alu2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_alu_dw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg  [3:0]       ex_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg  [2:0]       ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  reg              mem_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg  [2:0]       mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
  reg              wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg  [2:0]       wb_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              wb_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
  reg              ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:229:35]
  reg              ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:230:35]
  reg              ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:231:35]
  reg              ex_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:35]
  reg              ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:35]
  reg              ex_reg_load_use;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:235:35]
  reg  [63:0]      ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35]
  reg              ex_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:26]
  reg  [33:0]      ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:22]
  reg  [1:0]       ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:239:28]
  reg  [31:0]      ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:28]
  reg              mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:36]
  reg              mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36]
  reg              mem_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:36]
  reg              mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:36]
  reg              mem_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:36]
  reg              mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:251:36]
  reg  [63:0]      mem_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:36]
  reg              mem_mem_cmd_bh;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:253:36]
  reg              mem_reg_load;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36]
  reg              mem_reg_store;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:255:36]
  reg  [33:0]      mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:23]
  reg  [31:0]      mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:25]
  reg              mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:29]
  reg  [63:0]      mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:26]
  reg  [63:0]      mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24]
  reg              mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:25]
  reg              wb_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:268:35]
  reg              wb_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:35]
  reg              wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:35]
  reg              wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:35]
  reg  [63:0]      wb_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:35]
  reg  [33:0]      wb_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:22]
  reg              wb_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:29]
  reg  [31:0]      wb_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:28]
  reg  [63:0]      wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:25]
  reg  [63:0]      wb_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23]
  wire             take_pc_mem_wb = take_pc_wb | take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:35, :545:49, :670:53]
  wire [29:0]      id_ctrl_decoder_decoded_invInputs = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [6:0]       _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_8 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_14 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_16 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]       _id_ctrl_decoder_decoded_T_18 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_T_30 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_36 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_42 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_46 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_T_52 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_54 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_66 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_68 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_70 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_72 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]      _id_ctrl_decoder_decoded_T_76 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_82 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_86 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_88 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_108 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_112 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_118 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_154 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_T_160 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]      _id_ctrl_decoder_decoded_T_162 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [18:0]      _id_ctrl_decoder_decoded_T_164 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T = {&_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [25:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_8 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_68, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_86, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_10 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_154};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [5:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_19 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10]}, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_164};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [22:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_45 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_82, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [13:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_47 = {&_id_ctrl_decoder_decoded_T_22, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_76, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]}, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [3:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_53 = {&_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_82};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  reg              id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:29]
  wire             id_mem_busy = ~io_dmem_ordered | _io_dmem_req_valid_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:347:{21,38}, :917:41]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :268:35, :351:53]
  wire             _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :246:36, :400:20]
  reg              ex_reg_rs_bypass_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:406:29]
  reg              ex_reg_rs_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:406:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:407:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:407:26]
  reg  [61:0]      ex_reg_rs_msb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26]
  reg  [61:0]      ex_reg_rs_msb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26]
  wire [3:0][63:0] _GEN_0 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {64'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:26, :281:25, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}, src/main/scala/chisel3/util/Mux.scala:77:13]
  wire [63:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _GEN_0[ex_reg_rs_lsb_0] : {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:406:29, :407:26, :408:26, :410:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [63:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _GEN_0[ex_reg_rs_lsb_1] : {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:406:29, :407:26, :408:26, :410:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :1127:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :1127:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :1128:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :1132:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :1135:24]
  wire [3:0]       _ex_op2_T_1 = ex_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:231:35, :418:19]
  wire [3:0][63:0] _GEN_1 = {{{{33{ex_imm_sign}}, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{{60{_ex_op2_T_1[3]}}, _ex_op2_T_1}}, {64'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :241:24, :410:14, :418:19, :1127:{19,24}, :1128:{21,26,41}, :1129:{21,26,36,43,65}, :1130:{18,33}, :1131:{18,23,39}, :1132:{18,23,39}, :1133:{20,35,62}, :1134:19, :1135:{19,24,34,57}, :1136:{19,39,52}, :1137:17, :1138:{17,22}, :1139:{17,37}, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
  wire             _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :230:35, :430:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:229:35, :230:35, :237:26, :512:51]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :513:{36,39}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :264:25, :532:25]
  wire [3:0]       _mem_br_target_T_6 = mem_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:36, :418:19, :534:8]
  wire [31:0]      _mem_br_target_T_8 = _mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {{28{_mem_br_target_T_6[3]}}, _mem_br_target_T_6};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :226:21, :258:25, :290:20, :319:19, :532:{8,25}, :533:8, :534:8, :1127:44, :1129:65, :1131:39, :1132:39, :1133:62, :1135:57, :1141:8]
  wire [33:0]      _mem_br_target_T_9 = mem_reg_pc + {{2{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:23, :531:41, :532:8]
  wire [33:0]      _mem_npc_T_4 = mem_ctrl_jalr ? {mem_reg_wdata[63:33] == 31'h0 | (&(mem_reg_wdata[63:33])) ? mem_reg_wdata[33] : ~(mem_reg_wdata[32]), mem_reg_wdata[32:0]} : _mem_br_target_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :262:26, :531:41, :535:21, :1079:{17,23}, :1080:{18,21,29,34,46,51,54}, :1081:{8,16}]
  wire [33:0]      mem_npc = _mem_npc_T_4 & 34'h3FFFFFFFE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:535:{21,129}]
  wire             mem_cfi_taken = _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :532:25, :542:74]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & mem_cfi_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :249:36, :540:27, :542:74, :545:49]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :255:36, :355:19, :589:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:254:36, :255:36, :355:19, :588:{38,75}, :589:64, :1064:26]
  wire             dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:400:20, :606:55]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :249:36, :606:55, :609:{68,71}, :670:53]
  reg              div_io_kill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:610:41]
  wire             _GEN_2 = wb_reg_valid & wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :268:35, :639:19]
  wire             _GEN_3 = _GEN_2 & io_dmem_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:639:{19,34}]
  wire             _GEN_4 = _GEN_2 & io_dmem_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:639:19, :640:34]
  wire             _GEN_5 = _GEN_2 & io_dmem_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:639:19, :643:34]
  wire             _GEN_6 = _GEN_2 & io_dmem_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:639:19, :644:34]
  wire             _GEN_7 = _GEN_2 & io_dmem_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:639:19, :645:34]
  wire             wb_xcpt = wb_reg_xcpt | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_2 & io_dmem_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:35, :639:{19,34}, :640:34, :643:34, :644:34, :645:34, :646:34, :1064:26]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :268:35, :664:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :513:36, :665:53]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:270:35, :666:42]
  wire             _replay_wb_T = replay_wb_common | _io_rocc_cmd_valid_T & ~io_rocc_cmd_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:351:53, :666:42, :667:{53,56}, :669:36]
  assign take_pc_wb = _replay_wb_T | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:271:35, :319:19, :669:36, :670:53, :1064:26]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:676:44]
  wire             _GEN_8 = _io_rocc_resp_ready_output & io_rocc_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:684:24, :699:44, :702:26, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             _GEN_9 = dmem_resp_valid & io_dmem_resp_bits_replay & ~(io_dmem_resp_bits_tag[0]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:673:{23,45}, :676:44, :699:26]
  wire             _GEN_10 = _GEN_9 | _GEN_8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:679:21, :685:30, :686:25, :699:{26,44}, :700:23, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign _GEN = ~_GEN_10 & ~wb_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:664:29, :679:{21,24}, :685:30, :686:25, :699:44, :700:23]
  assign _io_rocc_resp_ready_output = ~_GEN_9 & ~wb_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:664:29, :679:24, :684:24, :699:{26,44}, :702:26]
  wire [4:0]       ll_waddr = _GEN_9 ? io_dmem_resp_bits_tag[5:1] : _GEN_8 ? io_rocc_resp_bits_rd : _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19, :675:46, :681:29, :685:30, :688:16, :699:{26,44}, :703:14, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             ll_wen = _GEN_10 | _GEN & _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19, :679:21, :682:27, :685:30, :686:25, :689:14, :699:44, :700:23, :704:12, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             wb_valid = wb_reg_valid & ~_replay_wb_T & ~wb_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:268:35, :669:36, :707:{34,45,48}, :1064:26]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :707:45, :708:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:27, :685:30, :689:14, :699:44, :704:12, :708:25, :709:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :396:29, :682:27, :685:30, :689:14, :699:44, :703:14, :704:12, :710:21]
  wire [63:0]      coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? (_GEN_8 ? io_rocc_resp_bits_data : _div_io_resp_bits_data) : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :281:25, :319:19, :429:19, :673:{23,45}, :676:44, :680:29, :682:27, :685:30, :687:16, :689:14, :699:44, :704:12, :711:{21,38}, :712:21, :713:{21,34}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [63:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :709:23, :710:21, :711:21, :716:17, :1105:15, :1112:19, :1117:{16,25}, :1120:{20,31,39}]
  wire [63:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :709:23, :710:21, :711:21, :716:17, :1105:15, :1112:19, :1117:{16,25}, :1120:{20,31,39}]
  wire             _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:35, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC | _csr_io_htval_htval_valid_imem_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:35, :272:35, :733:24, :734:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_11 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_45) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :322:81, :788:42, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_12 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_47) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :402:82, :789:42, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_13 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_8) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :790:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  reg  [31:0]      _r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1091:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :290:20, :319:19, :1091:29, :1092:{35,40}]
  wire [31:0]      _id_sboard_hazard_T = r >> _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :1088:35, :1092:40]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :1088:35, :1092:40]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :1088:35, :1092:40]
  wire             data_hazard_mem = mem_ctrl_wxd & (_GEN_11 & _ibuf_io_inst_0_bits_inst_rs1 == mem_reg_inst[11:7] | _GEN_12 & _ibuf_io_inst_0_bits_inst_rs2 == mem_reg_inst[11:7] | _GEN_13 & _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :258:25, :290:20, :395:31, :788:42, :789:42, :790:42, :817:{38,72}, :1073:{27,50}]
  reg              dcache_blocked_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:838:22]
  reg              rocc_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:25]
  wire             _ctrl_stalld_T_28 = ex_reg_valid & ex_ctrl_wxd & (_GEN_11 & _ibuf_io_inst_0_bits_inst_rs1 == ex_reg_inst[11:7] | _GEN_12 & _ibuf_io_inst_0_bits_inst_rs2 == ex_reg_inst[11:7] | _GEN_13 & _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7]) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc) | mem_reg_valid & data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_mem_cmd_bh | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc) | wb_reg_valid & wb_ctrl_wxd & (_GEN_11 & _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7] | _GEN_12 & _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7] | _GEN_13 & _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7]) & wb_set_sboard | _GEN_11 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _GEN_12 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _GEN_13 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_19) & dcache_blocked_blocked & ~io_dmem_perf_grant | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_53) & rocc_blocked | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | (io_rocc_busy | ex_reg_valid & ex_ctrl_rocc | mem_reg_valid & mem_ctrl_rocc | _io_rocc_cmd_valid_T) & (&_id_ctrl_decoder_decoded_T_14) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_T_52) | id_reg_fence & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_19) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_53))) | _csr_io_csr_stall | id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20, :226:21, :227:20, :230:35, :241:24, :246:36, :253:36, :268:35, :279:24, :290:20, :311:29, :319:19, :343:29, :347:38, :350:35, :351:{20,37,53}, :352:46, :353:{17,33,65,81,97}, :394:29, :396:29, :429:19, :430:36, :664:29, :665:53, :679:24, :682:27, :685:30, :689:14, :699:44, :703:14, :704:12, :788:42, :789:42, :790:42, :800:{58,70}, :803:80, :807:{38,123}, :808:70, :810:35, :816:{40,66,131}, :817:38, :819:37, :823:70, :825:35, :838:22, :839:63, :842:25, :847:{23,57}, :850:17, :851:18, :852:{17,21,40,62,75}, :855:22, :1073:{27,50}, :1088:35, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | take_pc_mem_wb | _ctrl_stalld_T_28 | _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:35, :290:20, :319:19, :855:22, :858:{17,104}]
  reg              io_imem_progress_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:871:30]
  assign _io_dmem_req_valid_output = ex_reg_valid & ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :230:35, :917:41]
  wire             _io_rocc_cmd_valid_output = _io_rocc_cmd_valid_T & ~replay_wb_common;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:351:53, :666:42, :871:47, :942:53]
  reg  [63:0]      coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:46]
  reg  [63:0]      coreMonitorBundle_rd0val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:38]
  reg  [63:0]      coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:987:46]
  reg  [63:0]      coreMonitorBundle_rd1val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:987:38]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:743:11]
    wire coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:665:53, :708:25, :980:{37,40}]
    wire _GEN_14 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :1026:27]
    wire _GEN_15 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :1028:27]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:743:11]
      if (~reset & wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:35, :743:11, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:743:11]
          $error("Assertion failed\n    at RocketCore.scala:743 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:743:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:743:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:743:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19, :1020:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time[31:0], _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, {{30{_csr_io_trace_0_iaddr[33]}}, _csr_io_trace_0_iaddr}, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 64'h0, coreMonitorBundle_wrenx, _GEN_14 ? wb_reg_inst[19:15] : 5'h0, _GEN_14 ? coreMonitorBundle_rd0val_REG_1 : 64'h0, _GEN_15 ? wb_reg_inst[24:20] : 5'h0, _GEN_15 ? coreMonitorBundle_rd1val_REG_1 : 64'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :279:24, :319:19, :396:29, :697:15, :711:21, :729:29, :978:{52,55}, :980:37, :984:42, :985:38, :986:42, :987:38, :1020:13, :1023:{13,26}, :1024:13, :1026:{13,27}, :1027:13, :1028:{13,27}, :1029:13, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:77:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]       _id_ctrl_decoder_decoded_T_38 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_60 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_114 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_124 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_128 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_138 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_142 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_170 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_16 = {&_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[31]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             _id_bypass_src_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:25, :290:20, :395:31, :402:82]
  wire [2:0]       _GEN_16 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :459:22]
  wire             _GEN_17 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :355:19, :464:{28,40,47}]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :496:{21,62}, :724:50]
  wire             _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :520:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [3:0][63:0] _GEN_18 = {{ex_rs_1}, {{2{ex_rs_1[31:0]}}}, {{2{{2{ex_rs_1[15:0]}}}}}, {{2{{2{{2{ex_rs_1[7:0]}}}}}}}};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:{13,19,32,62}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:14]
  wire [31:0]      _GEN_19 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:27, :685:30, :689:14, :697:15, :699:44, :703:14, :704:12, :1087:{62,64}, :1092:40, :1095:{49,58}]
  wire             _GEN_20 = wb_set_sboard & wb_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:665:53, :708:25, :804:28]
  wire [7:0]       _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_62 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_84 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_55 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_18,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_30,
     &_id_ctrl_decoder_decoded_T_32,
     &_id_ctrl_decoder_decoded_T_36,
     &_id_ctrl_decoder_decoded_T_42,
     &_id_ctrl_decoder_decoded_T_46,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_54,
     &_id_ctrl_decoder_decoded_T_58,
     &_id_ctrl_decoder_decoded_T_62,
     &_id_ctrl_decoder_decoded_T_70,
     &_id_ctrl_decoder_decoded_T_72,
     &_id_ctrl_decoder_decoded_T_76,
     &_id_ctrl_decoder_decoded_T_82,
     &_id_ctrl_decoder_decoded_T_84,
     &_id_ctrl_decoder_decoded_T_106,
     &_id_ctrl_decoder_decoded_T_108,
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_118,
     &_id_ctrl_decoder_decoded_T_154,
     &_id_ctrl_decoder_decoded_T_160,
     &_id_ctrl_decoder_decoded_T_164,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_68,
       &_id_ctrl_decoder_decoded_T_86,
       &{_ibuf_io_inst_0_bits_inst_bits[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}},
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_68};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1127:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:321:36, :1138:22]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :322:{54,81}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             id_illegal_insn = ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & ~(_csr_io_status_isa[0]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_53) & _csr_io_decode_0_rocc_illegal | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :319:19, :321:36, :322:54, :324:54, :326:25, :327:{34,37,55}, :328:{17,20,38}, :331:{30,33,51}, :335:18, :336:{15,49,64,99}, :337:{5,31}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             id_virtual_insn = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :319:19, :321:36, :322:54, :324:54, :337:5, :338:39, :339:{20,34,69,113}, :340:51, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :319:19, :336:99, :338:39, :355:19, :1064:26]
  wire             _GEN_21 = ex_reg_valid & ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :230:35, :399:19]
  wire             _GEN_22 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :400:{20,36,39}]
  wire             id_bypass_src_1_1 = _GEN_21 & ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :290:20, :394:29, :399:19, :402:{74,82}]
  wire             _id_bypass_src_T_7 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:25, :290:20, :395:31, :402:82]
  wire             id_bypass_src_1_2 = _GEN_22 & _id_bypass_src_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:400:36, :402:{74,82}]
  wire             do_bypass_1 = ~(|_ibuf_io_inst_0_bits_inst_rs2) | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _id_bypass_src_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :400:20, :402:{74,82}, :486:48]
  wire             _GEN_23 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_47) & ~do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:486:48, :490:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :230:35, :235:35, :237:26, :429:19, :513:36, :514:{42,45}, :515:{42,45}, :516:43, :517:{33,50,75}]
  wire             ctrl_killx = take_pc_mem_wb | replay_ex | ~ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:230:35, :286:35, :517:33, :518:{48,51}]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:36, :246:36, :250:36, :530:54]
  wire             _mem_npc_misaligned_T_3 = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19, :331:51, :535:{21,129}, :539:{28,56,66}]
  wire             _GEN_24 = mem_reg_valid & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :251:36, :554:23]
  wire             _GEN_25 = _GEN_24 | ~ex_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :512:51, :554:{23,46}, :556:28]
  wire             _GEN_26 = ex_ctrl_jalr & _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :319:19, :581:24]
  wire             _GEN_27 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:245:36, :249:36, :595:29]
  wire             _GEN_28 = mem_reg_valid & _mem_npc_misaligned_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :539:56, :596:20]
  wire             mem_xcpt = _GEN_27 | _GEN_28 | mem_reg_valid & mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :595:29, :596:20, :597:20, :1064:26]
  wire             _ctrl_killm_T = killm_common | mem_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:609:68, :611:33, :1064:26]
  wire [15:0]      _id_ctrl_decoder_decoded_T_178 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_182 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_184 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_186 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_12 = {&_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_170, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_14 = {&_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_170, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[30]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             id_bypass_src_0_1 = _GEN_21 & ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :290:20, :394:29, :399:19, :402:{74,82}]
  wire             id_bypass_src_0_2 = _GEN_22 & _id_bypass_src_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:400:36, :402:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _id_bypass_src_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :322:81, :400:20, :402:{74,82}, :486:48]
  wire             _GEN_29 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_45) & ~do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:486:48, :490:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_30 = id_illegal_insn | id_virtual_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:336:99, :338:39, :495:27]
  wire [3:0]       id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_178, &_id_ctrl_decoder_decoded_T_182, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186},
     |{&_id_ctrl_decoder_decoded_T_72,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_106,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_154},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_178,
       &_id_ctrl_decoder_decoded_T_182,
       &_id_ctrl_decoder_decoded_T_184,
       &_id_ctrl_decoder_decoded_T_186},
     |{&_id_ctrl_decoder_decoded_T_54,
       &_id_ctrl_decoder_decoded_T_58,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
       &_id_ctrl_decoder_decoded_T_108,
       &_id_ctrl_decoder_decoded_T_112,
       &_id_ctrl_decoder_decoded_T_118,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | take_pc_mem_wb) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_14) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :286:35, :290:20, :319:19, :345:33, :443:19, :448:22, :452:{42,51,66}, :697:15, :858:104, :950:{28,62,118}, :951:{18,33}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:148:35, :319:19, :512:51, :530:54, :868:59, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:44:61]
    ex_ctrl_fp <= ctrl_killd & ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :448:22, :449:13, :858:104]
    if (~ctrl_killd) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:858:104]
      ex_ctrl_rocc <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_53;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_106};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_46;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_44;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_47;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_45;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_sel_alu2 <= id_xcpt ? (_GEN_17 ? 2'h0 : {1'h0, |_GEN_16}) : {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_154}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_142}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :225:20, :290:20, :319:19, :449:13, :454:20, :458:24, :459:{22,29,34}, :461:26, :464:{28,52}, :466:26, :1064:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_alu1 <= id_xcpt ? (_GEN_17 | (|_GEN_16) ? 2'h2 : 2'h1) : {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4]}, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_10, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_82, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :290:20, :449:13, :454:20, :457:24, :459:{22,29,34}, :460:26, :464:{28,52}, :465:26, :1064:26, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_8, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_142}, |{&_id_ctrl_decoder_decoded_T_18, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_138}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_dw <= id_xcpt | (|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_62, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_82, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :290:20, :449:13, :454:20, :456:22, :1064:26, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_fn <= id_xcpt ? 4'h0 : id_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :449:13, :454:20, :455:22, :1064:26, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_19;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_mem_cmd <= {1'h0, &_id_ctrl_decoder_decoded_T_76, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_16, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_14, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :225:20, :290:20, :319:19, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_div <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_10;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_csr <= id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_19) ? 3'h0 : id_csr_ren ? 3'h2 : id_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :321:36, :322:54, :323:{19,35,61}, :1128:26, :1135:24, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_52;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_rvc <= id_xcpt & (|_GEN_16) | _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:231:35, :290:20, :450:16, :454:20, :459:{22,29,34}, :462:20, :1064:26]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_T_52) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:35, :319:19, :321:36, :322:54, :324:{54,66}, :469:42, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :235:35, :246:36, :817:38, :820:51]
      ex_reg_mem_size <= {&_id_ctrl_decoder_decoded_T_76, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_16, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_14, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12} == 4'h5 ? {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1} : _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:239:28, :290:20, :472:{21,95}, :473:81, :474:{23,29,40,59}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_reg_rs_bypass_0 <= ~_GEN_30 & do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:406:29, :486:48, :488:27, :495:{27,47}, :497:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:406:29, :486:48]
      ex_reg_rs_lsb_0 <= _GEN_30 ? inst[1:0] : _GEN_29 ? id_rs_0[1:0] : (|_ibuf_io_inst_0_bits_inst_rs1) ? (id_bypass_src_0_1 ? 2'h1 : {1'h1, ~id_bypass_src_0_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :322:81, :402:74, :407:26, :458:24, :489:24, :490:{23,38}, :491:{26,37}, :495:{27,47}, :496:21, :498:{24,31}, :716:17, :1112:19, :1117:25, :1120:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
      ex_reg_rs_lsb_1 <= _GEN_23 ? id_rs_1[1:0] : (|_ibuf_io_inst_0_bits_inst_rs2) ? (id_bypass_src_1_1 ? 2'h1 : {1'h1, ~id_bypass_src_1_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :402:{74,82}, :407:26, :458:24, :489:24, :490:{23,38}, :491:{26,37}, :716:17, :1112:19, :1117:25, :1120:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
      if (_GEN_30)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:495:27]
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26, :490:38, :495:47, :496:21, :499:{24,32}, :697:15]
      else if (_GEN_29)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:490:23]
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26, :492:38, :716:17, :1112:19, :1117:25, :1120:{31,39}]
    end
    ex_ctrl_rfs1 <= ctrl_killd & ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :448:22, :449:13, :858:104]
    ex_ctrl_rfs2 <= ctrl_killd & ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :448:22, :449:13, :858:104]
    ex_ctrl_wfd <= ctrl_killd & ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :448:22, :449:13, :858:104]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :448:22, :449:13, :858:104]
    if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :554:46, :556:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :554:46, :556:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
      mem_ctrl_fence_i <= _GEN_26 | ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21, :557:14, :581:{24,48}, :583:24]
    end
    if (mem_pc_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:530:54]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
      wb_reg_cause <= _GEN_27 ? mem_reg_cause : {60'h0, _GEN_28 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:36, :272:35, :589:64, :595:29, :596:20, src/main/scala/chisel3/util/Mux.scala:50:70]
      wb_reg_pc <= mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:23, :274:22]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:30, :276:29]
      wb_reg_inst <= mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:25, :279:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:29, :280:28]
      wb_reg_wdata <= ~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd ? 64'h0 : ~mem_reg_xcpt & (mem_ctrl_jalr ^ _mem_npc_misaligned_T_3) ? {{30{_mem_br_target_T_9[33]}}, _mem_br_target_T_9} : mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :249:36, :262:26, :281:25, :531:41, :539:56, :540:{26,27,41,59}, :621:{24,54}, src/main/scala/chisel3/util/Mux.scala:77:13]
    end
    ex_reg_xcpt_interrupt <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:229:35, :286:35, :290:20, :319:19, :444:20, :446:62]
    ex_reg_valid <= ~ctrl_killd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:230:35, :443:19, :858:104]
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:35, :443:19, :445:30, :858:104, :1064:26]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :319:19, :443:19, :502:41, :858:104]
      ex_reg_cause <= _csr_io_interrupt ? _csr_io_interrupt_cause : {59'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :290:20, :319:19, :338:39, :355:19, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_pc <= _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:22, :290:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :290:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:28, :290:20]
    end
    ex_reg_replay <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:237:26, :286:35, :290:20, :444:{20,54}]
    mem_reg_xcpt_interrupt <= ~take_pc_mem_wb & ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:229:35, :245:36, :286:35, :444:20, :550:45]
    mem_reg_valid <= ~ctrl_killx;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :518:48, :547:20]
    if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :247:36, :554:46, :556:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:247:36, :554:46, :556:28]
      mem_reg_rvc <= ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:231:35, :247:36]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:229:35, :233:35, :249:36, :518:48, :524:28, :547:20, :549:31]
    mem_reg_replay <= ~take_pc_mem_wb & replay_ex;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:36, :286:35, :444:20, :517:33, :548:37]
    if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :262:26, :554:46, :556:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:26, :554:46, :556:28]
      mem_reg_flush_pipe <= _GEN_26 | ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:234:35, :251:36, :563:24, :581:{24,48}, :584:26]
      mem_reg_cause <= ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :252:36]
      mem_mem_cmd_bh <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:239:28, :253:36, :520:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :254:36, :520:40, :559:33, :697:15, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,76}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :255:36, :520:40, :560:34, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
      mem_reg_pc <= ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:22, :257:23]
      mem_reg_inst <= ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :258:25]
      mem_reg_hls_or_dv <= _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:260:30, :319:19]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:28, :261:29]
      mem_reg_wdata <= _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:26, :420:19]
    end
    if (_GEN_24 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc))) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :263:24, :512:51, :554:{23,46}, :556:28, :577:{40,71}, :579:19]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :554:46, :556:28]
      mem_reg_rs2 <= _GEN_18[ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:{13,19}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :239:28, :263:24, :578:21, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :264:25, :554:46, :556:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:25, :554:46, :556:28]
      mem_br_taken <= _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:264:25, :420:19]
    wb_reg_valid <= ~_ctrl_killm_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:268:35, :611:33, :614:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:35, :615:34, :616:27, :670:53, :1064:26]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay) & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:250:36, :270:35, :606:55, :608:37, :615:{31,34}, :670:53]
    wb_reg_flush_pipe <= ~_ctrl_killm_T & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:251:36, :271:35, :611:33, :614:19, :617:36]
    if (mem_pc_valid & mem_ctrl_rocc)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :282:23, :530:54, :618:23, :622:44, :623:18]
      wb_reg_rs2 <= mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :282:23]
    if (~ctrl_killd & _GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26, :443:19, :448:22, :490:{23,38}, :492:26, :858:104]
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26, :492:38, :716:17, :1112:19, :1117:25, :1120:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19, :430:36, :610:41, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    dcache_blocked_blocked <= ~io_dmem_req_ready & ~io_dmem_perf_grant & (dcache_blocked_blocked | _io_dmem_req_valid_output | io_dmem_s2_nack);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:514:45, :838:22, :839:{63,83,116}, :917:41]
    rocc_blocked <= ~wb_xcpt & ~io_rocc_cmd_ready & (_io_rocc_cmd_valid_output | rocc_blocked);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:667:56, :707:48, :842:25, :843:{50,72}, :942:53, :1064:26]
    io_imem_progress_REG <= wb_reg_valid & ~replay_wb_common;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:268:35, :666:42, :871:{30,44,47}]
    coreMonitorBundle_rd0val_REG <= ex_rs_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:14, :985:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:{38,46}]
    coreMonitorBundle_rd1val_REG <= ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:14, :987:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:987:{38,46}]
    if (reset) begin
      id_reg_fence <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :290:20, :311:29, :319:19]
      _r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:697:15, :1091:29]
    end
    else begin
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_T_14) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :311:29, :342:29, :346:{37,52}, :347:38, :348:{23,38}, :443:19, :448:22, :453:{26,41}, :858:104, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      if (ll_wen | _GEN_20)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:27, :685:30, :689:14, :699:44, :704:12, :804:28, :1098:17]
        _r <= _GEN_19 | (_GEN_20 ? 32'h1 << wb_reg_inst[11:7] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :396:29, :697:15, :804:28, :1086:60, :1087:62, :1091:29, :1095:{49,58}]
      else if (ll_wen)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:682:27, :685:30, :689:14, :699:44, :704:12]
        _r <= _GEN_19;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1087:62, :1091:29]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:44];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2D; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        id_reg_pause = _RANDOM[6'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25]
        imem_might_request_reg = _RANDOM[6'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :148:35]
        ex_ctrl_fp = _RANDOM[6'h0][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_rocc = _RANDOM[6'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_branch = _RANDOM[6'h0][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_jal = _RANDOM[6'h0][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_jalr = _RANDOM[6'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_rxs2 = _RANDOM[6'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_rxs1 = _RANDOM[6'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_sel_alu2 = _RANDOM[6'h0][13:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_sel_alu1 = _RANDOM[6'h0][15:14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_sel_imm = _RANDOM[6'h0][18:16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_alu_dw = _RANDOM[6'h0][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_alu_fn = _RANDOM[6'h0][23:20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_mem = _RANDOM[6'h0][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_mem_cmd = _RANDOM[6'h0][29:25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_rfs1 = _RANDOM[6'h0][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_rfs2 = _RANDOM[6'h0][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:147:25, :225:20]
        ex_ctrl_wfd = _RANDOM[6'h1][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
        ex_ctrl_mul = _RANDOM[6'h1][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
        ex_ctrl_div = _RANDOM[6'h1][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
        ex_ctrl_wxd = _RANDOM[6'h1][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
        ex_ctrl_csr = _RANDOM[6'h1][7:5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
        ex_ctrl_fence_i = _RANDOM[6'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
        mem_ctrl_fp = _RANDOM[6'h1][13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_rocc = _RANDOM[6'h1][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_branch = _RANDOM[6'h1][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_jal = _RANDOM[6'h1][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_jalr = _RANDOM[6'h1][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_rxs2 = _RANDOM[6'h1][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_rxs1 = _RANDOM[6'h1][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :226:21]
        mem_ctrl_mem = _RANDOM[6'h2][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_rfs1 = _RANDOM[6'h2][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_rfs2 = _RANDOM[6'h2][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_wfd = _RANDOM[6'h2][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_mul = _RANDOM[6'h2][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_div = _RANDOM[6'h2][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_wxd = _RANDOM[6'h2][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_csr = _RANDOM[6'h2][15:13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        mem_ctrl_fence_i = _RANDOM[6'h2][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21]
        wb_ctrl_rocc = _RANDOM[6'h2][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
        wb_ctrl_rxs2 = _RANDOM[6'h2][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
        wb_ctrl_rxs1 = _RANDOM[6'h2][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :227:20]
        wb_ctrl_mem = _RANDOM[6'h3][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_rfs1 = _RANDOM[6'h3][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_rfs2 = _RANDOM[6'h3][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_wfd = _RANDOM[6'h3][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_div = _RANDOM[6'h3][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_wxd = _RANDOM[6'h3][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_csr = _RANDOM[6'h3][23:21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        wb_ctrl_fence_i = _RANDOM[6'h3][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20]
        ex_reg_xcpt_interrupt = _RANDOM[6'h3][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :229:35]
        ex_reg_valid = _RANDOM[6'h3][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :230:35]
        ex_reg_rvc = _RANDOM[6'h3][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :231:35]
        ex_reg_xcpt = _RANDOM[6'h5][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:35]
        ex_reg_flush_pipe = _RANDOM[6'h5][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:35, :234:35]
        ex_reg_load_use = _RANDOM[6'h5][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:35, :235:35]
        ex_reg_cause = {_RANDOM[6'h5][31:19], _RANDOM[6'h6], _RANDOM[6'h7][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:233:35, :236:35]
        ex_reg_replay = _RANDOM[6'h7][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :237:26]
        ex_reg_pc = {_RANDOM[6'h7][31:20], _RANDOM[6'h8][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:236:35, :238:22]
        ex_reg_mem_size = _RANDOM[6'h8][23:22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:22, :239:28]
        ex_reg_inst = {_RANDOM[6'h8][31:25], _RANDOM[6'h9][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:238:22, :241:24]
        ex_reg_raw_inst = {_RANDOM[6'h9][31:25], _RANDOM[6'hA][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :242:28]
        mem_reg_xcpt_interrupt = _RANDOM[6'hA][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:28, :245:36]
        mem_reg_valid = _RANDOM[6'hA][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:28, :246:36]
        mem_reg_rvc = _RANDOM[6'hA][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:242:28, :247:36]
        mem_reg_xcpt = _RANDOM[6'hC][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:36]
        mem_reg_replay = _RANDOM[6'hC][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:36, :250:36]
        mem_reg_flush_pipe = _RANDOM[6'hC][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:36, :251:36]
        mem_reg_cause = {_RANDOM[6'hC][31:17], _RANDOM[6'hD], _RANDOM[6'hE][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:249:36, :252:36]
        mem_mem_cmd_bh = _RANDOM[6'hE][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:36, :253:36]
        mem_reg_load = _RANDOM[6'hE][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:36, :254:36]
        mem_reg_store = _RANDOM[6'hE][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:36, :255:36]
        mem_reg_pc = {_RANDOM[6'hE][31:21], _RANDOM[6'hF][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:252:36, :257:23]
        mem_reg_inst = {_RANDOM[6'hF][31:23], _RANDOM[6'h10][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:257:23, :258:25]
        mem_reg_hls_or_dv = _RANDOM[6'h10][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:25, :260:30]
        mem_reg_raw_inst = {_RANDOM[6'h10][31:26], _RANDOM[6'h11][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:258:25, :261:29]
        mem_reg_wdata = {_RANDOM[6'h11][31:26], _RANDOM[6'h12], _RANDOM[6'h13][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:261:29, :262:26]
        mem_reg_rs2 = {_RANDOM[6'h13][31:26], _RANDOM[6'h14], _RANDOM[6'h15][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:26, :263:24]
        mem_br_taken = _RANDOM[6'h15][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :264:25]
        wb_reg_valid = _RANDOM[6'h15][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :268:35]
        wb_reg_xcpt = _RANDOM[6'h15][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :269:35]
        wb_reg_replay = _RANDOM[6'h15][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :270:35]
        wb_reg_flush_pipe = _RANDOM[6'h15][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24, :271:35]
        wb_reg_cause = {_RANDOM[6'h16], _RANDOM[6'h17]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:35]
        wb_reg_pc = {_RANDOM[6'h18][31:1], _RANDOM[6'h19][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:22]
        wb_reg_hls_or_dv = _RANDOM[6'h19][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:22, :276:29]
        wb_reg_inst = {_RANDOM[6'h19][31:8], _RANDOM[6'h1A][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:22, :279:24]
        wb_reg_raw_inst = {_RANDOM[6'h1A][31:8], _RANDOM[6'h1B][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :280:28]
        wb_reg_wdata = {_RANDOM[6'h1B][31:8], _RANDOM[6'h1C], _RANDOM[6'h1D][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:28, :281:25]
        wb_reg_rs2 = {_RANDOM[6'h1D][31:8], _RANDOM[6'h1E], _RANDOM[6'h1F][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:25, :282:23]
        id_reg_fence = _RANDOM[6'h1F][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :311:29]
        ex_reg_rs_bypass_0 = _RANDOM[6'h1F][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :406:29]
        ex_reg_rs_bypass_1 = _RANDOM[6'h1F][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :406:29]
        ex_reg_rs_lsb_0 = _RANDOM[6'h1F][13:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :407:26]
        ex_reg_rs_lsb_1 = _RANDOM[6'h1F][15:14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :407:26]
        ex_reg_rs_msb_0 = {_RANDOM[6'h1F][31:16], _RANDOM[6'h20], _RANDOM[6'h21][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23, :408:26]
        ex_reg_rs_msb_1 = {_RANDOM[6'h21][31:14], _RANDOM[6'h22], _RANDOM[6'h23][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26]
        div_io_kill_REG = _RANDOM[6'h23][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26, :610:41]
        _r = {_RANDOM[6'h23][31:13], _RANDOM[6'h24][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:408:26, :1091:29]
        dcache_blocked_blocked = _RANDOM[6'h24][13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:838:22, :1091:29]
        rocc_blocked = _RANDOM[6'h24][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:842:25, :1091:29]
        io_imem_progress_REG = _RANDOM[6'h24][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:871:30, :1091:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM[6'h24][31:17], _RANDOM[6'h25], _RANDOM[6'h26][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:46, :1091:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM[6'h26][31:17], _RANDOM[6'h27], _RANDOM[6'h28][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM[6'h28][31:17], _RANDOM[6'h29], _RANDOM[6'h2A][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:985:38, :987:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM[6'h2A][31:17], _RANDOM[6'h2B], _RANDOM[6'h2C][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:987:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IBuf ibuf (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_ready                (io_imem_resp_ready),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (take_pc_mem_wb),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:35]
    .io_pc                        (_ibuf_io_pc),
    .io_inst_0_ready              (~_ctrl_stalld_T_28),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:855:22, :881:28]
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  rf_31x64 rf_ext (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1105:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :1106:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :1106:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (~rf_waddr),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:710:21, :1106:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:709:23, :710:21, :716:17, :1105:15, :1117:{16,25}]
    .W0_clk  (clock),
    .W0_data (coreMonitorBundle_wrdata)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:711:21]
  );
  CSRFile csr (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :758:32]
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:183:{9,15}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :268:35, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_rw_wdata                        (wb_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:25]
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20]
    .io_decode_0_rocc_illegal           (_csr_io_decode_0_rocc_illegal),
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_cease                    (io_rocc_cmd_bits_status_cease),
    .io_status_wfi                      (_csr_io_status_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_v                        (_csr_io_status_v),
    .io_status_mpv                      (io_rocc_cmd_bits_status_mpv),
    .io_status_gva                      (io_rocc_cmd_bits_status_gva),
    .io_status_mpp                      (io_rocc_cmd_bits_status_mpp),
    .io_status_mpie                     (io_rocc_cmd_bits_status_mpie),
    .io_status_mie                      (io_rocc_cmd_bits_status_mie),
    .io_evec                            (_csr_io_evec),
    .io_exception                       (wb_xcpt),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1064:26]
    .io_retire                          (wb_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:707:45]
    .io_cause                           (wb_reg_xcpt ? wb_reg_cause : {59'h0, _GEN_3 ? 5'hF : _GEN_4 ? 5'hD : {2'h0, _GEN_5 ? 3'h7 : _GEN_6 ? 3'h5 : {1'h1, _GEN_7, 1'h0}}}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :269:35, :272:35, :290:20, :319:19, :458:24, :639:34, :640:34, :643:34, :644:34, :645:34, :1127:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_pc                              (wb_reg_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:22]
    .io_tval                            (wb_xcpt & (tval_any_addr | wb_reg_cause == 64'h2) ? {wb_reg_wdata[63:33] == 31'h0 | (&(wb_reg_wdata[63:33])) ? wb_reg_wdata[33] : ~(wb_reg_wdata[32]), wb_reg_wdata[32:0]} : 34'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:272:35, :281:25, :697:15, :734:38, :736:32, :737:{28,46}, :739:21, :1064:26, :1079:{17,23}, :1080:{18,21,29,34,46,51,54}, :1081:{8,16}]
    .io_gva                             (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:269:35, :276:29, :319:19, :733:24, :734:38, :738:{25,43,62,80}, :1064:26]
    .io_time                            (_csr_io_time),
    .io_rocc_interrupt                  (io_rocc_interrupt),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l                     (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a                     (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x                     (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w                     (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r                     (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr                      (io_ptw_pmp_0_addr),
    .io_pmp_0_mask                      (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l                     (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a                     (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x                     (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w                     (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r                     (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr                      (io_ptw_pmp_1_addr),
    .io_pmp_1_mask                      (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l                     (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a                     (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x                     (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w                     (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r                     (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr                      (io_ptw_pmp_2_addr),
    .io_pmp_2_mask                      (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l                     (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a                     (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x                     (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w                     (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r                     (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr                      (io_ptw_pmp_3_addr),
    .io_pmp_3_mask                      (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l                     (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a                     (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x                     (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w                     (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r                     (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr                      (io_ptw_pmp_4_addr),
    .io_pmp_4_mask                      (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l                     (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a                     (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x                     (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w                     (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r                     (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr                      (io_ptw_pmp_5_addr),
    .io_pmp_5_mask                      (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l                     (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a                     (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x                     (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w                     (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r                     (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr                      (io_ptw_pmp_6_addr),
    .io_pmp_6_mask                      (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l                     (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a                     (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x                     (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w                     (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r                     (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr                      (io_ptw_pmp_7_addr),
    .io_pmp_7_mask                      (io_ptw_pmp_7_mask),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_inst_0                          ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :280:28, :724:{46,50,66,73,91,119}]
    .io_trace_0_valid                   (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                   (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                    (_csr_io_trace_0_insn),
    .io_trace_0_exception               (_csr_io_trace_0_exception),
    .io_customCSRs_0_value              (_csr_io_customCSRs_0_value)
  );
  BreakpointUnit bpu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:19]
    .io_status_debug        (_csr_io_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
    .io_pc                  (_ibuf_io_pc[32:0]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:20, :358:13]
    .io_ea                  (mem_reg_wdata[32:0]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:262:26, :359:13]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:420:19]
    .io_dw        (ex_ctrl_alu_dw),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
    .io_fn        (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
    .io_in2       (_GEN_1[ex_ctrl_sel_alu2]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, src/main/scala/chisel3/util/Mux.scala:77:13]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? {{30{ex_reg_pc[33]}}, ex_reg_pc} : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20, :238:22, :410:14, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:429:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (_div_io_req_valid_T),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:430:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
    .io_req_bits_in1   (ex_rs_0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:14]
    .io_req_bits_in2   (ex_rs_1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :394:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:609:68, :610:{31,41}]
    .io_resp_ready     (_GEN),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:679:21, :685:30, :686:25, :699:44, :700:23]
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  PlusArgTimeout PlusArgTimeout (	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19, generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:82]
  );
  assign io_imem_might_request = imem_might_request_reg;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:148:35]
  assign io_imem_req_valid = take_pc_mem_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : _replay_wb_T ? wb_reg_pc : mem_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:274:22, :319:19, :535:129, :669:36, :863:{8,17}, :864:8, :1064:26]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:615:34, :670:53]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & (ex_pc_valid ? mem_npc != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | mem_npc != _ibuf_io_pc) & (~(mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal) | mem_cfi_taken);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:226:21, :238:22, :246:36, :290:20, :512:51, :535:129, :537:{8,30}, :538:{8,31,62}, :541:50, :542:74, :615:34, :670:53, :883:{77,81,90}]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:246:36, :615:34, :670:53, :896:45]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:227:20, :268:35, :866:{59,62}]
  assign io_imem_progress = io_imem_progress_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:871:30]
  assign io_dmem_req_valid = _io_dmem_req_valid_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:917:41]
  assign io_dmem_req_bits_addr = {ex_rs_0[63:33] == 31'h0 | (&(ex_rs_0[63:33])) ? _alu_io_adder_out[33] : ~(_alu_io_adder_out[32]), _alu_io_adder_out[32:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:410:14, :420:19, :1079:{17,23}, :1080:{18,21,29,34,46,51,54}, :1081:{8,16}]
  assign io_dmem_req_bits_tag = {1'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:122:14, :225:20, :241:24, :290:20, :319:19, :394:29, :920:25]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:225:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:239:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_inst[14]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:241:24, :923:{30,75}]
  assign io_dmem_req_bits_dv = _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:609:68, :937:35, :1064:26]
  assign io_dmem_s1_data_data = mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:263:24]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_rocc_cmd_valid = _io_rocc_cmd_valid_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:942:53]
  assign io_rocc_cmd_bits_inst_funct = wb_reg_inst[31:25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_rs2 = wb_reg_inst[24:20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_rs1 = wb_reg_inst[19:15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_xd = wb_reg_inst[14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_xs1 = wb_reg_inst[13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_xs2 = wb_reg_inst[12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_rd = wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_inst_opcode = wb_reg_inst[6:0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:279:24, :945:48]
  assign io_rocc_cmd_bits_rs1 = wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:25]
  assign io_rocc_cmd_bits_rs2 = wb_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:23]
  assign io_rocc_cmd_bits_status_debug = _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_rocc_cmd_bits_status_wfi = _csr_io_status_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_rocc_cmd_bits_status_isa = _csr_io_status_isa;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_rocc_cmd_bits_status_dv = _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_rocc_cmd_bits_status_v = _csr_io_status_v;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
  assign io_rocc_resp_ready = _io_rocc_resp_ready_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:684:24, :699:44, :702:26]
  assign io_wfi = _csr_io_status_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:19]
endmodule

