{
    "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_hard_block_generated.blif",
        "max_rss(MiB)": 85.5,
        "exec_time(ms)": 117,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "micro/adder_hard_block/k6_N10_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "adder_hard_block_generated.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 33.5,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/adder_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "adder_hard_block_generated.blif",
        "max_rss(MiB)": 80.5,
        "exec_time(ms)": 110.2,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/adder_hard_block/no_arch": {
        "test_name": "micro/adder_hard_block/no_arch",
        "generated_blif": "adder_hard_block_generated.blif",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 33.7,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 3,
        "logic element": 13,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 131.6,
        "simulation_time(ms)": 25.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 48.2,
        "simulation_time(ms)": 25.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 70.6,
        "exec_time(ms)": 119,
        "simulation_time(ms)": 20.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 50.7,
        "exec_time(ms)": 40.8,
        "simulation_time(ms)": 24.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 110.6,
        "exec_time(ms)": 366.6,
        "simulation_time(ms)": 189.6,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 93.1,
        "exec_time(ms)": 304.1,
        "simulation_time(ms)": 199.1,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 109.7,
        "exec_time(ms)": 333.4,
        "simulation_time(ms)": 178.3,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 90.6,
        "exec_time(ms)": 287.5,
        "simulation_time(ms)": 203.6,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 273.4,
        "exec_time(ms)": 3722.1,
        "simulation_time(ms)": 2335.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 232,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 232,
        "Total Node": 565
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 604.8,
        "exec_time(ms)": 14976.7,
        "simulation_time(ms)": 8035.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 265.2,
        "exec_time(ms)": 3589.5,
        "simulation_time(ms)": 2281.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 496,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 496,
        "Total Node": 645
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 605,
        "exec_time(ms)": 14919.7,
        "simulation_time(ms)": 8095.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 129.6,
        "exec_time(ms)": 912.5,
        "simulation_time(ms)": 476.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 153.4,
        "exec_time(ms)": 2895.3,
        "simulation_time(ms)": 1540.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 129.2,
        "exec_time(ms)": 877.2,
        "simulation_time(ms)": 470.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 151.2,
        "exec_time(ms)": 3012.3,
        "simulation_time(ms)": 1661.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 78.5,
        "exec_time(ms)": 152,
        "simulation_time(ms)": 39.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 72.9,
        "simulation_time(ms)": 41.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 143.7,
        "simulation_time(ms)": 38.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 96.3,
        "exec_time(ms)": 219.4,
        "simulation_time(ms)": 80.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 79.2,
        "exec_time(ms)": 117.1,
        "simulation_time(ms)": 69.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 95.5,
        "exec_time(ms)": 197.2,
        "simulation_time(ms)": 73.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 76.1,
        "exec_time(ms)": 111.9,
        "simulation_time(ms)": 69.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 64.3,
        "simulation_time(ms)": 39.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 106.2,
        "exec_time(ms)": 245.2,
        "simulation_time(ms)": 78.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 114.3,
        "simulation_time(ms)": 66.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 94.6,
        "exec_time(ms)": 207.9,
        "simulation_time(ms)": 72.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 77.2,
        "exec_time(ms)": 109.4,
        "simulation_time(ms)": 69.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 99.2,
        "exec_time(ms)": 229.7,
        "simulation_time(ms)": 83.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 82,
        "exec_time(ms)": 139.1,
        "simulation_time(ms)": 82.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 98.2,
        "exec_time(ms)": 228.8,
        "simulation_time(ms)": 86.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 126.2,
        "simulation_time(ms)": 79.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 168.9,
        "simulation_time(ms)": 44.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 78.1,
        "simulation_time(ms)": 45.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 177.6,
        "simulation_time(ms)": 44.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 84.3,
        "exec_time(ms)": 189.5,
        "simulation_time(ms)": 58.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 103.7,
        "simulation_time(ms)": 62.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 83.1,
        "exec_time(ms)": 192.4,
        "simulation_time(ms)": 58.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 92.2,
        "simulation_time(ms)": 58.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 71.9,
        "simulation_time(ms)": 45.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 94.1,
        "exec_time(ms)": 199.2,
        "simulation_time(ms)": 53.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 86.3,
        "simulation_time(ms)": 50.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 83.9,
        "exec_time(ms)": 197,
        "simulation_time(ms)": 59.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 79,
        "simulation_time(ms)": 50.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 84.2,
        "exec_time(ms)": 190.9,
        "simulation_time(ms)": 59.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 67.3,
        "exec_time(ms)": 94.9,
        "simulation_time(ms)": 54.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 83.4,
        "exec_time(ms)": 186,
        "simulation_time(ms)": 56.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 94.3,
        "simulation_time(ms)": 61.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 90.1,
        "exec_time(ms)": 199.5,
        "simulation_time(ms)": 63.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 73.2,
        "exec_time(ms)": 111.5,
        "simulation_time(ms)": 67.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 89.5,
        "exec_time(ms)": 202.5,
        "simulation_time(ms)": 70.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 99.2,
        "exec_time(ms)": 291.1,
        "simulation_time(ms)": 118.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 84.5,
        "exec_time(ms)": 197.2,
        "simulation_time(ms)": 122.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 98.6,
        "exec_time(ms)": 289.4,
        "simulation_time(ms)": 118.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 81.6,
        "exec_time(ms)": 189.4,
        "simulation_time(ms)": 123.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 71.6,
        "exec_time(ms)": 99.7,
        "simulation_time(ms)": 65.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 105.3,
        "exec_time(ms)": 255.2,
        "simulation_time(ms)": 72.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 83.1,
        "exec_time(ms)": 118.4,
        "simulation_time(ms)": 67.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 99,
        "exec_time(ms)": 217.9,
        "simulation_time(ms)": 70.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 106,
        "exec_time(ms)": 245.6,
        "simulation_time(ms)": 76.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 18,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 126.7,
        "simulation_time(ms)": 75.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 96.4,
        "exec_time(ms)": 201.2,
        "simulation_time(ms)": 74.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 355.2,
        "simulation_time(ms)": 135.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 40,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 87.8,
        "exec_time(ms)": 208.9,
        "simulation_time(ms)": 131.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 104.6,
        "exec_time(ms)": 304.1,
        "simulation_time(ms)": 130.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 86.3,
        "exec_time(ms)": 209.5,
        "simulation_time(ms)": 135.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 117.6,
        "simulation_time(ms)": 75.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 112.3,
        "exec_time(ms)": 459.9,
        "simulation_time(ms)": 171.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 14,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 90,
        "exec_time(ms)": 218.8,
        "simulation_time(ms)": 131,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 105.9,
        "exec_time(ms)": 342.9,
        "simulation_time(ms)": 151.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 88.5,
        "exec_time(ms)": 227.2,
        "simulation_time(ms)": 148.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 105.4,
        "simulation_time(ms)": 62,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 98.8,
        "exec_time(ms)": 259.3,
        "simulation_time(ms)": 99.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 84,
        "exec_time(ms)": 157.2,
        "simulation_time(ms)": 95.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 98.1,
        "exec_time(ms)": 242.5,
        "simulation_time(ms)": 83.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 81,
        "exec_time(ms)": 157.6,
        "simulation_time(ms)": 101.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 99.3,
        "exec_time(ms)": 212.1,
        "simulation_time(ms)": 83.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 142.8,
        "simulation_time(ms)": 87.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 98.3,
        "exec_time(ms)": 234.8,
        "simulation_time(ms)": 88.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 78.5,
        "exec_time(ms)": 134.9,
        "simulation_time(ms)": 87,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 102.4,
        "exec_time(ms)": 235.4,
        "simulation_time(ms)": 79,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 88.5,
        "exec_time(ms)": 143.7,
        "simulation_time(ms)": 90.3,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 214.1,
        "simulation_time(ms)": 70.4,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 87.1,
        "exec_time(ms)": 141.1,
        "simulation_time(ms)": 83.1,
        "test_coverage(%)": 100,
        "Pi": 20,
        "Po": 1,
        "logic element": 30,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 127.3,
        "simulation_time(ms)": 15.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 38,
        "simulation_time(ms)": 16.2,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 127.5,
        "simulation_time(ms)": 16.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 30.6,
        "simulation_time(ms)": 16.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 101.6,
        "exec_time(ms)": 233.2,
        "simulation_time(ms)": 86.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 87.9,
        "exec_time(ms)": 146.1,
        "simulation_time(ms)": 89.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 100.9,
        "exec_time(ms)": 235.9,
        "simulation_time(ms)": 83.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 122.1,
        "simulation_time(ms)": 77.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 122.4,
        "simulation_time(ms)": 15.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 50.6,
        "exec_time(ms)": 43.5,
        "simulation_time(ms)": 20,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 125.1,
        "simulation_time(ms)": 19.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 36.2,
        "simulation_time(ms)": 18.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 117,
        "exec_time(ms)": 697.4,
        "simulation_time(ms)": 366.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 106.4,
        "exec_time(ms)": 590,
        "simulation_time(ms)": 364.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 116.8,
        "exec_time(ms)": 670.5,
        "simulation_time(ms)": 358.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 106.1,
        "exec_time(ms)": 576,
        "simulation_time(ms)": 361,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 140.3,
        "simulation_time(ms)": 21.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 52.1,
        "exec_time(ms)": 44.1,
        "simulation_time(ms)": 23.3,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 137.7,
        "simulation_time(ms)": 23.4,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 39.8,
        "simulation_time(ms)": 23.2,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 102.1,
        "exec_time(ms)": 246.5,
        "simulation_time(ms)": 85.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 88,
        "exec_time(ms)": 152.8,
        "simulation_time(ms)": 93.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 259,
        "simulation_time(ms)": 87.4,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 86.3,
        "exec_time(ms)": 133.3,
        "simulation_time(ms)": 86.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 162.2,
        "simulation_time(ms)": 37.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 71.3,
        "simulation_time(ms)": 37.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 157.2,
        "simulation_time(ms)": 37.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 62.2,
        "simulation_time(ms)": 36.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 114.1,
        "exec_time(ms)": 566.4,
        "simulation_time(ms)": 262.2,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 91,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 91,
        "Total Node": 106
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 97,
        "exec_time(ms)": 438.6,
        "simulation_time(ms)": 265.6,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 112.8,
        "exec_time(ms)": 531.5,
        "simulation_time(ms)": 252.8,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 96.5,
        "exec_time(ms)": 439.6,
        "simulation_time(ms)": 261.9,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 109.4,
        "exec_time(ms)": 431.9,
        "simulation_time(ms)": 204.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 94.6,
        "exec_time(ms)": 351.9,
        "simulation_time(ms)": 206.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 108.4,
        "exec_time(ms)": 420.4,
        "simulation_time(ms)": 194,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 327.9,
        "simulation_time(ms)": 206.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 104,
        "exec_time(ms)": 334.9,
        "simulation_time(ms)": 118.9,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 25,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 25,
        "Total Node": 42
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 209.1,
        "simulation_time(ms)": 105.6,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 99,
        "exec_time(ms)": 294.4,
        "simulation_time(ms)": 98.4,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 78.2,
        "exec_time(ms)": 204,
        "simulation_time(ms)": 103,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 83.1,
        "exec_time(ms)": 168.3,
        "simulation_time(ms)": 35.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 70.6,
        "simulation_time(ms)": 33,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 73.9,
        "exec_time(ms)": 141.3,
        "simulation_time(ms)": 30.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 27.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 120.8,
        "simulation_time(ms)": 18.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 40.5,
        "simulation_time(ms)": 18.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 126.5,
        "simulation_time(ms)": 18,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 35.2,
        "simulation_time(ms)": 17,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 98.2,
        "simulation_time(ms)": 10.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 36.9,
        "simulation_time(ms)": 15.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 121.7,
        "simulation_time(ms)": 15.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 28.2,
        "simulation_time(ms)": 14.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 100.7,
        "exec_time(ms)": 309.1,
        "simulation_time(ms)": 129.7,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 220.1,
        "simulation_time(ms)": 140.4,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 100,
        "exec_time(ms)": 306.3,
        "simulation_time(ms)": 129.8,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 205.6,
        "simulation_time(ms)": 133.7,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 123.3,
        "simulation_time(ms)": 22.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 53,
        "exec_time(ms)": 54.7,
        "simulation_time(ms)": 28.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 128.4,
        "simulation_time(ms)": 25.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 45,
        "simulation_time(ms)": 26.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 143.1,
        "simulation_time(ms)": 26.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 53.2,
        "exec_time(ms)": 54,
        "simulation_time(ms)": 31.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 134.1,
        "simulation_time(ms)": 28.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 45.8,
        "simulation_time(ms)": 27.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 80.8,
        "exec_time(ms)": 163.4,
        "simulation_time(ms)": 47.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 79.6,
        "simulation_time(ms)": 48.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 168.7,
        "simulation_time(ms)": 46.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 75.1,
        "simulation_time(ms)": 48.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 71.4,
        "exec_time(ms)": 145.5,
        "simulation_time(ms)": 28.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 23.6,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 130.7,
        "simulation_time(ms)": 22.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 52.1,
        "exec_time(ms)": 44.1,
        "simulation_time(ms)": 27.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 520.8,
        "exec_time(ms)": 11631,
        "simulation_time(ms)": 6413.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1948,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2108,
        "Total Node": 2507
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 516.3,
        "exec_time(ms)": 10272,
        "simulation_time(ms)": 6279.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2294,
        "Total Node": 2626
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 519.3,
        "exec_time(ms)": 10622.9,
        "simulation_time(ms)": 6552.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2294,
        "Total Node": 2626
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 515.9,
        "exec_time(ms)": 10221.6,
        "simulation_time(ms)": 6344.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2198,
        "Total Node": 2626
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 171.2,
        "exec_time(ms)": 2595.3,
        "simulation_time(ms)": 1279.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 433,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 467,
        "Total Node": 508
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 185.6,
        "exec_time(ms)": 3429.8,
        "simulation_time(ms)": 1883.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 878,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 909,
        "Total Node": 904
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 171.1,
        "exec_time(ms)": 2521.4,
        "simulation_time(ms)": 1344.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 512,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 543,
        "Total Node": 540
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 185.3,
        "exec_time(ms)": 3538.5,
        "simulation_time(ms)": 1923.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 878,
        "latch": 25,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 878,
        "Total Node": 904
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 102.2,
        "exec_time(ms)": 274.3,
        "simulation_time(ms)": 97.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 172.2,
        "simulation_time(ms)": 99.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 264.9,
        "simulation_time(ms)": 99.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 86.6,
        "exec_time(ms)": 173.5,
        "simulation_time(ms)": 101.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 102.3,
        "exec_time(ms)": 264.8,
        "simulation_time(ms)": 93,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 162.6,
        "simulation_time(ms)": 95.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 266.8,
        "simulation_time(ms)": 95.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 86.5,
        "exec_time(ms)": 158.2,
        "simulation_time(ms)": 96.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 76.9,
        "exec_time(ms)": 167.1,
        "simulation_time(ms)": 42.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 79.5,
        "simulation_time(ms)": 43.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 75.9,
        "exec_time(ms)": 175.7,
        "simulation_time(ms)": 42.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 69.7,
        "simulation_time(ms)": 44.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 259.6,
        "exec_time(ms)": 5373.4,
        "simulation_time(ms)": 2744,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 993,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1063,
        "Total Node": 1092
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 252.6,
        "exec_time(ms)": 4783.2,
        "simulation_time(ms)": 2801.8,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1224,
        "Total Node": 1182
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 255.4,
        "exec_time(ms)": 4991.5,
        "simulation_time(ms)": 2836.8,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1224,
        "Total Node": 1182
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 252.1,
        "exec_time(ms)": 4931.6,
        "simulation_time(ms)": 2932.2,
        "test_coverage(%)": 100,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1182,
        "Total Node": 1182
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 150.9,
        "exec_time(ms)": 1470.5,
        "simulation_time(ms)": 883.5,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 133.9,
        "exec_time(ms)": 1310.1,
        "simulation_time(ms)": 867.8,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 150.2,
        "exec_time(ms)": 1335.4,
        "simulation_time(ms)": 816.2,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 131.5,
        "exec_time(ms)": 1250.9,
        "simulation_time(ms)": 836.7,
        "test_coverage(%)": 100,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 153.7,
        "exec_time(ms)": 1513.8,
        "simulation_time(ms)": 812.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 70,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 218
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 266.2,
        "exec_time(ms)": 7266.8,
        "simulation_time(ms)": 3659.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2008,
        "latch": 70,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2008,
        "Total Node": 2079
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 153.2,
        "exec_time(ms)": 1515.8,
        "simulation_time(ms)": 812.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 70,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 218
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 264.3,
        "exec_time(ms)": 7213.1,
        "simulation_time(ms)": 3604.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2008,
        "latch": 70,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2008,
        "Total Node": 2079
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 149.8,
        "exec_time(ms)": 1530.1,
        "simulation_time(ms)": 771.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 46,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 228
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 183.2,
        "exec_time(ms)": 4384.7,
        "simulation_time(ms)": 2199,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1172,
        "latch": 46,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 6,
        "Estimated LUTs": 1172,
        "Total Node": 1219
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 141.3,
        "exec_time(ms)": 1727.3,
        "simulation_time(ms)": 823,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 240,
        "latch": 46,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 240,
        "Total Node": 291
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 180.9,
        "exec_time(ms)": 4358.2,
        "simulation_time(ms)": 2179.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1172,
        "latch": 46,
        "Longest Path": 32,
        "Average Path": 6,
        "Estimated LUTs": 1172,
        "Total Node": 1219
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 128.4,
        "exec_time(ms)": 958.1,
        "simulation_time(ms)": 461.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 46,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 54,
        "Total Node": 152
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 115.1,
        "exec_time(ms)": 1662.2,
        "simulation_time(ms)": 862.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 46,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 422
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 122.1,
        "exec_time(ms)": 1075.2,
        "simulation_time(ms)": 469.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 142,
        "latch": 46,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 4,
        "Estimated LUTs": 142,
        "Total Node": 190
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 112.6,
        "exec_time(ms)": 1624.1,
        "simulation_time(ms)": 832.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 375,
        "latch": 46,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 375,
        "Total Node": 422
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 172.8,
        "exec_time(ms)": 2614.2,
        "simulation_time(ms)": 1201.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 53,
        "Adder": 41,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 314
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 188.9,
        "exec_time(ms)": 4203.8,
        "simulation_time(ms)": 2237.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 913,
        "latch": 53,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 4,
        "Estimated LUTs": 913,
        "Total Node": 967
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 167.7,
        "exec_time(ms)": 2660.7,
        "simulation_time(ms)": 1193.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 292,
        "latch": 53,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 292,
        "Total Node": 349
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 186.9,
        "exec_time(ms)": 4039,
        "simulation_time(ms)": 2137.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 913,
        "latch": 53,
        "Longest Path": 33,
        "Average Path": 4,
        "Estimated LUTs": 913,
        "Total Node": 967
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 152.1,
        "exec_time(ms)": 1515.2,
        "simulation_time(ms)": 783.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 46,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 213
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 229.8,
        "exec_time(ms)": 6062.7,
        "simulation_time(ms)": 2991.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1646,
        "latch": 46,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1646,
        "Total Node": 1693
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 144.8,
        "exec_time(ms)": 1740.7,
        "simulation_time(ms)": 780.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 248,
        "latch": 46,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 248,
        "Total Node": 301
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 227.6,
        "exec_time(ms)": 5511,
        "simulation_time(ms)": 2565.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1646,
        "latch": 46,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1646,
        "Total Node": 1693
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 128.7,
        "exec_time(ms)": 928.5,
        "simulation_time(ms)": 460,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 28,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 134
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 134.2,
        "exec_time(ms)": 2390.6,
        "simulation_time(ms)": 1159.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 609,
        "latch": 28,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 609,
        "Total Node": 638
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 123.6,
        "exec_time(ms)": 1007.6,
        "simulation_time(ms)": 456.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 143,
        "latch": 28,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 143,
        "Total Node": 174
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 131.7,
        "exec_time(ms)": 2355.7,
        "simulation_time(ms)": 1154.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 609,
        "latch": 28,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 609,
        "Total Node": 638
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 102.9,
        "exec_time(ms)": 451.3,
        "simulation_time(ms)": 217.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 356.3,
        "simulation_time(ms)": 222.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 102,
        "exec_time(ms)": 463.4,
        "simulation_time(ms)": 225.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 83.5,
        "exec_time(ms)": 349.3,
        "simulation_time(ms)": 220.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 66.7,
        "exec_time(ms)": 159.4,
        "simulation_time(ms)": 18.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 39,
        "simulation_time(ms)": 18,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 129.9,
        "simulation_time(ms)": 17.7,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 40.2,
        "simulation_time(ms)": 26.4,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 127.5,
        "simulation_time(ms)": 14.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 31,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 124.5,
        "simulation_time(ms)": 14.5,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 23.8,
        "simulation_time(ms)": 12.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 124.3,
        "exec_time(ms)": 725.3,
        "simulation_time(ms)": 399.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 148
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 110.8,
        "exec_time(ms)": 641.2,
        "simulation_time(ms)": 408.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 148
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 123.5,
        "exec_time(ms)": 760.3,
        "simulation_time(ms)": 421.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 148
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 110,
        "exec_time(ms)": 669.6,
        "simulation_time(ms)": 447.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 8,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 148
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 109,
        "exec_time(ms)": 434.7,
        "simulation_time(ms)": 208.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 77
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 97.1,
        "exec_time(ms)": 340.5,
        "simulation_time(ms)": 216.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 6,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 77
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 108.7,
        "exec_time(ms)": 434.2,
        "simulation_time(ms)": 212.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 6,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 77
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 96.4,
        "exec_time(ms)": 307.7,
        "simulation_time(ms)": 196.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 77
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 115.1,
        "exec_time(ms)": 596.6,
        "simulation_time(ms)": 312.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 117
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 104.7,
        "exec_time(ms)": 490.7,
        "simulation_time(ms)": 314.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 114.5,
        "exec_time(ms)": 577.1,
        "simulation_time(ms)": 303.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 104.1,
        "exec_time(ms)": 493.6,
        "simulation_time(ms)": 321.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 82.1,
        "exec_time(ms)": 130.9,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 37,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 81.4,
        "exec_time(ms)": 117.2,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 29.9,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 65.4,
        "exec_time(ms)": 53.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 48.4,
        "exec_time(ms)": 10.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 53,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 7.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 105.7,
        "exec_time(ms)": 321.6,
        "simulation_time(ms)": 47,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 50,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 50,
        "Total Node": 84
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 83.5,
        "exec_time(ms)": 193.6,
        "simulation_time(ms)": 45.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 299.6,
        "simulation_time(ms)": 50.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 82.2,
        "exec_time(ms)": 207.3,
        "simulation_time(ms)": 52.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hard_adder_cin_propagation_generated.blif",
        "max_rss(MiB)": 102.8,
        "exec_time(ms)": 254,
        "simulation_time(ms)": 51.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 5,
        "logic element": 5,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 11
    },
    "micro/hard_adder_cin_propagation/k6_N10_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "hard_adder_cin_propagation_generated.blif",
        "max_rss(MiB)": 80,
        "exec_time(ms)": 99,
        "simulation_time(ms)": 31.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 5,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "hard_adder_cin_propagation_generated.blif",
        "max_rss(MiB)": 95.9,
        "exec_time(ms)": 208.7,
        "simulation_time(ms)": 34.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 5,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/hard_adder_cin_propagation/no_arch": {
        "test_name": "micro/hard_adder_cin_propagation/no_arch",
        "generated_blif": "hard_adder_cin_propagation_generated.blif",
        "max_rss(MiB)": 77.3,
        "exec_time(ms)": 103.1,
        "simulation_time(ms)": 38.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 5,
        "logic element": 11,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 81.9,
        "exec_time(ms)": 134.3,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 37.2,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 81.1,
        "exec_time(ms)": 135.7,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 39.2,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 87,
        "exec_time(ms)": 144.2,
        "simulation_time(ms)": 15.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "micro/multiply_hard_block/k6_N10_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 77.7,
        "exec_time(ms)": 69.5,
        "simulation_time(ms)": 18.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "micro/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 128.1,
        "simulation_time(ms)": 16.9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "micro/multiply_hard_block/no_arch": {
        "test_name": "micro/multiply_hard_block/no_arch",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 59.8,
        "simulation_time(ms)": 16,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 104.1,
        "exec_time(ms)": 274,
        "simulation_time(ms)": 86.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 153.9,
        "simulation_time(ms)": 83.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 98.6,
        "exec_time(ms)": 248.7,
        "simulation_time(ms)": 80.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 77.6,
        "exec_time(ms)": 144.9,
        "simulation_time(ms)": 81.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 104,
        "exec_time(ms)": 259.6,
        "simulation_time(ms)": 85.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 153.8,
        "simulation_time(ms)": 79.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 98.5,
        "exec_time(ms)": 247.9,
        "simulation_time(ms)": 88.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 77.4,
        "exec_time(ms)": 148.7,
        "simulation_time(ms)": 83.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 105.1,
        "exec_time(ms)": 265.3,
        "simulation_time(ms)": 37.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 35
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 78.6,
        "exec_time(ms)": 138.8,
        "simulation_time(ms)": 30,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 55,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 55,
        "Total Node": 55
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 101.9,
        "exec_time(ms)": 235.1,
        "simulation_time(ms)": 31.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 38,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 39
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 75.4,
        "exec_time(ms)": 111.1,
        "simulation_time(ms)": 21.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 24,
        "logic element": 55,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 55,
        "Total Node": 55
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
