-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition"

-- DATE "02/10/2017 14:43:40"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	kit IS
    PORT (
	VGA_VS : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_CLK : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	PS2_DAT : IN std_logic;
	PS2_CLK : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0)
	);
END kit;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[8]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[9]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[8]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[9]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[8]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[9]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF kit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_1MHz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|U2|RESULT[14]~7clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|U2|f3~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_1KHz~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_100Khz_int~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_1Mhz_int~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_25Mhz_int~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|clock_10Khz_int~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst|Add2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~8_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U3|Add1~4_combout\ : std_logic;
SIGNAL \U4|U3|Add2~2_combout\ : std_logic;
SIGNAL \U4|U3|Add2~4_combout\ : std_logic;
SIGNAL \U4|U3|Add2~6_combout\ : std_logic;
SIGNAL \U4|U3|Add0~0_combout\ : std_logic;
SIGNAL \U4|U3|Add0~9\ : std_logic;
SIGNAL \U4|U3|Add0~10_combout\ : std_logic;
SIGNAL \U4|U3|Add3~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U1|U1|IncSP~q\ : std_logic;
SIGNAL \U1|U1|Add1~2_combout\ : std_logic;
SIGNAL \U1|U1|Add1~4_combout\ : std_logic;
SIGNAL \U1|U1|Add1~6_combout\ : std_logic;
SIGNAL \U1|U1|Add2~2_combout\ : std_logic;
SIGNAL \U1|U1|Add2~8_combout\ : std_logic;
SIGNAL \U1|U1|Add2~14_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U1|U1|reg[5][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][9]~13_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \U1|U1|Add1~20_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \U1|U1|Add1~23\ : std_logic;
SIGNAL \U1|U1|reg[6][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][11]~28_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][11]~31_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \U1|U1|Add1~24_combout\ : std_logic;
SIGNAL \U1|U1|Add1~25\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U1|U1|reg[2][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][5]~81_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \U1|U1|Add1~26_combout\ : std_logic;
SIGNAL \U1|U1|Add1~27\ : std_logic;
SIGNAL \U1|U1|Add1~28_combout\ : std_logic;
SIGNAL \U1|U1|Add1~29\ : std_logic;
SIGNAL \U1|U1|Add2~26_combout\ : std_logic;
SIGNAL \U1|U1|Add2~29\ : std_logic;
SIGNAL \U1|U1|Add1~30_combout\ : std_logic;
SIGNAL \U1|U1|Add2~30_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Add2~6_combout\ : std_logic;
SIGNAL \U1|U2|Add2~14_combout\ : std_logic;
SIGNAL \U1|U2|Add0~27_combout\ : std_logic;
SIGNAL \U1|U2|Add0~33_combout\ : std_logic;
SIGNAL \U1|U2|Add0~35_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U1|FR[0]~reg0_q\ : std_logic;
SIGNAL \U1|U2|Add0~41_combout\ : std_logic;
SIGNAL \U1|U2|Add0~45_combout\ : std_logic;
SIGNAL \U1|U2|Add0~49_combout\ : std_logic;
SIGNAL \U1|U2|Add0~54\ : std_logic;
SIGNAL \U1|U1|M4[12]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Add2~26_combout\ : std_logic;
SIGNAL \U1|U2|Add0~59_combout\ : std_logic;
SIGNAL \U1|U2|Add0~60\ : std_logic;
SIGNAL \U1|U2|Add0~61_combout\ : std_logic;
SIGNAL \U1|U2|Add0~62\ : std_logic;
SIGNAL \U1|U1|M4[14]~14_combout\ : std_logic;
SIGNAL \U1|U1|M4[13]~13_combout\ : std_logic;
SIGNAL \U1|U2|Add0~65_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~15_combout\ : std_logic;
SIGNAL \U1|U1|Add0~6_combout\ : std_logic;
SIGNAL \U1|U1|Add0~27\ : std_logic;
SIGNAL \U1|U1|Add0~28_combout\ : std_logic;
SIGNAL \U1|U1|Add0~29\ : std_logic;
SIGNAL \U1|U1|Add0~30_combout\ : std_logic;
SIGNAL \U1|U1|FR[8]~reg0_q\ : std_logic;
SIGNAL \U1|U2|LessThan3~1_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~3_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~5_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~7_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~9_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~11_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~13_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~15_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~17_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~19_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~21_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~23_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~25_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~27_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~29_cout\ : std_logic;
SIGNAL \U1|U2|LessThan3~30_combout\ : std_logic;
SIGNAL \U1|U1|FR[11]~reg0_q\ : std_logic;
SIGNAL \U1|U1|FR[15]~reg0_q\ : std_logic;
SIGNAL \U5|count_1Mhz[1]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux7~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan8~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan8~1_combout\ : std_logic;
SIGNAL \U4|U4|inst6~1_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst18|inst~combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ : std_logic;
SIGNAL \U4|U3|process_0~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~2_combout\ : std_logic;
SIGNAL \U4|U3|process_0~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~5_combout\ : std_logic;
SIGNAL \U4|U3|PREVSIZE~q\ : std_logic;
SIGNAL \U4|U3|process_0~6_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~0_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~16_combout\ : std_logic;
SIGNAL \U4|U3|Mux38~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux39~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux28~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux31~0_combout\ : std_logic;
SIGNAL \U1|U1|SP~1_combout\ : std_logic;
SIGNAL \U1|U1|SP~7_combout\ : std_logic;
SIGNAL \U1|U1|M2~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux7~2_combout\ : std_logic;
SIGNAL \U1|U1|M2~10_combout\ : std_logic;
SIGNAL \U1|U1|Mux5~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux5~3_combout\ : std_logic;
SIGNAL \U1|U1|SP~12_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~57_combout\ : std_logic;
SIGNAL \U1|U1|Mux39~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux39~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux40~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux40~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux43~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux43~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux45~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux45~1_combout\ : std_logic;
SIGNAL \U1|U1|M2~39_combout\ : std_logic;
SIGNAL \U1|U1|M2~47_combout\ : std_logic;
SIGNAL \U1|U1|Mux15~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux11~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux11~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux11~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux10~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux10~3_combout\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~q\ : std_logic;
SIGNAL \U1|U1|Mux37~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux37~3_combout\ : std_logic;
SIGNAL \U1|U1|SP~13_combout\ : std_logic;
SIGNAL \U1|U1|SP~14_combout\ : std_logic;
SIGNAL \U1|U1|M2~51_combout\ : std_logic;
SIGNAL \U1|U1|M2~52_combout\ : std_logic;
SIGNAL \U1|U1|M2~53_combout\ : std_logic;
SIGNAL \U1|U1|M2~54_combout\ : std_logic;
SIGNAL \U1|U1|SP~15_combout\ : std_logic;
SIGNAL \U1|U1|M2~57_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~1_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ : std_logic;
SIGNAL \U1|U2|Add0~1_combout\ : std_logic;
SIGNAL \U1|U2|Add0~4_combout\ : std_logic;
SIGNAL \U1|U2|Add0~5_combout\ : std_logic;
SIGNAL \U1|U2|Add0~7_combout\ : std_logic;
SIGNAL \U1|U2|Add0~10_combout\ : std_logic;
SIGNAL \U1|U2|Add0~12_combout\ : std_logic;
SIGNAL \U1|U2|Add0~14_combout\ : std_logic;
SIGNAL \U1|U2|Add0~15_combout\ : std_logic;
SIGNAL \U1|U2|Add0~17_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ : std_logic;
SIGNAL \U1|U1|RW~q\ : std_logic;
SIGNAL \U1|U1|Mux25~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux25~1_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~25_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~27_combout\ : std_logic;
SIGNAL \U1|U1|Mux9~2_combout\ : std_logic;
SIGNAL \U1|U1|M4~33_combout\ : std_logic;
SIGNAL \U1|U1|Mux28~0_combout\ : std_logic;
SIGNAL \U1|U1|M4~34_combout\ : std_logic;
SIGNAL \U1|U1|M4~35_combout\ : std_logic;
SIGNAL \U1|U1|Mux32~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux32~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux32~2_combout\ : std_logic;
SIGNAL \U1|U1|process_0~12_combout\ : std_logic;
SIGNAL \U1|U1|process_0~13_combout\ : std_logic;
SIGNAL \U1|U1|process_0~19_combout\ : std_logic;
SIGNAL \U1|U1|process_0~20_combout\ : std_logic;
SIGNAL \U1|U1|Selector25~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector24~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector29~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector31~0_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~11_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~4_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~15_combout\ : std_logic;
SIGNAL \U1|U1|reg~206_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~14_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[9]~8_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[9]~9_combout\ : std_logic;
SIGNAL \U1|U2|Add0~40_combout\ : std_logic;
SIGNAL \U1|U2|Mux6~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux6~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux6~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~210_combout\ : std_logic;
SIGNAL \U1|U1|reg~218_combout\ : std_logic;
SIGNAL \U1|U1|reg~219_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~27_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~28_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~29_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~30_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[10]~11_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[10]~12_combout\ : std_logic;
SIGNAL \U1|U2|Add0~44_combout\ : std_logic;
SIGNAL \U1|U2|Mux5~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux5~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux5~4_combout\ : std_logic;
SIGNAL \U1|U1|Mux23~0_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~31_combout\ : std_logic;
SIGNAL \U1|U1|reg~247_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[11]~14_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[11]~15_combout\ : std_logic;
SIGNAL \U1|U2|Add0~48_combout\ : std_logic;
SIGNAL \U1|U2|Mux4~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux4~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux4~4_combout\ : std_logic;
SIGNAL \U1|U2|Mux4~5_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[11]~16_combout\ : std_logic;
SIGNAL \U1|U1|Mux22~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~249_combout\ : std_logic;
SIGNAL \U1|U1|reg~261_combout\ : std_logic;
SIGNAL \U1|U1|reg~262_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~6_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~7_combout\ : std_logic;
SIGNAL \U1|U1|reg~264_combout\ : std_logic;
SIGNAL \U1|U1|reg~265_combout\ : std_logic;
SIGNAL \U1|U2|Add0~52_combout\ : std_logic;
SIGNAL \U1|U1|M4~39_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~39_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~40_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[4]~20_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[4]~21_combout\ : std_logic;
SIGNAL \U1|U1|reg~305_combout\ : std_logic;
SIGNAL \U1|U1|reg~306_combout\ : std_logic;
SIGNAL \U1|U1|reg~307_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[7]~24_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[7]~25_combout\ : std_logic;
SIGNAL \U1|U2|Mux8~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~4_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~47_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~48_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~49_combout\ : std_logic;
SIGNAL \U1|U1|reg~347_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~3_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[5]~31_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[5]~32_combout\ : std_logic;
SIGNAL \U1|U1|reg~357_combout\ : std_logic;
SIGNAL \U1|U2|Mux12~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ : std_logic;
SIGNAL \U1|U2|Mux12~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux12~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~375_combout\ : std_logic;
SIGNAL \U1|U1|reg~379_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~4_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[2]~38_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[2]~39_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[2]~40_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[2]~41_combout\ : std_logic;
SIGNAL \U1|U1|reg~400_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[0]~42_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[0]~43_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ : std_logic;
SIGNAL \U1|U1|reg~427_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~21_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[14]~50_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[14]~51_combout\ : std_logic;
SIGNAL \U1|U2|Add0~55_combout\ : std_logic;
SIGNAL \U1|U2|Add0~56_combout\ : std_logic;
SIGNAL \U1|U2|Add0~57_combout\ : std_logic;
SIGNAL \U1|U2|Add0~58_combout\ : std_logic;
SIGNAL \U1|U2|Mux1~3_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[14]~52_combout\ : std_logic;
SIGNAL \U1|U1|M4~40_combout\ : std_logic;
SIGNAL \U1|U1|M4~41_combout\ : std_logic;
SIGNAL \U1|U1|Mux20~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux20~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux20~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~470_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[13]~53_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[13]~54_combout\ : std_logic;
SIGNAL \U1|U2|Mux2~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux2~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux2~4_combout\ : std_logic;
SIGNAL \U1|U2|Mux2~5_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[13]~55_combout\ : std_logic;
SIGNAL \U1|U1|reg~481_combout\ : std_logic;
SIGNAL \U1|U1|reg~490_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]~56_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]~57_combout\ : std_logic;
SIGNAL \U1|U2|Add0~63_combout\ : std_logic;
SIGNAL \U1|U2|Add0~64_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~6_combout\ : std_logic;
SIGNAL \U1|U1|M4~42_combout\ : std_logic;
SIGNAL \U1|U1|reg~502_combout\ : std_logic;
SIGNAL \U1|U1|reg~506_combout\ : std_logic;
SIGNAL \U1|U1|reg~510_combout\ : std_logic;
SIGNAL \U1|U1|reg~514_combout\ : std_logic;
SIGNAL \U1|U1|reg~521_combout\ : std_logic;
SIGNAL \U1|U1|OP~3_combout\ : std_logic;
SIGNAL \U1|U1|FR[9]~22_combout\ : std_logic;
SIGNAL \U1|U1|Selector16~1_combout\ : std_logic;
SIGNAL \U1|U1|PC~0_combout\ : std_logic;
SIGNAL \U1|U1|PC~1_combout\ : std_logic;
SIGNAL \U1|U1|PC~2_combout\ : std_logic;
SIGNAL \U1|U1|PC~3_combout\ : std_logic;
SIGNAL \U1|U1|PC~6_combout\ : std_logic;
SIGNAL \U1|U1|PC~7_combout\ : std_logic;
SIGNAL \U1|U1|PC~12_combout\ : std_logic;
SIGNAL \U1|U1|PC~13_combout\ : std_logic;
SIGNAL \U1|U1|IncPC~q\ : std_logic;
SIGNAL \U1|U1|Equal29~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~5_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~0_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~8_combout\ : std_logic;
SIGNAL \U1|U1|FR[1]~26_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~28_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~29_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~30_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~31_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~32_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~38_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~8_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~49_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~50_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~9_combout\ : std_logic;
SIGNAL \U1|U2|LessThan1~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux16~0_combout\ : std_logic;
SIGNAL \U1|U1|FR[6]~56_combout\ : std_logic;
SIGNAL \U1|U1|FR[0]~58_combout\ : std_logic;
SIGNAL \U1|U1|FR[0]~59_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~9_combout\ : std_logic;
SIGNAL \U3|U2|f3~q\ : std_logic;
SIGNAL \U3|U2|Mux1~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux7~11_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~10_combout\ : std_logic;
SIGNAL \U1|U1|Selector60~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector60~1_combout\ : std_logic;
SIGNAL \U1|U1|Equal50~0_combout\ : std_logic;
SIGNAL \U1|U1|Equal12~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector17~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector17~1_combout\ : std_logic;
SIGNAL \U3|U2|state~q\ : std_logic;
SIGNAL \U5|clock_1KHz~q\ : std_logic;
SIGNAL \U3|U2|f~q\ : std_logic;
SIGNAL \U3|U2|cc[0]~1_combout\ : std_logic;
SIGNAL \U3|U1|Add0~0_combout\ : std_logic;
SIGNAL \U5|clock_1Khz_int~q\ : std_logic;
SIGNAL \U3|U1|scan_ready~q\ : std_logic;
SIGNAL \U3|U2|f2~q\ : std_logic;
SIGNAL \U5|clock_1Khz_int~0_combout\ : std_logic;
SIGNAL \U5|clock_10Khz_int~q\ : std_logic;
SIGNAL \U3|U1|ready_set~q\ : std_logic;
SIGNAL \U3|U2|f2~0_combout\ : std_logic;
SIGNAL \U5|count_1Khz[1]~0_combout\ : std_logic;
SIGNAL \U5|count_1Khz~1_combout\ : std_logic;
SIGNAL \U5|count_1Khz~2_combout\ : std_logic;
SIGNAL \U5|clock_10Khz_int~0_combout\ : std_logic;
SIGNAL \U5|clock_100Khz_int~q\ : std_logic;
SIGNAL \U3|U1|ready_set~0_combout\ : std_logic;
SIGNAL \U5|count_10Khz[1]~0_combout\ : std_logic;
SIGNAL \U5|count_10Khz~1_combout\ : std_logic;
SIGNAL \U5|count_10Khz~2_combout\ : std_logic;
SIGNAL \U5|clock_100Khz_int~0_combout\ : std_logic;
SIGNAL \U5|count_100Khz[1]~0_combout\ : std_logic;
SIGNAL \U5|count_100Khz~1_combout\ : std_logic;
SIGNAL \U5|count_100Khz~2_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~7_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~7_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\ : std_logic;
SIGNAL \U1|U1|M4~43_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~28_combout\ : std_logic;
SIGNAL \U1|U1|M4~45_combout\ : std_logic;
SIGNAL \U1|U2|Mux4~6_combout\ : std_logic;
SIGNAL \U1|U1|reg~539_combout\ : std_logic;
SIGNAL \U1|U1|reg~540_combout\ : std_logic;
SIGNAL \U1|U1|reg~541_combout\ : std_logic;
SIGNAL \U1|U1|reg~542_combout\ : std_logic;
SIGNAL \U1|U1|reg~543_combout\ : std_logic;
SIGNAL \U1|U1|reg~544_combout\ : std_logic;
SIGNAL \U1|U1|reg~545_combout\ : std_logic;
SIGNAL \U1|U2|Mux2~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~9_combout\ : std_logic;
SIGNAL \U1|U2|Mux9~9_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~9_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~9_combout\ : std_logic;
SIGNAL \U1|U2|Mux14~7_combout\ : std_logic;
SIGNAL \U1|U1|FR[6]~62_combout\ : std_logic;
SIGNAL \U1|U1|FR[8]~63_combout\ : std_logic;
SIGNAL \U1|U1|FR[11]~66_combout\ : std_logic;
SIGNAL \U1|U1|FR[15]~68_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~12_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~13_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux1~8_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[2]~0_combout\ : std_logic;
SIGNAL \U4|U3|PREVXPOS[0]~5_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[3]~4_combout\ : std_logic;
SIGNAL \U1|U1|SP[8]~16_combout\ : std_logic;
SIGNAL \U1|U1|SP[12]~20_combout\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~0_combout\ : std_logic;
SIGNAL \U1|U1|SP[14]~21_combout\ : std_logic;
SIGNAL \U1|U1|SP[13]~22_combout\ : std_logic;
SIGNAL \U3|U2|f3~0_combout\ : std_logic;
SIGNAL \U3|U2|state~0_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[14]$latch~combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \U3|U2|f3~clkctrl_outclk\ : std_logic;
SIGNAL \U5|clock_1KHz~clkctrl_outclk\ : std_logic;
SIGNAL \U5|clock_100Khz_int~clkctrl_outclk\ : std_logic;
SIGNAL \U5|clock_1Mhz_int~clkctrl_outclk\ : std_logic;
SIGNAL \U5|clock_25Mhz_int~clkctrl_outclk\ : std_logic;
SIGNAL \U5|clock_10Khz_int~clkctrl_outclk\ : std_logic;
SIGNAL \U4|U3|PREVCOLOR[1]~feeder_combout\ : std_logic;
SIGNAL \U5|clock_1KHz~feeder_combout\ : std_logic;
SIGNAL \U3|U2|f2~feeder_combout\ : std_logic;
SIGNAL \U5|clock_10Khz_int~feeder_combout\ : std_logic;
SIGNAL \U3|U1|ready_set~feeder_combout\ : std_logic;
SIGNAL \U5|clock_100Khz_int~feeder_combout\ : std_logic;
SIGNAL \U3|U2|f~feeder_combout\ : std_logic;
SIGNAL \U3|U1|scan_ready~feeder_combout\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_R[8]~output_o\ : std_logic;
SIGNAL \VGA_R[9]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_G[8]~output_o\ : std_logic;
SIGNAL \VGA_G[9]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \VGA_B[8]~output_o\ : std_logic;
SIGNAL \VGA_B[9]~output_o\ : std_logic;
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~0_combout\ : std_logic;
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[0]~10_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \U4|U4|inst|Add0~17\ : std_logic;
SIGNAL \U4|U4|inst|Add0~18_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~1\ : std_logic;
SIGNAL \U4|U4|inst|Add0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~3\ : std_logic;
SIGNAL \U4|U4|inst|Add0~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~5\ : std_logic;
SIGNAL \U4|U4|inst|Add0~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|Equal0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~7\ : std_logic;
SIGNAL \U4|U4|inst|Add0~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~9\ : std_logic;
SIGNAL \U4|U4|inst|Add0~11\ : std_logic;
SIGNAL \U4|U4|inst|Add0~13\ : std_logic;
SIGNAL \U4|U4|inst|Add0~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~15\ : std_logic;
SIGNAL \U4|U4|inst|Add0~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Hcnt~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add0~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[4]~18_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[5]~20_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan11~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[2]~14_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~4_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~5_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[0]~11\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[1]~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[1]~13\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[2]~15\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[3]~17\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[4]~19\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[5]~21\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[6]~22_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[6]~23\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[7]~25\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[8]~26_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[8]~27\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[9]~28_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|VSYNC~q\ : std_logic;
SIGNAL \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~1_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|process_0~3_combout\ : std_logic;
SIGNAL \U4|U4|inst|HSYNC~q\ : std_logic;
SIGNAL \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[7]~24_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan7~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|VIDEO_EN~0_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \U4|U4|inst|Vcnt[3]~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~1\ : std_logic;
SIGNAL \U4|U4|inst|Add2~3\ : std_logic;
SIGNAL \U4|U4|inst|Add2~5\ : std_logic;
SIGNAL \U4|U4|inst|Add2~7\ : std_logic;
SIGNAL \U4|U4|inst|Add2~9\ : std_logic;
SIGNAL \U4|U4|inst|Add2~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~3\ : std_logic;
SIGNAL \U4|U4|inst|Add3~5\ : std_logic;
SIGNAL \U4|U4|inst|Add3~7\ : std_logic;
SIGNAL \U4|U4|inst|Add3~9\ : std_logic;
SIGNAL \U4|U4|inst|Add3~11\ : std_logic;
SIGNAL \U4|U4|inst|Add3~13\ : std_logic;
SIGNAL \U4|U4|inst|Add3~15\ : std_logic;
SIGNAL \U4|U4|inst|Add3~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan10~0_combout\ : std_logic;
SIGNAL \U4|U4|inst6~2_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~0_combout\ : std_logic;
SIGNAL \U4|U4|inst|LessThan9~1_combout\ : std_logic;
SIGNAL \U4|U4|inst6~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \U4|U4|inst6~0_combout\ : std_logic;
SIGNAL \U4|U4|inst6~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\ : std_logic;
SIGNAL \U4|U3|STATE[1]~0_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[13]~2_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[13]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \U1|U1|Add0~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \U1|U1|IR~3_combout\ : std_logic;
SIGNAL \U1|U1|IR~4_combout\ : std_logic;
SIGNAL \U1|U1|Equal29~0_combout\ : std_logic;
SIGNAL \U1|U1|Equal30~0_combout\ : std_logic;
SIGNAL \U1|U1|IR~10_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[2]~20_combout\ : std_logic;
SIGNAL \U1|U1|IR~1_combout\ : std_logic;
SIGNAL \U1|U1|Add0~16_combout\ : std_logic;
SIGNAL \U1|U1|process_0~7_combout\ : std_logic;
SIGNAL \U1|U1|Add0~4_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[2]~18_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][2]~q\ : std_logic;
SIGNAL \U1|U1|IR~12_combout\ : std_logic;
SIGNAL \U1|U1|process_0~3_combout\ : std_logic;
SIGNAL \U1|U1|Equal20~4_combout\ : std_logic;
SIGNAL \U1|U1|selM2[2]~0_combout\ : std_logic;
SIGNAL \U1|U1|selM2[2]~1_combout\ : std_logic;
SIGNAL \U1|U1|Equal51~0_combout\ : std_logic;
SIGNAL \U1|U1|Equal8~3_combout\ : std_logic;
SIGNAL \U1|U1|Equal11~0_combout\ : std_logic;
SIGNAL \U1|U1|selM2[2]~2_combout\ : std_logic;
SIGNAL \U1|U1|selM2[2]~4_combout\ : std_logic;
SIGNAL \U1|U1|Equal7~1_combout\ : std_logic;
SIGNAL \U1|U1|selM2[1]~5_combout\ : std_logic;
SIGNAL \U1|U1|selM2[2]~3_combout\ : std_logic;
SIGNAL \U1|U1|selM2[1]~6_combout\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \U3|U1|READ_CHAR~0_combout\ : std_logic;
SIGNAL \U3|U1|READ_CHAR~q\ : std_logic;
SIGNAL \U3|U1|INCNT~0_combout\ : std_logic;
SIGNAL \U3|U1|INCNT[3]~1_combout\ : std_logic;
SIGNAL \U3|U1|INCNT~3_combout\ : std_logic;
SIGNAL \U3|U1|INCNT~2_combout\ : std_logic;
SIGNAL \U3|U1|Add0~1_combout\ : std_logic;
SIGNAL \U3|U1|INCNT~4_combout\ : std_logic;
SIGNAL \U3|U1|LessThan0~0_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[7]~0_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[7]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[6]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|scan_code[7]~0_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[5]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[4]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[3]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[2]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[1]~feeder_combout\ : std_logic;
SIGNAL \U3|U1|SHIFTIN[0]~feeder_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~5_combout\ : std_logic;
SIGNAL \U3|U2|process_0~6_combout\ : std_logic;
SIGNAL \U3|U2|process_0~5_combout\ : std_logic;
SIGNAL \U3|U2|cc[1]~0_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~3_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~8_combout\ : std_logic;
SIGNAL \U1|U1|TECLADO[7]~2_combout\ : std_logic;
SIGNAL \U1|U1|process_0~0_combout\ : std_logic;
SIGNAL \U1|U1|process_0~6_combout\ : std_logic;
SIGNAL \U1|U1|OP[5]~8_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[14]~7_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[14]~7clkctrl_outclk\ : std_logic;
SIGNAL \U1|U2|RESULT[2]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~40_combout\ : std_logic;
SIGNAL \U1|U1|M2~41_combout\ : std_logic;
SIGNAL \U1|U1|M2~42_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][2]~59_combout\ : std_logic;
SIGNAL \U1|U1|IR~13_combout\ : std_logic;
SIGNAL \U1|U1|Equal18~4_combout\ : std_logic;
SIGNAL \U1|U1|process_0~1_combout\ : std_logic;
SIGNAL \U1|U1|OP~4_combout\ : std_logic;
SIGNAL \U1|U1|OP~5_combout\ : std_logic;
SIGNAL \U1|U1|Y[11]~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector23~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector27~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector26~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux0~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux0~1_combout\ : std_logic;
SIGNAL \U1|U1|Decoder0~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~166_combout\ : std_logic;
SIGNAL \U1|U1|selM6~2_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[0]~5_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[3]~12\ : std_logic;
SIGNAL \U5|count_1Mhz[4]~13_combout\ : std_logic;
SIGNAL \U5|LessThan0~0_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[0]~6\ : std_logic;
SIGNAL \U5|count_1Mhz[1]~8\ : std_logic;
SIGNAL \U5|count_1Mhz[2]~9_combout\ : std_logic;
SIGNAL \U5|count_1Mhz[2]~10\ : std_logic;
SIGNAL \U5|count_1Mhz[3]~11_combout\ : std_logic;
SIGNAL \U5|LessThan1~0_combout\ : std_logic;
SIGNAL \U5|clock_1Mhz_int~q\ : std_logic;
SIGNAL \U5|clock_1MHz~feeder_combout\ : std_logic;
SIGNAL \U5|clock_1MHz~q\ : std_logic;
SIGNAL \U5|clock_1MHz~clkctrl_outclk\ : std_logic;
SIGNAL \U1|U1|IR~11_combout\ : std_logic;
SIGNAL \U1|U1|LoadSP~0_combout\ : std_logic;
SIGNAL \U1|U1|LoadSP~q\ : std_logic;
SIGNAL \U1|U1|SP~8_combout\ : std_logic;
SIGNAL \U1|U1|Add1~0_combout\ : std_logic;
SIGNAL \U1|U1|Add2~0_combout\ : std_logic;
SIGNAL \U1|U1|M2~43_combout\ : std_logic;
SIGNAL \U1|U1|process_0~4_combout\ : std_logic;
SIGNAL \U1|U1|process_0~5_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][0]~43_combout\ : std_logic;
SIGNAL \U1|U1|Decoder0~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~167_combout\ : std_logic;
SIGNAL \U1|U1|Equal28~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~420_combout\ : std_logic;
SIGNAL \U1|U1|IR~8_combout\ : std_logic;
SIGNAL \U1|U1|reg~404_combout\ : std_logic;
SIGNAL \U1|U1|Decoder0~6_combout\ : std_logic;
SIGNAL \U1|U1|reg~172_combout\ : std_logic;
SIGNAL \U1|U1|reg~489_combout\ : std_logic;
SIGNAL \U1|U1|reg~522_combout\ : std_logic;
SIGNAL \U1|U1|IR~14_combout\ : std_logic;
SIGNAL \U1|U1|reg~496_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \U1|U1|reg~533_combout\ : std_logic;
SIGNAL \U1|U1|reg~529_combout\ : std_logic;
SIGNAL \U1|U1|reg~530_combout\ : std_logic;
SIGNAL \U1|U1|Decoder0~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~170_combout\ : std_logic;
SIGNAL \U1|U1|reg~534_combout\ : std_logic;
SIGNAL \U1|U1|process_0~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~194_combout\ : std_logic;
SIGNAL \U1|U1|reg~434_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~29_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \U1|U1|reg~185_combout\ : std_logic;
SIGNAL \U1|U1|reg~531_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~8_combout\ : std_logic;
SIGNAL \U1|U1|Selector23~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector23~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector23~3_combout\ : std_logic;
SIGNAL \U1|U1|M2~2_combout\ : std_logic;
SIGNAL \U1|U1|M2~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~176_combout\ : std_logic;
SIGNAL \U1|U1|reg~538_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~537_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~38_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \U1|U1|reg~361_combout\ : std_logic;
SIGNAL \U1|U1|reg~362_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][5]~q\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~37_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~9_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~11_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~39_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~40_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~13_combout\ : std_logic;
SIGNAL \U1|U1|reg~200_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \U1|U1|reg~536_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~27_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~6_combout\ : std_logic;
SIGNAL \U1|U1|reg~325_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~22_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~36_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~19_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~20_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~14_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~15_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~35_combout\ : std_logic;
SIGNAL \U1|U1|reg~326_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~19_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~4_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~26_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~45_combout\ : std_logic;
SIGNAL \U1|U1|reg~327_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~7_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~44_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~24_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~23_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~25_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~11_combout\ : std_logic;
SIGNAL \U1|U1|reg~328_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \U1|U1|reg~341_combout\ : std_logic;
SIGNAL \U1|U1|reg~342_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][6]~94_combout\ : std_logic;
SIGNAL \U1|U1|Mux10~0_combout\ : std_logic;
SIGNAL \U1|U1|Decoder0~7_combout\ : std_logic;
SIGNAL \U1|U1|reg~173_combout\ : std_logic;
SIGNAL \U1|U1|reg~203_combout\ : std_logic;
SIGNAL \U1|U1|reg~343_combout\ : std_logic;
SIGNAL \U1|U1|reg~344_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][6]~95_combout\ : std_logic;
SIGNAL \U1|U1|reg~339_combout\ : std_logic;
SIGNAL \U1|U1|reg~340_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][6]~92_combout\ : std_logic;
SIGNAL \U1|U1|Mux10~1_combout\ : std_logic;
SIGNAL \U1|U1|M4~32_combout\ : std_logic;
SIGNAL \U1|U1|M4[6]~11_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~26_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~29_combout\ : std_logic;
SIGNAL \U1|U1|Equal47~0_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~28_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~30_combout\ : std_logic;
SIGNAL \U1|U1|SP~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~302_combout\ : std_logic;
SIGNAL \U1|U1|reg~303_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][4]~79_combout\ : std_logic;
SIGNAL \U1|U1|M2~5_combout\ : std_logic;
SIGNAL \U1|U1|M2~19_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~11_combout\ : std_logic;
SIGNAL \U3|U2|Mux3~12_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~2_combout\ : std_logic;
SIGNAL \U1|U2|Equal0~0_combout\ : std_logic;
SIGNAL \U1|U1|OP[2]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~10_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]~1_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[12]~5_combout\ : std_logic;
SIGNAL \U1|U1|M2~0_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[13]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~55_combout\ : std_logic;
SIGNAL \U1|U1|M2~56_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~2_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~3_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~14_combout\ : std_logic;
SIGNAL \U1|U1|reg~471_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~17_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~19_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~20_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~54_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~46_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~55_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~48_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~49_combout\ : std_logic;
SIGNAL \U1|U1|reg~472_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \U1|U1|reg~487_combout\ : std_logic;
SIGNAL \U1|U1|reg~488_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][13]~111_combout\ : std_logic;
SIGNAL \U1|U1|reg~197_combout\ : std_logic;
SIGNAL \U1|U1|reg~483_combout\ : std_logic;
SIGNAL \U1|U1|reg~484_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][13]~q\ : std_logic;
SIGNAL \U1|U1|Decoder0~5_combout\ : std_logic;
SIGNAL \U1|U1|reg~171_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][13]~109_combout\ : std_logic;
SIGNAL \U1|U1|Mux20~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux20~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~5_combout\ : std_logic;
SIGNAL \U1|U1|Y[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U1|reg~535_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~26_combout\ : std_logic;
SIGNAL \U1|U1|reg~451_combout\ : std_logic;
SIGNAL \U1|U1|reg~452_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~47_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~53_combout\ : std_logic;
SIGNAL \U1|U1|reg~450_combout\ : std_logic;
SIGNAL \U1|U1|reg~453_combout\ : std_logic;
SIGNAL \U1|U1|reg~464_combout\ : std_logic;
SIGNAL \U1|U1|reg~465_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][14]~117_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \U1|U1|reg~466_combout\ : std_logic;
SIGNAL \U1|U1|reg~467_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][14]~118_combout\ : std_logic;
SIGNAL \U1|U1|Mux19~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~468_combout\ : std_logic;
SIGNAL \U1|U1|reg~469_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][14]~119_combout\ : std_logic;
SIGNAL \U1|U1|Mux19~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~456_combout\ : std_logic;
SIGNAL \U1|U1|reg~457_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][14]~113_combout\ : std_logic;
SIGNAL \U1|U1|Mux19~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~454_combout\ : std_logic;
SIGNAL \U1|U1|reg~455_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][14]~112_combout\ : std_logic;
SIGNAL \U1|U1|Mux19~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux19~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~6_combout\ : std_logic;
SIGNAL \U1|U1|Y[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|RESULT[12]~17_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[12]~18_combout\ : std_logic;
SIGNAL \U1|U1|reg~509_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~16_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~30_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~8_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~29_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~27_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~28_combout\ : std_logic;
SIGNAL \U1|U1|reg~304_combout\ : std_logic;
SIGNAL \U1|U1|reg~497_combout\ : std_logic;
SIGNAL \U1|U1|reg~511_combout\ : std_logic;
SIGNAL \U1|U1|reg~403_combout\ : std_logic;
SIGNAL \U1|U1|reg~492_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~32_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~18_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~36_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~42_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~7_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~41_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~34_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~35_combout\ : std_logic;
SIGNAL \U1|U1|reg~493_combout\ : std_logic;
SIGNAL \U1|U1|reg~494_combout\ : std_logic;
SIGNAL \U1|U1|reg~495_combout\ : std_logic;
SIGNAL \U1|U1|reg~512_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][15]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][15]~123_combout\ : std_logic;
SIGNAL \U1|U1|reg~501_combout\ : std_logic;
SIGNAL \U1|U1|reg~503_combout\ : std_logic;
SIGNAL \U1|U1|reg~504_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][15]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][15]~121_combout\ : std_logic;
SIGNAL \U1|U1|reg~505_combout\ : std_logic;
SIGNAL \U1|U1|reg~507_combout\ : std_logic;
SIGNAL \U1|U1|reg~508_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][15]~q\ : std_logic;
SIGNAL \U1|U1|Decoder0~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~168_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][15]~122_combout\ : std_logic;
SIGNAL \U1|U1|Mux18~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux18~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~519_combout\ : std_logic;
SIGNAL \U1|U1|reg~517_combout\ : std_logic;
SIGNAL \U1|U1|reg~518_combout\ : std_logic;
SIGNAL \U1|U1|reg~520_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][15]~q\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \U1|U1|reg~259_combout\ : std_logic;
SIGNAL \U1|U1|reg~260_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][11]~30_combout\ : std_logic;
SIGNAL \U1|U1|Mux22~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~257_combout\ : std_logic;
SIGNAL \U1|U1|reg~258_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][11]~29_combout\ : std_logic;
SIGNAL \U1|U1|Mux22~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~250_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][11]~25_combout\ : std_logic;
SIGNAL \U1|U1|Mux22~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux22~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~9_combout\ : std_logic;
SIGNAL \U1|U1|Y[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~10_combout\ : std_logic;
SIGNAL \U1|U2|Equal1~9_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~6_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \U1|U1|reg~220_combout\ : std_logic;
SIGNAL \U1|U1|reg~221_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][9]~q\ : std_logic;
SIGNAL \U1|U1|reg~216_combout\ : std_logic;
SIGNAL \U1|U1|reg~217_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][9]~12_combout\ : std_logic;
SIGNAL \U1|U1|reg~222_combout\ : std_logic;
SIGNAL \U1|U1|reg~223_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][9]~15_combout\ : std_logic;
SIGNAL \U1|U1|Mux7~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~208_combout\ : std_logic;
SIGNAL \U1|U1|reg~209_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][9]~8_combout\ : std_logic;
SIGNAL \U1|U1|reg~532_combout\ : std_logic;
SIGNAL \U1|U1|reg~188_combout\ : std_logic;
SIGNAL \U1|U1|reg~212_combout\ : std_logic;
SIGNAL \U1|U1|reg~213_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][9]~10_combout\ : std_logic;
SIGNAL \U1|U1|reg~211_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][9]~9_combout\ : std_logic;
SIGNAL \U1|U1|Mux7~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux7~1_combout\ : std_logic;
SIGNAL \U1|U1|vga_char[9]~1_combout\ : std_logic;
SIGNAL \U1|U1|M4~44_combout\ : std_logic;
SIGNAL \U1|U1|M4[9]~1_combout\ : std_logic;
SIGNAL \U1|U1|SP[9]~17_combout\ : std_logic;
SIGNAL \U1|U1|SP~9_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~12_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~13_combout\ : std_logic;
SIGNAL \U1|U1|reg~179_combout\ : std_logic;
SIGNAL \U1|U1|reg~180_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~191_combout\ : std_logic;
SIGNAL \U1|U1|reg~315_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~10_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~43_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~34_combout\ : std_logic;
SIGNAL \U1|U1|reg~308_combout\ : std_logic;
SIGNAL \U1|U1|reg~316_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][7]~q\ : std_logic;
SIGNAL \U1|U1|M2~23_combout\ : std_logic;
SIGNAL \U1|U1|reg~309_combout\ : std_logic;
SIGNAL \U1|U1|reg~310_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][7]~96_combout\ : std_logic;
SIGNAL \U1|U1|Mux9~3_combout\ : std_logic;
SIGNAL \U1|U1|M4~31_combout\ : std_logic;
SIGNAL \U1|U1|M4[7]~12_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~5_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~4_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][7]~102_combout\ : std_logic;
SIGNAL \U1|U1|reg~321_combout\ : std_logic;
SIGNAL \U1|U1|reg~322_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][7]~100_combout\ : std_logic;
SIGNAL \U1|U1|reg~317_combout\ : std_logic;
SIGNAL \U1|U1|reg~318_combout\ : std_logic;
SIGNAL \U1|U1|Selector56~0_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][7]~103_combout\ : std_logic;
SIGNAL \U1|U1|reg~323_combout\ : std_logic;
SIGNAL \U1|U1|reg~324_combout\ : std_logic;
SIGNAL \U1|U1|Selector56~1_combout\ : std_logic;
SIGNAL \U1|U1|FR[7]~64_combout\ : std_logic;
SIGNAL \U1|U1|FR[7]~reg0_q\ : std_logic;
SIGNAL \U1|U1|reg~311_combout\ : std_logic;
SIGNAL \U1|U1|reg~312_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][7]~98_combout\ : std_logic;
SIGNAL \U1|U1|reg~313_combout\ : std_logic;
SIGNAL \U1|U1|reg~314_combout\ : std_logic;
SIGNAL \U1|U1|Selector56~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector56~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector56~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector56~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[7]~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux9~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~319_combout\ : std_logic;
SIGNAL \U1|U1|reg~320_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][7]~101_combout\ : std_logic;
SIGNAL \U1|U1|Mux9~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux9~4_combout\ : std_logic;
SIGNAL \U1|U1|Equal49~0_combout\ : std_logic;
SIGNAL \U1|U1|Equal14~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector16~0_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[15]~19_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[0]~3_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[0]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~18_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~19_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~20_combout\ : std_logic;
SIGNAL \U1|U1|reg~401_combout\ : std_logic;
SIGNAL \U1|U1|reg~402_combout\ : std_logic;
SIGNAL \U1|U1|reg~414_combout\ : std_logic;
SIGNAL \U1|U1|reg~415_combout\ : std_logic;
SIGNAL \U1|U1|reg~416_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][0]~47_combout\ : std_logic;
SIGNAL \U1|U1|reg~408_combout\ : std_logic;
SIGNAL \U1|U1|reg~409_combout\ : std_logic;
SIGNAL \U1|U1|reg~410_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][0]~45_combout\ : std_logic;
SIGNAL \U1|U1|Mux16~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux16~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux16~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~18_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~23_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~21_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~19_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~20_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~24_combout\ : std_logic;
SIGNAL \U1|U1|Selector15~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector15~1_combout\ : std_logic;
SIGNAL \U1|U1|IncSP~0_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~25_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~22_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~28_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~26_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~27_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[1]~4_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[1]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector14~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector14~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[2]~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[2]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~5_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~24_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~51_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~16_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~6_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~17_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~17_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~25_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~21_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~23_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~18_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~43_combout\ : std_logic;
SIGNAL \U1|U1|reg~381_combout\ : std_logic;
SIGNAL \U1|U1|reg~382_combout\ : std_logic;
SIGNAL \U1|U1|reg~385_combout\ : std_logic;
SIGNAL \U1|U1|reg~386_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][2]~57_combout\ : std_logic;
SIGNAL \U1|U1|Mux14~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux14~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~391_combout\ : std_logic;
SIGNAL \U1|U1|reg~392_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][2]~60_combout\ : std_logic;
SIGNAL \U1|U1|reg~395_combout\ : std_logic;
SIGNAL \U1|U1|reg~396_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][2]~62_combout\ : std_logic;
SIGNAL \U1|U1|reg~393_combout\ : std_logic;
SIGNAL \U1|U1|reg~394_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][2]~61_combout\ : std_logic;
SIGNAL \U1|U1|Mux14~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~397_combout\ : std_logic;
SIGNAL \U1|U1|reg~398_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][2]~63_combout\ : std_logic;
SIGNAL \U1|U1|Mux14~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux14~4_combout\ : std_logic;
SIGNAL \U1|U1|DecSP~0_combout\ : std_logic;
SIGNAL \U1|U1|DecSP~q\ : std_logic;
SIGNAL \U1|U1|Add2~1\ : std_logic;
SIGNAL \U1|U1|Add2~3\ : std_logic;
SIGNAL \U1|U1|Add2~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector13~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector13~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[3]~6_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[3]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Add2~5\ : std_logic;
SIGNAL \U1|U1|Add2~6_combout\ : std_logic;
SIGNAL \U1|U1|Selector12~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~377_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~33_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~22_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~50_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~41_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~42_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~9_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~14_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~15_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~23_combout\ : std_logic;
SIGNAL \U1|U1|reg~363_combout\ : std_logic;
SIGNAL \U1|U1|reg~364_combout\ : std_logic;
SIGNAL \U1|U1|reg~378_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][3]~q\ : std_logic;
SIGNAL \U3|U2|Mux4~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~5_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux4~11_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~7_combout\ : std_logic;
SIGNAL \U1|U1|reg~369_combout\ : std_logic;
SIGNAL \U1|U1|reg~370_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][3]~66_combout\ : std_logic;
SIGNAL \U1|U1|reg~365_combout\ : std_logic;
SIGNAL \U1|U1|reg~366_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][3]~64_combout\ : std_logic;
SIGNAL \U1|U1|Mux30~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~367_combout\ : std_logic;
SIGNAL \U1|U1|reg~368_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][3]~65_combout\ : std_logic;
SIGNAL \U1|U1|reg~371_combout\ : std_logic;
SIGNAL \U1|U1|reg~372_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][3]~67_combout\ : std_logic;
SIGNAL \U1|U1|Mux30~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux30~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~376_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][3]~69_combout\ : std_logic;
SIGNAL \U1|U1|Mux30~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux30~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~14_combout\ : std_logic;
SIGNAL \U1|U1|Y[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|RESULT[3]~35_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]~0_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]~2_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[3]~36_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~4_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~18_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~24_combout\ : std_logic;
SIGNAL \U1|U1|reg~224_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~23_combout\ : std_logic;
SIGNAL \U1|U1|reg~225_combout\ : std_logic;
SIGNAL \U1|U1|reg~236_combout\ : std_logic;
SIGNAL \U1|U1|reg~237_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][10]~q\ : std_logic;
SIGNAL \U1|U1|Y~1_combout\ : std_logic;
SIGNAL \U1|U1|Y[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U1|Mux26~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux26~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux26~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux26~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux26~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~13_combout\ : std_logic;
SIGNAL \U1|U1|Y[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U1|reg~329_combout\ : std_logic;
SIGNAL \U1|U1|reg~330_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][6]~88_combout\ : std_logic;
SIGNAL \U1|U1|reg~333_combout\ : std_logic;
SIGNAL \U1|U1|reg~334_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][6]~90_combout\ : std_logic;
SIGNAL \U1|U1|Mux27~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~331_combout\ : std_logic;
SIGNAL \U1|U1|reg~332_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][6]~89_combout\ : std_logic;
SIGNAL \U1|U1|Mux27~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux27~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux27~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux27~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~12_combout\ : std_logic;
SIGNAL \U1|U1|Y[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~2_combout\ : std_logic;
SIGNAL \U1|U2|Equal1~3_combout\ : std_logic;
SIGNAL \U1|U2|Equal1~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~16_combout\ : std_logic;
SIGNAL \U1|U1|Y[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~7_combout\ : std_logic;
SIGNAL \U1|U1|Y~15_combout\ : std_logic;
SIGNAL \U1|U1|Y[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U1|Y~2_combout\ : std_logic;
SIGNAL \U1|U1|Y[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U1|reg~460_combout\ : std_logic;
SIGNAL \U1|U1|reg~461_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][14]~115_combout\ : std_logic;
SIGNAL \U1|U1|reg~458_combout\ : std_logic;
SIGNAL \U1|U1|reg~459_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][14]~114_combout\ : std_logic;
SIGNAL \U1|U1|Mux2~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux2~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux2~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux2~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux2~4_combout\ : std_logic;
SIGNAL \U1|U1|Mux1~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux1~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~513_combout\ : std_logic;
SIGNAL \U1|U1|reg~515_combout\ : std_logic;
SIGNAL \U1|U1|reg~516_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][15]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][15]~124_combout\ : std_logic;
SIGNAL \U1|U1|reg~525_combout\ : std_logic;
SIGNAL \U1|U1|reg~526_combout\ : std_logic;
SIGNAL \U1|U1|reg~527_combout\ : std_logic;
SIGNAL \U1|U1|reg~528_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][15]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][15]~127_combout\ : std_logic;
SIGNAL \U1|U1|Mux1~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux1~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux1~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~448_combout\ : std_logic;
SIGNAL \U1|U1|reg~449_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][1]~q\ : std_logic;
SIGNAL \U3|U2|Mux6~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~4_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~9_combout\ : std_logic;
SIGNAL \U1|U1|reg~440_combout\ : std_logic;
SIGNAL \U1|U1|reg~441_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][1]~55_combout\ : std_logic;
SIGNAL \U1|U1|reg~438_combout\ : std_logic;
SIGNAL \U1|U1|reg~439_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][1]~54_combout\ : std_logic;
SIGNAL \U1|U1|reg~436_combout\ : std_logic;
SIGNAL \U1|U1|reg~437_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][1]~53_combout\ : std_logic;
SIGNAL \U1|U1|Mux15~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux15~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~442_combout\ : std_logic;
SIGNAL \U1|U1|reg~443_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][1]~48_combout\ : std_logic;
SIGNAL \U1|U1|Mux15~3_combout\ : std_logic;
SIGNAL \U1|U1|M4~37_combout\ : std_logic;
SIGNAL \U1|U1|M4[1]~6_combout\ : std_logic;
SIGNAL \U1|U1|X[1]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Mux15~4_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[1]~46_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[1]~47_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[1]~48_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[1]~49_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[1]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~48_combout\ : std_logic;
SIGNAL \U1|U1|M2~49_combout\ : std_logic;
SIGNAL \U1|U1|M2~50_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][1]~51_combout\ : std_logic;
SIGNAL \U1|U1|reg~444_combout\ : std_logic;
SIGNAL \U1|U1|reg~445_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][1]~49_combout\ : std_logic;
SIGNAL \U1|U1|Mux32~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux32~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~10_combout\ : std_logic;
SIGNAL \U1|U1|Y[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~5_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~477_combout\ : std_logic;
SIGNAL \U1|U1|reg~478_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][13]~106_combout\ : std_logic;
SIGNAL \U1|U1|reg~475_combout\ : std_logic;
SIGNAL \U1|U1|reg~476_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][13]~105_combout\ : std_logic;
SIGNAL \U1|U1|Mux3~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~479_combout\ : std_logic;
SIGNAL \U1|U1|reg~480_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][13]~107_combout\ : std_logic;
SIGNAL \U1|U1|Mux3~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~485_combout\ : std_logic;
SIGNAL \U1|U1|reg~486_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][13]~110_combout\ : std_logic;
SIGNAL \U1|U1|Mux3~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~482_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][13]~108_combout\ : std_logic;
SIGNAL \U1|U1|Mux3~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux3~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ : std_logic;
SIGNAL \U1|U1|reg~230_combout\ : std_logic;
SIGNAL \U1|U1|reg~231_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][10]~18_combout\ : std_logic;
SIGNAL \U1|U1|Mux6~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~232_combout\ : std_logic;
SIGNAL \U1|U1|reg~233_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][10]~19_combout\ : std_logic;
SIGNAL \U1|U1|Mux6~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~234_combout\ : std_logic;
SIGNAL \U1|U1|reg~235_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][10]~20_combout\ : std_logic;
SIGNAL \U1|U1|reg~238_combout\ : std_logic;
SIGNAL \U1|U1|reg~239_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][10]~22_combout\ : std_logic;
SIGNAL \U1|U1|Mux6~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~240_combout\ : std_logic;
SIGNAL \U1|U1|reg~241_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][10]~23_combout\ : std_logic;
SIGNAL \U1|U1|Mux6~3_combout\ : std_logic;
SIGNAL \U1|U1|vga_char[10]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Equal1~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ : std_logic;
SIGNAL \U1|U1|reg~358_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][5]~84_combout\ : std_logic;
SIGNAL \U1|U1|Mux11~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux11~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\ : std_logic;
SIGNAL \U1|U2|Equal1~11_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\ : std_logic;
SIGNAL \U1|U1|X[2]~feeder_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ : std_logic;
SIGNAL \U1|U2|Mux5~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mux5~5_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[10]~13_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[10]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~11_combout\ : std_logic;
SIGNAL \U1|U1|M2~12_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][10]~21_combout\ : std_logic;
SIGNAL \U1|U1|Mux23~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux23~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~228_combout\ : std_logic;
SIGNAL \U1|U1|reg~229_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][10]~17_combout\ : std_logic;
SIGNAL \U1|U1|Mux23~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux23~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~8_combout\ : std_logic;
SIGNAL \U1|U1|Y[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux12~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux12~6_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[3]~37_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[3]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~36_combout\ : std_logic;
SIGNAL \U1|U1|M2~37_combout\ : std_logic;
SIGNAL \U1|U1|M2~35_combout\ : std_logic;
SIGNAL \U1|U1|M2~38_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][3]~70_combout\ : std_logic;
SIGNAL \U1|U1|Mux13~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~380_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][3]~71_combout\ : std_logic;
SIGNAL \U1|U1|Mux13~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux13~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux13~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux13~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector12~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~7_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[4]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|reg~292_combout\ : std_logic;
SIGNAL \U1|U1|reg~293_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][4]~74_combout\ : std_logic;
SIGNAL \U1|U1|Mux12~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~288_combout\ : std_logic;
SIGNAL \U1|U1|reg~289_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][4]~72_combout\ : std_logic;
SIGNAL \U1|U1|Mux12~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~296_combout\ : std_logic;
SIGNAL \U1|U1|reg~297_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][4]~77_combout\ : std_logic;
SIGNAL \U1|U1|Mux12~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux12~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux12~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector11~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector11~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[5]~8_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[5]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector10~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector10~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[6]~9_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[6]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Mux10~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector9~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector9~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[7]~10_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[7]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector8~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector8~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[8]~11_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[8]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Add1~13\ : std_logic;
SIGNAL \U1|U1|Add1~15\ : std_logic;
SIGNAL \U1|U1|Add1~16_combout\ : std_logic;
SIGNAL \U1|U1|Add1~14_combout\ : std_logic;
SIGNAL \U1|U1|M4[3]~8_combout\ : std_logic;
SIGNAL \U1|U1|SP~5_combout\ : std_logic;
SIGNAL \U1|U1|M4~36_combout\ : std_logic;
SIGNAL \U1|U1|M4[2]~7_combout\ : std_logic;
SIGNAL \U1|U1|SP~6_combout\ : std_logic;
SIGNAL \U1|U1|Add1~1\ : std_logic;
SIGNAL \U1|U1|Add1~3\ : std_logic;
SIGNAL \U1|U1|Add1~5\ : std_logic;
SIGNAL \U1|U1|Add1~7\ : std_logic;
SIGNAL \U1|U1|Add1~8_combout\ : std_logic;
SIGNAL \U1|U1|Add2~7\ : std_logic;
SIGNAL \U1|U1|Add2~9\ : std_logic;
SIGNAL \U1|U1|Add2~11\ : std_logic;
SIGNAL \U1|U1|Add2~13\ : std_logic;
SIGNAL \U1|U1|Add2~15\ : std_logic;
SIGNAL \U1|U1|Add2~16_combout\ : std_logic;
SIGNAL \U1|U1|Selector7~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector7~1_combout\ : std_logic;
SIGNAL \U1|U1|Add0~18_combout\ : std_logic;
SIGNAL \U1|U1|FR[9]~34_combout\ : std_logic;
SIGNAL \U1|U1|FR[9]~57_combout\ : std_logic;
SIGNAL \U1|U1|FR[9]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector54~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector54~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector54~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector54~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector54~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector54~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[9]~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[10]~13_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[10]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector5~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector5~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[11]~14_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[11]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector4~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector4~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[12]~15_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[12]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Add2~17\ : std_logic;
SIGNAL \U1|U1|Add2~19\ : std_logic;
SIGNAL \U1|U1|Add2~21\ : std_logic;
SIGNAL \U1|U1|Add2~23\ : std_logic;
SIGNAL \U1|U1|Add2~24_combout\ : std_logic;
SIGNAL \U1|U1|Add0~24_combout\ : std_logic;
SIGNAL \U1|U1|Selector3~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector3~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[9]~12_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[9]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector6~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector6~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \U1|U1|X[4]~feeder_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Equal1~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mux8~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux8~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Mux8~5_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ : std_logic;
SIGNAL \U1|U2|Mux8~7_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[7]~26_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[7]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~24_combout\ : std_logic;
SIGNAL \U1|U1|M2~25_combout\ : std_logic;
SIGNAL \U1|U1|M2~26_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][7]~99_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][7]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][7]~97_combout\ : std_logic;
SIGNAL \U1|U1|Mux41~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux41~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux41~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux41~3_combout\ : std_logic;
SIGNAL \U1|U1|X[7]~8_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~0_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~2_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~3_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~5_combout\ : std_logic;
SIGNAL \U1|U1|reg~177_combout\ : std_logic;
SIGNAL \U1|U1|reg~178_combout\ : std_logic;
SIGNAL \U1|U1|reg~181_combout\ : std_logic;
SIGNAL \U1|U1|reg~182_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \U1|U1|reg~201_combout\ : std_logic;
SIGNAL \U1|U1|reg~202_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][8]~6_combout\ : std_logic;
SIGNAL \U1|U1|reg~198_combout\ : std_logic;
SIGNAL \U1|U1|reg~199_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][8]~5_combout\ : std_logic;
SIGNAL \U1|U1|Mux8~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~204_combout\ : std_logic;
SIGNAL \U1|U1|reg~205_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][8]~7_combout\ : std_logic;
SIGNAL \U1|U1|Mux8~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~189_combout\ : std_logic;
SIGNAL \U1|U1|reg~190_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][8]~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~186_combout\ : std_logic;
SIGNAL \U1|U1|reg~187_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][8]~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux8~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux8~1_combout\ : std_logic;
SIGNAL \U1|U1|vga_char[8]~0_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[8]~3_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[8]~4_combout\ : std_logic;
SIGNAL \U1|U1|OP~6_combout\ : std_logic;
SIGNAL \U1|U1|OP~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~4_combout\ : std_logic;
SIGNAL \U1|U2|Add2~1\ : std_logic;
SIGNAL \U1|U2|Add2~3\ : std_logic;
SIGNAL \U1|U2|Add2~5\ : std_logic;
SIGNAL \U1|U2|Add2~7\ : std_logic;
SIGNAL \U1|U2|Add2~9\ : std_logic;
SIGNAL \U1|U2|Add2~11\ : std_logic;
SIGNAL \U1|U2|Add2~13\ : std_logic;
SIGNAL \U1|U2|Add2~15\ : std_logic;
SIGNAL \U1|U2|Add2~16_combout\ : std_logic;
SIGNAL \U1|U2|Add0~2_combout\ : std_logic;
SIGNAL \U1|U2|Add0~3_combout\ : std_logic;
SIGNAL \U1|U2|Add0~6_combout\ : std_logic;
SIGNAL \U1|U2|Add2~10_combout\ : std_logic;
SIGNAL \U1|U2|Add0~8_combout\ : std_logic;
SIGNAL \U1|U2|Add0~9_combout\ : std_logic;
SIGNAL \U1|U2|Add0~11_combout\ : std_logic;
SIGNAL \U1|U2|Add0~13_combout\ : std_logic;
SIGNAL \U1|U2|Add2~2_combout\ : std_logic;
SIGNAL \U1|U2|Add0~16_combout\ : std_logic;
SIGNAL \U1|U1|Equal48~4_combout\ : std_logic;
SIGNAL \U1|U1|FR~23_combout\ : std_logic;
SIGNAL \U1|U2|auxFR~0_combout\ : std_logic;
SIGNAL \U1|U2|Add2~17\ : std_logic;
SIGNAL \U1|U2|Add2~19\ : std_logic;
SIGNAL \U1|U2|Add2~21\ : std_logic;
SIGNAL \U1|U2|Add2~23\ : std_logic;
SIGNAL \U1|U2|Add2~25\ : std_logic;
SIGNAL \U1|U2|Add2~27\ : std_logic;
SIGNAL \U1|U2|Add2~29\ : std_logic;
SIGNAL \U1|U2|Add2~31\ : std_logic;
SIGNAL \U1|U2|Add2~32_combout\ : std_logic;
SIGNAL \U1|U2|Add2~30_combout\ : std_logic;
SIGNAL \U1|U2|Add2~24_combout\ : std_logic;
SIGNAL \U1|U2|Add2~22_combout\ : std_logic;
SIGNAL \U1|U2|Add2~20_combout\ : std_logic;
SIGNAL \U1|U2|Add2~18_combout\ : std_logic;
SIGNAL \U1|U2|Add2~12_combout\ : std_logic;
SIGNAL \U1|U2|Add2~8_combout\ : std_logic;
SIGNAL \U1|U2|Add2~0_combout\ : std_logic;
SIGNAL \U1|U2|Add1~1_cout\ : std_logic;
SIGNAL \U1|U2|Add1~3_cout\ : std_logic;
SIGNAL \U1|U2|Add1~5_cout\ : std_logic;
SIGNAL \U1|U2|Add1~7_cout\ : std_logic;
SIGNAL \U1|U2|Add1~9_cout\ : std_logic;
SIGNAL \U1|U2|Add1~11_cout\ : std_logic;
SIGNAL \U1|U2|Add1~13_cout\ : std_logic;
SIGNAL \U1|U2|Add1~15_cout\ : std_logic;
SIGNAL \U1|U2|Add1~17_cout\ : std_logic;
SIGNAL \U1|U2|Add1~19_cout\ : std_logic;
SIGNAL \U1|U2|Add1~21_cout\ : std_logic;
SIGNAL \U1|U2|Add1~23_cout\ : std_logic;
SIGNAL \U1|U2|Add1~25_cout\ : std_logic;
SIGNAL \U1|U2|Add1~27_cout\ : std_logic;
SIGNAL \U1|U2|Add1~29_cout\ : std_logic;
SIGNAL \U1|U2|Add1~31_cout\ : std_logic;
SIGNAL \U1|U2|Add1~32_combout\ : std_logic;
SIGNAL \U1|U2|Add1~34_combout\ : std_logic;
SIGNAL \U1|U2|Add1~35_combout\ : std_logic;
SIGNAL \U1|U1|FR~60_combout\ : std_logic;
SIGNAL \U1|U1|FR~24_combout\ : std_logic;
SIGNAL \U1|U1|FR[4]~reg0_q\ : std_logic;
SIGNAL \U1|U2|Add0~18_combout\ : std_logic;
SIGNAL \U1|U2|Add0~20_cout\ : std_logic;
SIGNAL \U1|U2|Add0~22\ : std_logic;
SIGNAL \U1|U2|Add0~24\ : std_logic;
SIGNAL \U1|U2|Add0~26\ : std_logic;
SIGNAL \U1|U2|Add0~28\ : std_logic;
SIGNAL \U1|U2|Add0~30\ : std_logic;
SIGNAL \U1|U2|Add0~32\ : std_logic;
SIGNAL \U1|U2|Add0~34\ : std_logic;
SIGNAL \U1|U2|Add0~36\ : std_logic;
SIGNAL \U1|U2|Add0~37_combout\ : std_logic;
SIGNAL \U1|U2|Mux7~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux7~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux7~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mux7~5_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\ : std_logic;
SIGNAL \U1|U2|Mux7~6_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[8]~6_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[8]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~4_combout\ : std_logic;
SIGNAL \U1|U1|M2~6_combout\ : std_logic;
SIGNAL \U1|U1|reg~183_combout\ : std_logic;
SIGNAL \U1|U1|reg~184_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][8]~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux25~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux25~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux25~4_combout\ : std_logic;
SIGNAL \U1|U1|M4[8]~0_combout\ : std_logic;
SIGNAL \U1|U1|SP~0_combout\ : std_logic;
SIGNAL \U1|U1|Add1~17\ : std_logic;
SIGNAL \U1|U1|Add1~18_combout\ : std_logic;
SIGNAL \U1|U1|Add2~18_combout\ : std_logic;
SIGNAL \U1|U1|M2~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux6~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mux6~5_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[9]~10_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[9]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~8_combout\ : std_logic;
SIGNAL \U1|U1|M2~9_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][9]~14_combout\ : std_logic;
SIGNAL \U1|U1|Mux24~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux24~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux24~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux24~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux24~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~7_combout\ : std_logic;
SIGNAL \U1|U1|Y[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~1_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~11_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~10_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~7_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]~58_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[15]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~58_combout\ : std_logic;
SIGNAL \U1|U1|M2~59_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][15]~125_combout\ : std_logic;
SIGNAL \U1|U1|Mux18~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux18~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux18~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~3_combout\ : std_logic;
SIGNAL \U1|U1|Y[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~9_combout\ : std_logic;
SIGNAL \U1|U2|Add0~51_combout\ : std_logic;
SIGNAL \U1|U2|Add0~47_combout\ : std_logic;
SIGNAL \U1|U2|Add0~43_combout\ : std_logic;
SIGNAL \U1|U2|Add0~39_combout\ : std_logic;
SIGNAL \U1|U2|Add0~38\ : std_logic;
SIGNAL \U1|U2|Add0~42\ : std_logic;
SIGNAL \U1|U2|Add0~46\ : std_logic;
SIGNAL \U1|U2|Add0~50\ : std_logic;
SIGNAL \U1|U2|Add0~53_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~7_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mux3~8_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[12]~19_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[12]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~16_combout\ : std_logic;
SIGNAL \U1|U1|M2~17_combout\ : std_logic;
SIGNAL \U1|U1|M2~18_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~2_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~31_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~37_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~38_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~3_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~32_combout\ : std_logic;
SIGNAL \U1|U1|reg~263_combout\ : std_logic;
SIGNAL \U1|U1|reg~266_combout\ : std_logic;
SIGNAL \U1|U1|reg~273_combout\ : std_logic;
SIGNAL \U1|U1|reg~274_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[7][12]~39_combout\ : std_logic;
SIGNAL \U1|U1|reg~271_combout\ : std_logic;
SIGNAL \U1|U1|reg~272_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][12]~38_combout\ : std_logic;
SIGNAL \U1|U1|Mux21~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux21~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~281_combout\ : std_logic;
SIGNAL \U1|U1|reg~282_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][12]~35_combout\ : std_logic;
SIGNAL \U1|U1|reg~277_combout\ : std_logic;
SIGNAL \U1|U1|reg~278_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][12]~33_combout\ : std_logic;
SIGNAL \U1|U1|Mux21~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux21~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux21~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~4_combout\ : std_logic;
SIGNAL \U1|U1|Y[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \U1|U2|Mux11~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[4]~22_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[4]~23_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[4]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~20_combout\ : std_logic;
SIGNAL \U1|U1|M2~21_combout\ : std_logic;
SIGNAL \U1|U1|M2~22_combout\ : std_logic;
SIGNAL \U1|U1|reg~300_combout\ : std_logic;
SIGNAL \U1|U1|reg~301_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][4]~78_combout\ : std_logic;
SIGNAL \U1|U1|Mux29~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux29~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux29~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~294_combout\ : std_logic;
SIGNAL \U1|U1|reg~295_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][4]~75_combout\ : std_logic;
SIGNAL \U1|U1|Mux29~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux29~4_combout\ : std_logic;
SIGNAL \U1|U1|M4[4]~9_combout\ : std_logic;
SIGNAL \U1|U1|SP~4_combout\ : std_logic;
SIGNAL \U1|U1|Add1~9\ : std_logic;
SIGNAL \U1|U1|Add1~10_combout\ : std_logic;
SIGNAL \U1|U1|Add2~10_combout\ : std_logic;
SIGNAL \U1|U1|SP~3_combout\ : std_logic;
SIGNAL \U1|U1|Add1~11\ : std_logic;
SIGNAL \U1|U1|Add1~12_combout\ : std_logic;
SIGNAL \U1|U1|Add2~12_combout\ : std_logic;
SIGNAL \U1|U1|M2~27_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~5_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[6]~27_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[6]~28_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[6]~29_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[6]~30_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[6]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~28_combout\ : std_logic;
SIGNAL \U1|U1|M2~29_combout\ : std_logic;
SIGNAL \U1|U1|M2~30_combout\ : std_logic;
SIGNAL \U1|U1|reg~337_combout\ : std_logic;
SIGNAL \U1|U1|reg~338_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][6]~93_combout\ : std_logic;
SIGNAL \U1|U1|Mux42~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux42~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux42~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~335_combout\ : std_logic;
SIGNAL \U1|U1|reg~336_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][6]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][6]~91_combout\ : std_logic;
SIGNAL \U1|U1|Mux42~1_combout\ : std_logic;
SIGNAL \U1|U1|X[6]~9_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~15_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~16_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~12_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~13_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~21_combout\ : std_logic;
SIGNAL \U1|U1|reg~345_combout\ : std_logic;
SIGNAL \U1|U1|reg~346_combout\ : std_logic;
SIGNAL \U1|U1|reg~348_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][5]~80_combout\ : std_logic;
SIGNAL \U1|U1|Mux28~2_combout\ : std_logic;
SIGNAL \U1|U1|reg~353_combout\ : std_logic;
SIGNAL \U1|U1|reg~354_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][5]~83_combout\ : std_logic;
SIGNAL \U1|U1|Mux28~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~355_combout\ : std_logic;
SIGNAL \U1|U1|reg~356_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][5]~85_combout\ : std_logic;
SIGNAL \U1|U1|Mux28~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux28~4_combout\ : std_logic;
SIGNAL \U1|U1|M4[5]~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~10_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux0~11_combout\ : std_logic;
SIGNAL \U3|U2|process_0~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~4_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~0_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~1_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~3_combout\ : std_logic;
SIGNAL \U3|U2|Mux2~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux5~11_combout\ : std_logic;
SIGNAL \U3|U2|process_0~2_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~9_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~7_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~6_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~8_combout\ : std_logic;
SIGNAL \U3|U2|Mux6~10_combout\ : std_logic;
SIGNAL \U3|U2|process_0~1_combout\ : std_logic;
SIGNAL \U3|U2|process_0~3_combout\ : std_logic;
SIGNAL \U3|U2|process_0~4_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~6_combout\ : std_logic;
SIGNAL \U1|U2|Add0~31_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[5]~33_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[5]~34_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[5]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~32_combout\ : std_logic;
SIGNAL \U1|U1|M2~33_combout\ : std_logic;
SIGNAL \U1|U1|M2~31_combout\ : std_logic;
SIGNAL \U1|U1|M2~34_combout\ : std_logic;
SIGNAL \U1|U1|reg[7][5]~87_combout\ : std_logic;
SIGNAL \U1|U1|reg~359_combout\ : std_logic;
SIGNAL \U1|U1|reg~360_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][5]~86_combout\ : std_logic;
SIGNAL \U1|U1|Mux43~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux43~3_combout\ : std_logic;
SIGNAL \U1|U1|X[5]~10_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~0_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \U1|U1|reg~275_combout\ : std_logic;
SIGNAL \U1|U1|reg~276_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][12]~32_combout\ : std_logic;
SIGNAL \U1|U1|reg~279_combout\ : std_logic;
SIGNAL \U1|U1|reg~280_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][12]~34_combout\ : std_logic;
SIGNAL \U1|U1|Mux36~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux36~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~267_combout\ : std_logic;
SIGNAL \U1|U1|reg~268_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][12]~36_combout\ : std_logic;
SIGNAL \U1|U1|reg~269_combout\ : std_logic;
SIGNAL \U1|U1|reg~270_combout\ : std_logic;
SIGNAL \U1|U1|reg[5][12]~q\ : std_logic;
SIGNAL \U1|U1|reg[5][12]~37_combout\ : std_logic;
SIGNAL \U1|U1|Mux36~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux36~3_combout\ : std_logic;
SIGNAL \U1|U1|X[12]~4_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~12_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~8_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~20_combout\ : std_logic;
SIGNAL \U1|U1|reg~242_combout\ : std_logic;
SIGNAL \U1|U1|reg~244_combout\ : std_logic;
SIGNAL \U1|U1|reg~243_combout\ : std_logic;
SIGNAL \U1|U1|reg~245_combout\ : std_logic;
SIGNAL \U1|U1|reg~246_combout\ : std_logic;
SIGNAL \U1|U1|reg~248_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][11]~24_combout\ : std_logic;
SIGNAL \U1|U1|reg~251_combout\ : std_logic;
SIGNAL \U1|U1|reg~252_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][11]~26_combout\ : std_logic;
SIGNAL \U1|U1|Mux5~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux5~1_combout\ : std_logic;
SIGNAL \U1|U1|vga_char[11]~3_combout\ : std_logic;
SIGNAL \U1|U1|M4~46_combout\ : std_logic;
SIGNAL \U1|U1|M4[11]~3_combout\ : std_logic;
SIGNAL \U1|U1|SP[11]~19_combout\ : std_logic;
SIGNAL \U1|U1|SP~11_combout\ : std_logic;
SIGNAL \U1|U1|M4[10]~2_combout\ : std_logic;
SIGNAL \U1|U1|Add2~20_combout\ : std_logic;
SIGNAL \U1|U1|SP[10]~18_combout\ : std_logic;
SIGNAL \U1|U1|SP~10_combout\ : std_logic;
SIGNAL \U1|U1|Add1~19\ : std_logic;
SIGNAL \U1|U1|Add1~21\ : std_logic;
SIGNAL \U1|U1|Add1~22_combout\ : std_logic;
SIGNAL \U1|U1|Add2~22_combout\ : std_logic;
SIGNAL \U1|U1|M2~13_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[11]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~14_combout\ : std_logic;
SIGNAL \U1|U1|M2~15_combout\ : std_logic;
SIGNAL \U1|U1|reg~253_combout\ : std_logic;
SIGNAL \U1|U1|reg~254_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][11]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][11]~27_combout\ : std_logic;
SIGNAL \U1|U1|Mux37~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux37~1_combout\ : std_logic;
SIGNAL \U1|U1|X[11]~5_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~9_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~10_combout\ : std_logic;
SIGNAL \U1|U1|reg~285_combout\ : std_logic;
SIGNAL \U1|U1|reg~284_combout\ : std_logic;
SIGNAL \U1|U1|reg~286_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~33_combout\ : std_logic;
SIGNAL \U1|U1|reg~283_combout\ : std_logic;
SIGNAL \U1|U1|reg~287_combout\ : std_logic;
SIGNAL \U1|U1|reg~290_combout\ : std_logic;
SIGNAL \U1|U1|reg~291_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][4]~73_combout\ : std_logic;
SIGNAL \U1|U1|Mux44~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux44~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~298_combout\ : std_logic;
SIGNAL \U1|U1|reg~299_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][4]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][4]~76_combout\ : std_logic;
SIGNAL \U1|U1|Mux44~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux44~3_combout\ : std_logic;
SIGNAL \U1|U1|X[4]~11_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~45_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~46_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight0~16_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~52_combout\ : std_logic;
SIGNAL \U1|U1|reg~429_combout\ : std_logic;
SIGNAL \U1|U1|reg~430_combout\ : std_logic;
SIGNAL \U1|U1|ShiftRight1~22_combout\ : std_logic;
SIGNAL \U1|U1|reg~431_combout\ : std_logic;
SIGNAL \U1|U1|reg~432_combout\ : std_logic;
SIGNAL \U1|U1|reg~433_combout\ : std_logic;
SIGNAL \U1|U1|reg~435_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][1]~52_combout\ : std_logic;
SIGNAL \U1|U1|Mux47~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux47~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~446_combout\ : std_logic;
SIGNAL \U1|U1|reg~447_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][1]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][1]~50_combout\ : std_logic;
SIGNAL \U1|U1|Mux47~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux47~1_combout\ : std_logic;
SIGNAL \U1|U1|X[1]~14_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~10_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~25_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~26_combout\ : std_logic;
SIGNAL \U1|U1|reg~373_combout\ : std_logic;
SIGNAL \U1|U1|reg~374_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][3]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][3]~68_combout\ : std_logic;
SIGNAL \U1|U1|Mux45~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux45~3_combout\ : std_logic;
SIGNAL \U1|U1|X[3]~12_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~17_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \U1|U1|reg~226_combout\ : std_logic;
SIGNAL \U1|U1|reg~227_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][10]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][10]~16_combout\ : std_logic;
SIGNAL \U1|U1|Mux38~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux38~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux38~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux38~3_combout\ : std_logic;
SIGNAL \U1|U1|X[10]~6_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~7_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~12_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~13_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~21_combout\ : std_logic;
SIGNAL \U1|U1|RotateRight0~22_combout\ : std_logic;
SIGNAL \U1|U1|reg~207_combout\ : std_logic;
SIGNAL \U1|U1|reg~214_combout\ : std_logic;
SIGNAL \U1|U1|reg~215_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][9]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][9]~11_combout\ : std_logic;
SIGNAL \U1|U1|Mux39~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux39~1_combout\ : std_logic;
SIGNAL \U1|U1|X[9]~7_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \U1|U1|reg~473_combout\ : std_logic;
SIGNAL \U1|U1|reg~474_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][13]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][13]~104_combout\ : std_logic;
SIGNAL \U1|U1|Mux35~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux35~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux35~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux35~3_combout\ : std_logic;
SIGNAL \U1|U1|X[13]~3_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \U1|U1|reg~462_combout\ : std_logic;
SIGNAL \U1|U1|reg~463_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][14]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][14]~116_combout\ : std_logic;
SIGNAL \U1|U1|Mux34~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux34~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux34~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux34~1_combout\ : std_logic;
SIGNAL \U1|U1|X[14]~2_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \U1|U1|reg~498_combout\ : std_logic;
SIGNAL \U1|U1|reg~523_combout\ : std_logic;
SIGNAL \U1|U1|reg~524_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][15]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][15]~126_combout\ : std_logic;
SIGNAL \U1|U1|Mux17~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux17~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux17~0_combout\ : std_logic;
SIGNAL \U1|U1|reg~491_combout\ : std_logic;
SIGNAL \U1|U1|reg~499_combout\ : std_logic;
SIGNAL \U1|U1|reg~500_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][15]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][15]~120_combout\ : std_logic;
SIGNAL \U1|U1|Mux17~1_combout\ : std_logic;
SIGNAL \U1|U1|X[15]~1_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~4_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~5_combout\ : std_logic;
SIGNAL \U1|U1|RotateLeft0~44_combout\ : std_logic;
SIGNAL \U1|U1|reg~405_combout\ : std_logic;
SIGNAL \U1|U1|reg~421_combout\ : std_logic;
SIGNAL \U1|U1|reg~422_combout\ : std_logic;
SIGNAL \U1|U1|reg[2][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[2][0]~41_combout\ : std_logic;
SIGNAL \U1|U1|reg~423_combout\ : std_logic;
SIGNAL \U1|U1|reg~424_combout\ : std_logic;
SIGNAL \U1|U1|reg~425_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][0]~42_combout\ : std_logic;
SIGNAL \U1|U1|Mux16~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux16~3_combout\ : std_logic;
SIGNAL \U1|U1|M4~38_combout\ : std_logic;
SIGNAL \U1|U1|Mux33~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux33~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~399_combout\ : std_logic;
SIGNAL \U1|U1|reg~406_combout\ : std_logic;
SIGNAL \U1|U1|reg~407_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][0]~44_combout\ : std_logic;
SIGNAL \U1|U1|Mux33~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux33~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux33~4_combout\ : std_logic;
SIGNAL \U1|U1|M4[0]~5_combout\ : std_logic;
SIGNAL \U3|U2|bin_digit~10_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[0]~44_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \U1|U2|Add0~21_combout\ : std_logic;
SIGNAL \U1|U2|Mux15~1_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \U1|U2|Mux15~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \U1|U2|Mux15~0_combout\ : std_logic;
SIGNAL \U1|U2|Mux15~3_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[0]~45_combout\ : std_logic;
SIGNAL \U1|U2|RESULT[0]$latch~combout\ : std_logic;
SIGNAL \U1|U1|M2~44_combout\ : std_logic;
SIGNAL \U1|U1|M2~45_combout\ : std_logic;
SIGNAL \U1|U1|M2~46_combout\ : std_logic;
SIGNAL \U1|U1|reg~417_combout\ : std_logic;
SIGNAL \U1|U1|reg~418_combout\ : std_logic;
SIGNAL \U1|U1|reg~419_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][0]~40_combout\ : std_logic;
SIGNAL \U1|U1|Mux48~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux48~1_combout\ : std_logic;
SIGNAL \U1|U1|reg~411_combout\ : std_logic;
SIGNAL \U1|U1|reg~412_combout\ : std_logic;
SIGNAL \U1|U1|reg~413_combout\ : std_logic;
SIGNAL \U1|U1|reg[4][0]~q\ : std_logic;
SIGNAL \U1|U1|reg[4][0]~46_combout\ : std_logic;
SIGNAL \U1|U1|Mux48~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux48~3_combout\ : std_logic;
SIGNAL \U1|U1|X[0]~15_combout\ : std_logic;
SIGNAL \U1|U1|X[0]~feeder_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \U1|U2|LessThan1~0_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \U1|U2|LessThan1~2_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \U1|U2|LessThan1~1_combout\ : std_logic;
SIGNAL \U1|U2|LessThan1~4_combout\ : std_logic;
SIGNAL \U1|U1|FR[5]~55_combout\ : std_logic;
SIGNAL \U1|U1|FR[5]~61_combout\ : std_logic;
SIGNAL \U1|U1|FR[5]~reg0feeder_combout\ : std_logic;
SIGNAL \U1|U1|FR[5]~reg0_q\ : std_logic;
SIGNAL \U1|U1|reg[0][5]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][5]~82_combout\ : std_logic;
SIGNAL \U1|U1|reg~351_combout\ : std_logic;
SIGNAL \U1|U1|reg~352_combout\ : std_logic;
SIGNAL \U1|U1|reg~349_combout\ : std_logic;
SIGNAL \U1|U1|reg~350_combout\ : std_logic;
SIGNAL \U1|U1|Selector58~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector58~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector58~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector58~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector58~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector58~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[5]~14_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~50_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~51_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~52_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~53_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~54_combout\ : std_logic;
SIGNAL \U1|U1|IR~9_combout\ : std_logic;
SIGNAL \U1|U1|reg~174_combout\ : std_logic;
SIGNAL \U1|U1|reg~175_combout\ : std_logic;
SIGNAL \U1|U1|reg~383_combout\ : std_logic;
SIGNAL \U1|U1|reg~384_combout\ : std_logic;
SIGNAL \U1|U1|reg[1][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[1][2]~56_combout\ : std_logic;
SIGNAL \U1|U1|reg~387_combout\ : std_logic;
SIGNAL \U1|U1|reg~388_combout\ : std_logic;
SIGNAL \U1|U1|reg[0][2]~q\ : std_logic;
SIGNAL \U1|U1|reg[0][2]~58_combout\ : std_logic;
SIGNAL \U1|U1|Mux46~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux46~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux46~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux46~3_combout\ : std_logic;
SIGNAL \U1|U1|X[2]~13_combout\ : std_logic;
SIGNAL \U1|U1|Mux31~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux31~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux31~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux31~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux31~4_combout\ : std_logic;
SIGNAL \U1|U1|Y~11_combout\ : std_logic;
SIGNAL \U1|U1|Y[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \U1|U2|Equal1~12_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~10_combout\ : std_logic;
SIGNAL \U1|U2|Add2~28_combout\ : std_logic;
SIGNAL \U1|U2|Mux1~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux1~4_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ : std_logic;
SIGNAL \U1|U2|Mux1~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux1~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux1~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux14~5_combout\ : std_logic;
SIGNAL \U1|U2|Add0~23_combout\ : std_logic;
SIGNAL \U1|U2|Mux14~2_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \U1|U2|Mux14~3_combout\ : std_logic;
SIGNAL \U1|U2|Mux14~4_combout\ : std_logic;
SIGNAL \U1|U2|Mux14~6_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~46_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~47_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~48_combout\ : std_logic;
SIGNAL \U1|U2|Add2~4_combout\ : std_logic;
SIGNAL \U1|U2|Add0~25_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~2_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \U1|U2|Mux13~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~6_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux13~8_combout\ : std_logic;
SIGNAL \U1|U2|Mux0~8_combout\ : std_logic;
SIGNAL \U1|U2|Mux8~6_combout\ : std_logic;
SIGNAL \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \U1|U2|Mux10~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux10~8_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~45_combout\ : std_logic;
SIGNAL \U1|U2|Add0~29_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~2_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~5_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~6_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~7_combout\ : std_logic;
SIGNAL \U1|U2|Mux11~8_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~41_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~39_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~36_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~37_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~40_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~42_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~43_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~44_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~51_combout\ : std_logic;
SIGNAL \U1|U2|Equal4~0_combout\ : std_logic;
SIGNAL \U1|U2|auxFR~2_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~33_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~35_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~52_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~reg0feeder_combout\ : std_logic;
SIGNAL \U1|U1|FR[3]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector60~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector60~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector60~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector60~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[3]~12_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~60_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~61_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~62_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~63_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~64_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \U1|U1|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \U1|U1|reg~389_combout\ : std_logic;
SIGNAL \U1|U1|reg~390_combout\ : std_logic;
SIGNAL \U1|U1|Selector61~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector61~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector61~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector61~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector61~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector61~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[2]~11_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~65_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~66_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~67_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~68_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~69_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~1_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~2_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~3_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~4_combout\ : std_logic;
SIGNAL \U1|U2|LessThan4~1_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~3_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~5_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~7_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~9_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~11_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~13_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~15_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~17_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~19_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~21_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~23_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~25_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~27_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~29_cout\ : std_logic;
SIGNAL \U1|U2|LessThan4~30_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~7_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~6_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~5_combout\ : std_logic;
SIGNAL \U1|U2|Equal5~9_combout\ : std_logic;
SIGNAL \U1|U2|auxFR~1_combout\ : std_logic;
SIGNAL \U1|U2|auxFR~3_combout\ : std_logic;
SIGNAL \U1|U1|FR[2]~25_combout\ : std_logic;
SIGNAL \U1|U1|FR[2]~53_combout\ : std_logic;
SIGNAL \U1|U1|FR[2]~54_combout\ : std_logic;
SIGNAL \U1|U1|FR[2]~reg0_q\ : std_logic;
SIGNAL \U1|U1|process_0~17_combout\ : std_logic;
SIGNAL \U1|U1|process_0~18_combout\ : std_logic;
SIGNAL \U1|U1|FR[6]~reg0feeder_combout\ : std_logic;
SIGNAL \U1|U1|FR[6]~reg0_q\ : std_logic;
SIGNAL \U1|U1|process_0~14_combout\ : std_logic;
SIGNAL \U1|U1|process_0~15_combout\ : std_logic;
SIGNAL \U1|U1|process_0~8_combout\ : std_logic;
SIGNAL \U1|U1|process_0~9_combout\ : std_logic;
SIGNAL \U1|U1|process_0~10_combout\ : std_logic;
SIGNAL \U1|U1|process_0~11_combout\ : std_logic;
SIGNAL \U1|U1|process_0~16_combout\ : std_logic;
SIGNAL \U1|U1|process_0~21_combout\ : std_logic;
SIGNAL \U1|U1|RW~0_combout\ : std_logic;
SIGNAL \U1|U1|FR[12]~67_combout\ : std_logic;
SIGNAL \U1|U1|FR[12]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector51~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector51~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector51~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector51~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector51~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector51~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[12]~8_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~25_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~26_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~27_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~28_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~29_combout\ : std_logic;
SIGNAL \U1|U1|OP[2]~0_combout\ : std_logic;
SIGNAL \U1|U1|Equal8~2_combout\ : std_logic;
SIGNAL \U1|U1|Equal15~0_combout\ : std_logic;
SIGNAL \U1|U1|M4[15]~24_combout\ : std_logic;
SIGNAL \U1|U1|Selector24~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector30~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector28~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux0~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux0~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~169_combout\ : std_logic;
SIGNAL \U1|U1|reg~192_combout\ : std_logic;
SIGNAL \U1|U1|reg~193_combout\ : std_logic;
SIGNAL \U1|U1|reg[3][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[3][8]~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux40~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux40~1_combout\ : std_logic;
SIGNAL \U1|U1|X[8]~0_combout\ : std_logic;
SIGNAL \U1|U1|reg[6][8]~q\ : std_logic;
SIGNAL \U1|U1|reg[6][8]~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~195_combout\ : std_logic;
SIGNAL \U1|U1|reg~196_combout\ : std_logic;
SIGNAL \U1|U1|Selector55~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector55~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector55~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector55~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector55~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector55~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[8]~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \U1|U1|IR~2_combout\ : std_logic;
SIGNAL \U1|U1|Decoder0~3_combout\ : std_logic;
SIGNAL \U1|U1|reg~546_combout\ : std_logic;
SIGNAL \U1|U1|reg~426_combout\ : std_logic;
SIGNAL \U1|U1|reg~428_combout\ : std_logic;
SIGNAL \U1|U1|Selector63~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector63~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector63~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector63~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector63~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector63~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[0]~9_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~70_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~71_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~72_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~73_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~74_combout\ : std_logic;
SIGNAL \U1|U1|PC~15_combout\ : std_logic;
SIGNAL \U1|U1|Add0~1\ : std_logic;
SIGNAL \U1|U1|Add0~2_combout\ : std_logic;
SIGNAL \U1|U1|FR[1]~27_combout\ : std_logic;
SIGNAL \U1|U1|FR[1]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector62~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector62~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector62~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector62~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector62~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector62~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[1]~10_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~75_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~76_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~77_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~78_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~79_combout\ : std_logic;
SIGNAL \U1|U1|PC~14_combout\ : std_logic;
SIGNAL \U1|U1|Add0~3\ : std_logic;
SIGNAL \U1|U1|Add0~5\ : std_logic;
SIGNAL \U1|U1|Add0~7\ : std_logic;
SIGNAL \U1|U1|Add0~8_combout\ : std_logic;
SIGNAL \U1|U1|Selector59~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector59~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector59~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector59~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector59~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector59~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[4]~13_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~47_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~48_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~45_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~46_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~49_combout\ : std_logic;
SIGNAL \U1|U1|PC~11_combout\ : std_logic;
SIGNAL \U1|U1|Add0~9\ : std_logic;
SIGNAL \U1|U1|Add0~10_combout\ : std_logic;
SIGNAL \U1|U1|PC~10_combout\ : std_logic;
SIGNAL \U1|U1|Add0~11\ : std_logic;
SIGNAL \U1|U1|Add0~12_combout\ : std_logic;
SIGNAL \U1|U1|Selector57~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector57~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector57~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector57~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector57~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector57~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[6]~15_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~58_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~55_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~56_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~59_combout\ : std_logic;
SIGNAL \U1|U1|PC~9_combout\ : std_logic;
SIGNAL \U1|U1|Add0~13\ : std_logic;
SIGNAL \U1|U1|Add0~14_combout\ : std_logic;
SIGNAL \U1|U1|PC~8_combout\ : std_logic;
SIGNAL \U1|U1|Add0~15\ : std_logic;
SIGNAL \U1|U1|Add0~17\ : std_logic;
SIGNAL \U1|U1|Add0~19\ : std_logic;
SIGNAL \U1|U1|Add0~20_combout\ : std_logic;
SIGNAL \U1|U1|FR[10]~65_combout\ : std_logic;
SIGNAL \U1|U1|FR[10]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector53~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector53~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector53~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector53~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector53~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector53~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[10]~3_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~17_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~18_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~16_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~19_combout\ : std_logic;
SIGNAL \U1|U1|PC~5_combout\ : std_logic;
SIGNAL \U1|U1|Add0~21\ : std_logic;
SIGNAL \U1|U1|Add0~22_combout\ : std_logic;
SIGNAL \U1|U1|Selector52~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector52~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector52~4_combout\ : std_logic;
SIGNAL \U1|U1|reg~255_combout\ : std_logic;
SIGNAL \U1|U1|reg~256_combout\ : std_logic;
SIGNAL \U1|U1|Selector52~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector52~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector52~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[11]~4_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~22_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~23_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~20_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~21_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~24_combout\ : std_logic;
SIGNAL \U1|U1|IR~6_combout\ : std_logic;
SIGNAL \U1|U1|Equal31~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector64~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector64~1_combout\ : std_logic;
SIGNAL \U1|U1|LoadPC~q\ : std_logic;
SIGNAL \U1|U1|PC~4_combout\ : std_logic;
SIGNAL \U1|U1|Add0~23\ : std_logic;
SIGNAL \U1|U1|Add0~25\ : std_logic;
SIGNAL \U1|U1|Add0~26_combout\ : std_logic;
SIGNAL \U1|U1|Selector2~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector2~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector48~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector48~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector48~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector48~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector48~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector48~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[15]~5_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~30_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~31_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~32_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~33_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~34_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[15]~0_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[15]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Selector0~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector0~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|FR[14]~69_combout\ : std_logic;
SIGNAL \U1|U1|FR[14]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector49~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector49~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector49~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector49~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector49~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector49~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[14]~6_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~37_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~38_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~35_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~36_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~39_combout\ : std_logic;
SIGNAL \U1|U1|IR~5_combout\ : std_logic;
SIGNAL \U1|U1|Equal7~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~8_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~9_combout\ : std_logic;
SIGNAL \U1|U1|state.decode~q\ : std_logic;
SIGNAL \U1|U1|LoadMAR~q\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[14]~1_combout\ : std_logic;
SIGNAL \U1|U1|RAM_ADDRESS[14]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|Add2~25\ : std_logic;
SIGNAL \U1|U1|Add2~27\ : std_logic;
SIGNAL \U1|U1|Add2~28_combout\ : std_logic;
SIGNAL \U1|U1|Selector1~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector1~1_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \U1|U1|FR[13]~70_combout\ : std_logic;
SIGNAL \U1|U1|FR[13]~reg0_q\ : std_logic;
SIGNAL \U1|U1|Selector50~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector50~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector50~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector50~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector50~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector50~5_combout\ : std_logic;
SIGNAL \U1|U1|RAM_DATA_OUT[13]~7_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~40_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~41_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~42_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~43_combout\ : std_logic;
SIGNAL \U2|altsyncram_component|auto_generated|mux2|_~44_combout\ : std_logic;
SIGNAL \U1|U1|IR~7_combout\ : std_logic;
SIGNAL \U1|U1|Selector19~2_combout\ : std_logic;
SIGNAL \U1|U1|state~10_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~1_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~0_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~2_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~3_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~4_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~7_combout\ : std_logic;
SIGNAL \U1|U1|state.exec~q\ : std_logic;
SIGNAL \U1|U1|state~11_combout\ : std_logic;
SIGNAL \U1|U1|Selector20~6_combout\ : std_logic;
SIGNAL \U1|U1|Selector18~0_combout\ : std_logic;
SIGNAL \U1|U1|state.fetch~q\ : std_logic;
SIGNAL \U1|U1|LoadIR~0_combout\ : std_logic;
SIGNAL \U1|U1|LoadIR~q\ : std_logic;
SIGNAL \U1|U1|IR~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux4~2_combout\ : std_logic;
SIGNAL \U1|U1|Mux4~3_combout\ : std_logic;
SIGNAL \U1|U1|Mux4~0_combout\ : std_logic;
SIGNAL \U1|U1|Mux4~1_combout\ : std_logic;
SIGNAL \U1|U1|Mux4~4_combout\ : std_logic;
SIGNAL \U1|U1|vga_char[11]~7_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~5_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~2_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~4_combout\ : std_logic;
SIGNAL \U1|U1|videoflag~0_combout\ : std_logic;
SIGNAL \U1|U1|videoflag~q\ : std_logic;
SIGNAL \U4|U3|PREVCOLOR[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux88~1_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[6]~0_combout\ : std_logic;
SIGNAL \U1|U1|Equal9~0_combout\ : std_logic;
SIGNAL \U1|U1|vga_char[8]~6_combout\ : std_logic;
SIGNAL \U4|U3|process_0~12_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[4]~3_combout\ : std_logic;
SIGNAL \U4|U3|process_0~15_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ : std_logic;
SIGNAL \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[0]~2_combout\ : std_logic;
SIGNAL \U4|U3|PREVYPOS[1]~1_combout\ : std_logic;
SIGNAL \U4|U3|process_0~13_combout\ : std_logic;
SIGNAL \U4|U3|process_0~14_combout\ : std_logic;
SIGNAL \U4|U3|process_0~17_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~2_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\ : std_logic;
SIGNAL \U4|U3|YP[5]~2_combout\ : std_logic;
SIGNAL \U4|U3|Equal1~1_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~9_combout\ : std_logic;
SIGNAL \U4|U3|PREVCHAR[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|process_0~7_combout\ : std_logic;
SIGNAL \U4|U3|process_0~8_combout\ : std_logic;
SIGNAL \U4|U3|process_0~10_combout\ : std_logic;
SIGNAL \U4|U3|process_0~11_combout\ : std_logic;
SIGNAL \U4|U3|process_0~18_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux48~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux88~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~4_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[1]~12_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[0]~5\ : std_logic;
SIGNAL \U4|U3|PIXCNT[1]~6_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[1]~7\ : std_logic;
SIGNAL \U4|U3|PIXCNT[2]~8_combout\ : std_logic;
SIGNAL \U4|U3|PIXCNT[2]~9\ : std_logic;
SIGNAL \U4|U3|PIXCNT[3]~10_combout\ : std_logic;
SIGNAL \U4|U3|process_0~0_combout\ : std_logic;
SIGNAL \U4|U3|STATE[2]~1_combout\ : std_logic;
SIGNAL \U4|U3|DATA_QUEUE~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA_QUEUE~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux37~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux40~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux41~0_combout\ : std_logic;
SIGNAL \U4|U3|Add1~1\ : std_logic;
SIGNAL \U4|U3|Add1~3\ : std_logic;
SIGNAL \U4|U3|Add1~5\ : std_logic;
SIGNAL \U4|U3|Add1~7\ : std_logic;
SIGNAL \U4|U3|Add1~8_combout\ : std_logic;
SIGNAL \U4|U3|Add1~2_combout\ : std_logic;
SIGNAL \U4|U3|Add1~0_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[0]~4_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[3]~12_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[0]~5\ : std_logic;
SIGNAL \U4|U3|LNCNT[1]~6_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[1]~7\ : std_logic;
SIGNAL \U4|U3|LNCNT[2]~8_combout\ : std_logic;
SIGNAL \U4|U3|Add2~1\ : std_logic;
SIGNAL \U4|U3|Add2~3\ : std_logic;
SIGNAL \U4|U3|Add2~5\ : std_logic;
SIGNAL \U4|U3|Add2~7\ : std_logic;
SIGNAL \U4|U3|Add2~9\ : std_logic;
SIGNAL \U4|U3|Add2~10_combout\ : std_logic;
SIGNAL \U4|U3|Add2~8_combout\ : std_logic;
SIGNAL \U4|U3|Add2~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux29~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux30~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux32~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux33~0_combout\ : std_logic;
SIGNAL \U4|U3|Add0~1\ : std_logic;
SIGNAL \U4|U3|Add0~3\ : std_logic;
SIGNAL \U4|U3|Add0~5\ : std_logic;
SIGNAL \U4|U3|Add0~7\ : std_logic;
SIGNAL \U4|U3|Add0~8_combout\ : std_logic;
SIGNAL \U4|U3|Add0~6_combout\ : std_logic;
SIGNAL \U4|U3|Add3~1\ : std_logic;
SIGNAL \U4|U3|Add3~3\ : std_logic;
SIGNAL \U4|U3|Add3~5\ : std_logic;
SIGNAL \U4|U3|Add3~7\ : std_logic;
SIGNAL \U4|U3|Add3~9\ : std_logic;
SIGNAL \U4|U3|Add3~11\ : std_logic;
SIGNAL \U4|U3|Add3~13\ : std_logic;
SIGNAL \U4|U3|Add3~14_combout\ : std_logic;
SIGNAL \U4|U3|Add3~23_combout\ : std_logic;
SIGNAL \U4|U3|DATA[13]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\ : std_logic;
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ : std_logic;
SIGNAL \U4|U3|Add1~6_combout\ : std_logic;
SIGNAL \U4|U3|Add2~11\ : std_logic;
SIGNAL \U4|U3|Add2~13\ : std_logic;
SIGNAL \U4|U3|Add2~15\ : std_logic;
SIGNAL \U4|U3|Add2~16_combout\ : std_logic;
SIGNAL \U4|U3|Add2~14_combout\ : std_logic;
SIGNAL \U4|U3|Add2~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~15\ : std_logic;
SIGNAL \U4|U3|Add3~17\ : std_logic;
SIGNAL \U4|U3|Add3~19\ : std_logic;
SIGNAL \U4|U3|Add3~20_combout\ : std_logic;
SIGNAL \U4|U3|Add3~22_combout\ : std_logic;
SIGNAL \U4|U3|DATA[16]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~2_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~0_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~0_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX[3]~1_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~3_combout\ : std_logic;
SIGNAL \U4|U3|LNCNT[2]~9\ : std_logic;
SIGNAL \U4|U3|LNCNT[3]~10_combout\ : std_logic;
SIGNAL \U4|U3|LNAUX~2_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|CHARADDR[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|PIXAUX~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux0~3_combout\ : std_logic;
SIGNAL \U4|U3|Mux67~0_combout\ : std_logic;
SIGNAL \U4|U3|Mux69~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[18]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux68~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[19]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux87~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux70~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[17]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|VIDEO_EN~1_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \U4|U3|Mux86~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Mux85~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ : std_logic;
SIGNAL \U4|U3|Mux84~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add0~2_combout\ : std_logic;
SIGNAL \U4|U3|Mux83~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\ : std_logic;
SIGNAL \U4|U3|Add0~4_combout\ : std_logic;
SIGNAL \U4|U3|Mux82~0_combout\ : std_logic;
SIGNAL \U4|U3|DATA[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~0_combout\ : std_logic;
SIGNAL \U4|U3|Add3~24_combout\ : std_logic;
SIGNAL \U4|U3|DATA[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~2_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~4_combout\ : std_logic;
SIGNAL \U4|U3|Add3~2_combout\ : std_logic;
SIGNAL \U4|U3|Add3~25_combout\ : std_logic;
SIGNAL \U4|U3|DATA[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~26_combout\ : std_logic;
SIGNAL \U4|U3|DATA[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~6_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ : std_logic;
SIGNAL \U4|U3|Add3~6_combout\ : std_logic;
SIGNAL \U4|U3|Add3~27_combout\ : std_logic;
SIGNAL \U4|U3|DATA[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~8_combout\ : std_logic;
SIGNAL \U4|U3|Add3~28_combout\ : std_logic;
SIGNAL \U4|U3|DATA[10]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~10_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~10_combout\ : std_logic;
SIGNAL \U4|U3|Add3~29_combout\ : std_logic;
SIGNAL \U4|U3|DATA[11]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~12_combout\ : std_logic;
SIGNAL \U4|U3|Add3~30_combout\ : std_logic;
SIGNAL \U4|U3|DATA[12]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~14_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~11\ : std_logic;
SIGNAL \U4|U4|inst|Add2~13\ : std_logic;
SIGNAL \U4|U4|inst|Add2~15\ : std_logic;
SIGNAL \U4|U4|inst|Add2~16_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add2~12_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~17\ : std_logic;
SIGNAL \U4|U4|inst|Add3~19\ : std_logic;
SIGNAL \U4|U4|inst|Add3~21\ : std_logic;
SIGNAL \U4|U4|inst|Add3~22_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~24_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~20_combout\ : std_logic;
SIGNAL \U4|U3|Add3~16_combout\ : std_logic;
SIGNAL \U4|U3|Add3~32_combout\ : std_logic;
SIGNAL \U4|U3|DATA[14]~feeder_combout\ : std_logic;
SIGNAL \U4|U3|Add3~18_combout\ : std_logic;
SIGNAL \U4|U3|Add3~31_combout\ : std_logic;
SIGNAL \U4|U3|DATA[15]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst|Add3~18_combout\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ : std_logic;
SIGNAL \U4|U3|Mux67~1_combout\ : std_logic;
SIGNAL \U4|U3|DATA[20]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux2~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~7_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ : std_logic;
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ : std_logic;
SIGNAL \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux0~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|R~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux5~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|G~8_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst1|Mux8~0_combout\ : std_logic;
SIGNAL \U4|U4|inst1|B~6_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \U5|count_1Khz\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst1|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U4|U3|LNCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVCHAR\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U4|U3|STATE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|U1|SHIFTIN\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U1|U1|M2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|TECLADO\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|selM2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst2|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U1|U2|Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \U5|count_10Khz\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U5|count_1Mhz\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U4|U5|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst1|B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst1|R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst4|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|CHARADDR\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U3|LNAUX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|OUTDATA\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|PIXCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVCOLOR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U4|U3|PREVYPOS\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U4|U3|XP\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U3|U2|cc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U3|U1|INCNT\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|U1|scan_code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U1|U1|LoadReg\ : std_logic_vector(0 TO 7);
SIGNAL \U1|U1|M4\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|OP\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U1|U1|RAM_ADDRESS\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|SP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|X\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|selM6\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U1|U1|vga_pos\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst3|lpm_ff_component|dffs\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U5|U1|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U5|count_100Khz\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \U4|U4|inst1|G\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U4|U3|DATA\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \U4|U3|PREVXPOS\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U4|U3|YP\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U3|U2|bin_digit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U2|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U1|U1|IR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|MAR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|RAM_DATA_OUT\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U1|U1|vga_char\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U4|U4|inst8|inst|lpm_ff_component|dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U3|U1|ALT_INV_scan_ready~q\ : std_logic;
SIGNAL \U3|U2|ALT_INV_f2~q\ : std_logic;
SIGNAL \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\ : std_logic;
SIGNAL \U4|U3|ALT_INV_STATE\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \U1|U1|ALT_INV_state.decode~q\ : std_logic;
SIGNAL \U1|U1|ALT_INV_state.exec~q\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;

BEGIN

VGA_VS <= ww_VGA_VS;
VGA_HS <= ww_VGA_HS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_CLK <= ww_VGA_CLK;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_CLOCK_50 <= CLOCK_50;
ww_PS2_DAT <= PS2_DAT;
ww_PS2_CLK <= PS2_CLK;
ww_KEY <= KEY;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ & 
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\
& \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ & \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\
);

\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\ <= (\U4|U3|DATA\(16) & \U4|U3|DATA\(13));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\U4|U3|DATA\(17) & \U4|U3|DATA\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\ <= (\U4|U3|DATA\(2) & \U4|U3|DATA\(1));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\ <= (\U4|U3|DATA\(4) & \U4|U3|DATA\(3));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\ <= (\U4|U3|DATA\(6) & \U4|U3|DATA\(5));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\ <= (\U4|U3|DATA\(8) & \U4|U3|DATA\(7));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\ <= (\U4|U3|DATA\(10) & \U4|U3|DATA\(9));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10)
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\ <= (\U4|U3|DATA\(12) & \U4|U3|DATA\(11));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\ <= (\U4|U3|DATA\(15) & \U4|U3|DATA\(14));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\ <= (\U4|U3|DATA\(19) & \U4|U3|DATA\(18));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(0);
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\(1);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\ <= (gnd & \U4|U3|DATA\(20));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\ <= (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ & 
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\
& \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\(0);

\U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U4|U3|CHARADDR\(9) & \U4|U3|CHARADDR\(8) & \U4|U3|CHARADDR\(7) & \U4|U3|CHARADDR\(6) & \U4|U3|CHARADDR\(5) & \U4|U3|CHARADDR\(4) & \U4|U3|CHARADDR\(3) & 
\U4|U3|CHARADDR\(2) & \U4|U3|CHARADDR\(1) & \U4|U3|CHARADDR\(0));

\U4|U5|altsyncram_component|auto_generated|q_a\(0) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U4|U5|altsyncram_component|auto_generated|q_a\(1) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U4|U5|altsyncram_component|auto_generated|q_a\(2) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U4|U5|altsyncram_component|auto_generated|q_a\(3) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U4|U5|altsyncram_component|auto_generated|q_a\(4) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U4|U5|altsyncram_component|auto_generated|q_a\(5) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U4|U5|altsyncram_component|auto_generated|q_a\(6) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U4|U5|altsyncram_component|auto_generated|q_a\(7) <= \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(8);

\U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(9);

\U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(7);

\U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(10);

\U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(11);

\U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(12);

\U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(15);

\U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(14);

\U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(13);

\U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(4);

\U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(5);

\U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(6);

\U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(3);

\U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(2);

\U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(0);

\U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \U1|U1|RAM_DATA_OUT\(1);

\U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\U1|U1|RAM_ADDRESS\(12) & \U1|U1|RAM_ADDRESS\(11) & \U1|U1|RAM_ADDRESS\(10) & \U1|U1|RAM_ADDRESS\(9) & \U1|U1|RAM_ADDRESS\(8) & \U1|U1|RAM_ADDRESS\(7) & 
\U1|U1|RAM_ADDRESS\(6) & \U1|U1|RAM_ADDRESS\(5) & \U1|U1|RAM_ADDRESS\(4) & \U1|U1|RAM_ADDRESS\(3) & \U1|U1|RAM_ADDRESS\(2) & \U1|U1|RAM_ADDRESS\(1) & \U1|U1|RAM_ADDRESS\(0));

\U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\U1|U2|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT28\
& \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT23\
& \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT18\
& \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT13\
& \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \U1|U2|Mult0|auto_generated|mac_mult1~dataout\ & \U1|U2|Mult0|auto_generated|mac_mult1~3\ & \U1|U2|Mult0|auto_generated|mac_mult1~2\ & 
\U1|U2|Mult0|auto_generated|mac_mult1~1\ & \U1|U2|Mult0|auto_generated|mac_mult1~0\);

\U1|U2|Mult0|auto_generated|mac_out2~0\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\U1|U2|Mult0|auto_generated|mac_out2~1\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\U1|U2|Mult0|auto_generated|mac_out2~2\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\U1|U2|Mult0|auto_generated|mac_out2~3\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\U1|U2|Mult0|auto_generated|mac_out2~dataout\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\U1|U2|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\U1|U1|X\(15) & \U1|U1|X\(14) & \U1|U1|X\(13) & \U1|U1|X\(12) & \U1|U1|X\(11) & \U1|U1|X\(10) & \U1|U1|X\(9) & \U1|U1|X\(8) & \U1|U1|X\(7) & \U1|U1|X\(6) & \U1|U1|X\(5) & \U1|U1|X\(4)
& \U1|U1|X\(3) & \U1|U1|X\(2) & \U1|U1|X\(1) & \U1|U1|X\(0) & gnd & gnd);

\U1|U2|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\U1|U1|Y~3_combout\ & \U1|U1|Y~6_combout\ & \U1|U1|Y~5_combout\ & \U1|U1|Y~4_combout\ & \U1|U1|Y~9_combout\ & \U1|U1|Y~8_combout\ & \U1|U1|Y~7_combout\ & \U1|U1|Y~1_combout\ & \U1|U1|Y~13_combout\ & 
\U1|U1|Y~12_combout\ & \U1|U1|Y~16_combout\ & \U1|U1|Y~15_combout\ & \U1|U1|Y~14_combout\ & \U1|U1|Y~11_combout\ & \U1|U1|Y~10_combout\ & \U1|U1|Y~2_combout\ & gnd & gnd);

\U1|U2|Mult0|auto_generated|mac_mult1~0\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\U1|U2|Mult0|auto_generated|mac_mult1~1\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\U1|U2|Mult0|auto_generated|mac_mult1~2\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\U1|U2|Mult0|auto_generated|mac_mult1~3\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\U1|U2|Mult0|auto_generated|mac_mult1~dataout\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\U1|U2|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\U5|clock_1MHz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_1MHz~q\);

\U1|U2|RESULT[14]~7clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U1|U2|RESULT[14]~7_combout\);

\U5|U1|lpm_ff_component|dffs[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|U1|lpm_ff_component|dffs\(0));

\U3|U2|f3~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U3|U2|f3~q\);

\U5|clock_1KHz~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_1KHz~q\);

\U5|clock_100Khz_int~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_100Khz_int~q\);

\U5|clock_1Mhz_int~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_1Mhz_int~q\);

\U5|clock_25Mhz_int~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_25Mhz_int~q\);

\U5|clock_10Khz_int~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U5|clock_10Khz_int~q\);
\U3|U1|ALT_INV_scan_ready~q\ <= NOT \U3|U1|scan_ready~q\;
\U3|U2|ALT_INV_f2~q\ <= NOT \U3|U2|f2~q\;
\U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\ <= NOT \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\;
\U4|U3|ALT_INV_STATE\(1) <= NOT \U4|U3|STATE\(1);
\U1|U1|ALT_INV_state.decode~q\ <= NOT \U1|U1|state.decode~q\;
\U1|U1|ALT_INV_state.exec~q\ <= NOT \U1|U1|state.exec~q\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;

-- Location: LCCOMB_X76_Y25_N12
\U4|U4|inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~0_combout\ = (\U4|U4|inst|Vcnt\(1) & (\U4|U4|inst|Vcnt\(3) $ (VCC))) # (!\U4|U4|inst|Vcnt\(1) & (\U4|U4|inst|Vcnt\(3) & VCC))
-- \U4|U4|inst|Add2~1\ = CARRY((\U4|U4|inst|Vcnt\(1) & \U4|U4|inst|Vcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(1),
	datab => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	combout => \U4|U4|inst|Add2~0_combout\,
	cout => \U4|U4|inst|Add2~1\);

-- Location: LCCOMB_X76_Y25_N14
\U4|U4|inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~2_combout\ = (\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(2) & (\U4|U4|inst|Add2~1\ & VCC)) # (!\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Add2~1\)))) # (!\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Add2~1\)) # 
-- (!\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Add2~1\) # (GND)))))
-- \U4|U4|inst|Add2~3\ = CARRY((\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Vcnt\(2) & !\U4|U4|inst|Add2~1\)) # (!\U4|U4|inst|Vcnt\(4) & ((!\U4|U4|inst|Add2~1\) # (!\U4|U4|inst|Vcnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(4),
	datab => \U4|U4|inst|Vcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add2~1\,
	combout => \U4|U4|inst|Add2~2_combout\,
	cout => \U4|U4|inst|Add2~3\);

-- Location: LCCOMB_X76_Y25_N16
\U4|U4|inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~4_combout\ = ((\U4|U4|inst|Vcnt\(5) $ (\U4|U4|inst|Vcnt\(3) $ (!\U4|U4|inst|Add2~3\)))) # (GND)
-- \U4|U4|inst|Add2~5\ = CARRY((\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt\(3)) # (!\U4|U4|inst|Add2~3\))) # (!\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(3) & !\U4|U4|inst|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add2~3\,
	combout => \U4|U4|inst|Add2~4_combout\,
	cout => \U4|U4|inst|Add2~5\);

-- Location: LCCOMB_X76_Y25_N26
\U4|U4|inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~14_combout\ = (\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Add2~13\)) # (!\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Add2~13\) # (GND)))
-- \U4|U4|inst|Add2~15\ = CARRY((!\U4|U4|inst|Add2~13\) # (!\U4|U4|inst|Vcnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add2~13\,
	combout => \U4|U4|inst|Add2~14_combout\,
	cout => \U4|U4|inst|Add2~15\);

-- Location: LCCOMB_X77_Y25_N16
\U4|U4|inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~8_combout\ = (\U4|U4|inst|Add2~2_combout\ & (!\U4|U4|inst|Add3~7\)) # (!\U4|U4|inst|Add2~2_combout\ & ((\U4|U4|inst|Add3~7\) # (GND)))
-- \U4|U4|inst|Add3~9\ = CARRY((!\U4|U4|inst|Add3~7\) # (!\U4|U4|inst|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~2_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~7\,
	combout => \U4|U4|inst|Add3~8_combout\,
	cout => \U4|U4|inst|Add3~9\);

-- Location: M9K_X78_Y26_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y25_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y9_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y24_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X79_Y25_N10
\U4|U4|inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~10_combout\ = (\U4|U4|inst|Hcnt\(5) & (!\U4|U4|inst|Add0~9\)) # (!\U4|U4|inst|Hcnt\(5) & ((\U4|U4|inst|Add0~9\) # (GND)))
-- \U4|U4|inst|Add0~11\ = CARRY((!\U4|U4|inst|Add0~9\) # (!\U4|U4|inst|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(5),
	datad => VCC,
	cin => \U4|U4|inst|Add0~9\,
	combout => \U4|U4|inst|Add0~10_combout\,
	cout => \U4|U4|inst|Add0~11\);

-- Location: M9K_X78_Y29_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y31_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X76_Y31_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X76_Y31_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X76_Y31_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X76_Y31_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X76_Y31_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: LCCOMB_X76_Y31_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X76_Y31_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\);

-- Location: LCCOMB_X62_Y39_N26
\U4|U3|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~4_combout\ = (\U4|U3|YP\(5) & (\U4|U3|Add1~3\ $ (GND))) # (!\U4|U3|YP\(5) & (!\U4|U3|Add1~3\ & VCC))
-- \U4|U3|Add1~5\ = CARRY((\U4|U3|YP\(5) & !\U4|U3|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|YP\(5),
	datad => VCC,
	cin => \U4|U3|Add1~3\,
	combout => \U4|U3|Add1~4_combout\,
	cout => \U4|U3|Add1~5\);

-- Location: LCCOMB_X62_Y39_N2
\U4|U3|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~2_combout\ = (\U4|U3|Add1~0_combout\ & ((\U4|U3|LNCNT\(1) & (\U4|U3|Add2~1\ & VCC)) # (!\U4|U3|LNCNT\(1) & (!\U4|U3|Add2~1\)))) # (!\U4|U3|Add1~0_combout\ & ((\U4|U3|LNCNT\(1) & (!\U4|U3|Add2~1\)) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|Add2~1\) # 
-- (GND)))))
-- \U4|U3|Add2~3\ = CARRY((\U4|U3|Add1~0_combout\ & (!\U4|U3|LNCNT\(1) & !\U4|U3|Add2~1\)) # (!\U4|U3|Add1~0_combout\ & ((!\U4|U3|Add2~1\) # (!\U4|U3|LNCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~0_combout\,
	datab => \U4|U3|LNCNT\(1),
	datad => VCC,
	cin => \U4|U3|Add2~1\,
	combout => \U4|U3|Add2~2_combout\,
	cout => \U4|U3|Add2~3\);

-- Location: LCCOMB_X62_Y39_N4
\U4|U3|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~4_combout\ = ((\U4|U3|LNCNT\(2) $ (\U4|U3|Add1~2_combout\ $ (!\U4|U3|Add2~3\)))) # (GND)
-- \U4|U3|Add2~5\ = CARRY((\U4|U3|LNCNT\(2) & ((\U4|U3|Add1~2_combout\) # (!\U4|U3|Add2~3\))) # (!\U4|U3|LNCNT\(2) & (\U4|U3|Add1~2_combout\ & !\U4|U3|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(2),
	datab => \U4|U3|Add1~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~3\,
	combout => \U4|U3|Add2~4_combout\,
	cout => \U4|U3|Add2~5\);

-- Location: LCCOMB_X62_Y39_N6
\U4|U3|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~6_combout\ = (\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~0_combout\ & (\U4|U3|Add2~5\ & VCC)) # (!\U4|U3|Add1~0_combout\ & (!\U4|U3|Add2~5\)))) # (!\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~0_combout\ & (!\U4|U3|Add2~5\)) # (!\U4|U3|Add1~0_combout\ & 
-- ((\U4|U3|Add2~5\) # (GND)))))
-- \U4|U3|Add2~7\ = CARRY((\U4|U3|Add1~4_combout\ & (!\U4|U3|Add1~0_combout\ & !\U4|U3|Add2~5\)) # (!\U4|U3|Add1~4_combout\ & ((!\U4|U3|Add2~5\) # (!\U4|U3|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~4_combout\,
	datab => \U4|U3|Add1~0_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~5\,
	combout => \U4|U3|Add2~6_combout\,
	cout => \U4|U3|Add2~7\);

-- Location: LCCOMB_X62_Y44_N20
\U4|U3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~0_combout\ = (\U4|U3|PIXCNT\(3) & (\U4|U3|XP\(3) $ (VCC))) # (!\U4|U3|PIXCNT\(3) & (\U4|U3|XP\(3) & VCC))
-- \U4|U3|Add0~1\ = CARRY((\U4|U3|PIXCNT\(3) & \U4|U3|XP\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(3),
	datab => \U4|U3|XP\(3),
	datad => VCC,
	combout => \U4|U3|Add0~0_combout\,
	cout => \U4|U3|Add0~1\);

-- Location: LCCOMB_X62_Y44_N28
\U4|U3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~8_combout\ = (\U4|U3|XP\(7) & (\U4|U3|Add0~7\ $ (GND))) # (!\U4|U3|XP\(7) & (!\U4|U3|Add0~7\ & VCC))
-- \U4|U3|Add0~9\ = CARRY((\U4|U3|XP\(7) & !\U4|U3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|XP\(7),
	datad => VCC,
	cin => \U4|U3|Add0~7\,
	combout => \U4|U3|Add0~8_combout\,
	cout => \U4|U3|Add0~9\);

-- Location: LCCOMB_X62_Y44_N30
\U4|U3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~10_combout\ = \U4|U3|Add0~9\ $ (\U4|U3|XP\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|XP\(8),
	cin => \U4|U3|Add0~9\,
	combout => \U4|U3|Add0~10_combout\);

-- Location: LCCOMB_X61_Y39_N6
\U4|U3|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~4_combout\ = ((\U4|U3|Add0~10_combout\ $ (\U4|U3|Add2~0_combout\ $ (!\U4|U3|Add3~3\)))) # (GND)
-- \U4|U3|Add3~5\ = CARRY((\U4|U3|Add0~10_combout\ & ((\U4|U3|Add2~0_combout\) # (!\U4|U3|Add3~3\))) # (!\U4|U3|Add0~10_combout\ & (\U4|U3|Add2~0_combout\ & !\U4|U3|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~10_combout\,
	datab => \U4|U3|Add2~0_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~3\,
	combout => \U4|U3|Add3~4_combout\,
	cout => \U4|U3|Add3~5\);

-- Location: LCCOMB_X77_Y30_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X77_Y30_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\);

-- Location: M9K_X15_Y38_N0
\U4|U5|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"000000000000000000000000000061686000000C030180606030300006030180C060301800030301818060300C001F86018061F800000018060181E19800000019878181E1980000000D8D6633198C0000000607866331980000000F0CC66331980000000F0C0603C180C000000F00C3C300F0000000180C060330F000000001",
	mem_init3 => X"80C3E330F0000000180C07C330F00000000F0CC66330F0000000198CC66330F000000018CC663358D80000000706030180C0E00000198D87836198C000001C030181C0003000000F030181C000300000198CC663E180C000000F00C3E330F0000000180C0603C1807800000F8C07E330F00000000F8CC661F0180C00000F8C060300F80000001F0CC663E180C000000F8CC3E030F00000000000000000303030001FC0000000000000000000000001987818000F0180C06030183C0000C0C0C0C0C0C000000F06030180C0603C001F8C0300C0300C7E0006030181E198CC6600198CC3C0C0F0CC660018CEE7F3598CC66300060786633198CC66000F0CC66331",
	mem_init2 => X"98CC660006030180C060307E000F0CC061E180CC3C00198D8783E198CC7C00038786633198CC3C00180C0603E198CC7C000F0CC6633198CC3C00198CC6E3F1F8EC660018CC663359FCEE63001F8C06030180C06000198D878381E0D866000E0D80C06030181E000F030180C060303C00198CC663F198CC66000F0CC6637180CC3C00180C0603C180C07E001F8C0603C180C07E001E0D86633198D878000F0CC6030180CC3C001F0CC663E198CC7C00198CC663F1987818000F0C460371B8CC3C001F8844221108FC0000180300603060C00000000FC00001F80000000183060300600C00000C03000000603000000603000000603000000F0CC061F198CC3C00",
	mem_init1 => X"0F0CC661E198CC3C0006030180C030CC7E000F0CC663E180CC3C000F0CC06031F0C07E000180C7F330781C06000F0CC060E018CC3C001F8C03006018CC3C001F830180C0E03018000F0CC663B1B8CC3C0018060180601806000006030000000000000000000003F00000001806030000000000000000030183F060300000000CC3C7F8F0CC00000C0300C060303030000303030180C0300C000000000000601806000FCCC671C0F0CC3C00118CC300C030CC6200060F8061E1807C180030D863C0C0F186C300000000000198CC660006000180C060301800000000000000000000078281C0E9FCB01C3C0A070385C3F8343819888381C2E1FC321C6611070381",
	mem_init0 => X"D3F9303833091FEFF3F0F0300061909CEFF2D0F030001E091FEFF3F0F0300033109CEFF2D0F03000003F9FEFF7A3E00000001FDFEFF1787C0000003F1F0FF7B3F00000000FC3EFF378FC0000181C060303C21108780C07030181E108843C783E1F8FC7E3F1F0F00787C7E3F1F8FC3E0F7FBFDFEFF3F0F0000000000787E7FBFDFEFF7FB0D4A994CA9586FF1E9EDEEEF77BDCF63D40A0502FF40A0502FF7FBFDFEFF7FBFD54AA7FBFDFEFF7FBFDFEFF1F0F87C6B1F00000001B0507C3E1F1AC7C001B0507C3E1F1F8FC40360A0F87C3E1F8FC023C140F87C3E1D0F80036120F87C3E1D0F8000F0287C3E1F0B87C001B0487C3E1F0B87C0040908783C2D0F08481",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "charmap.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|lpm_rom0:U5|altsyncram:altsyncram_component|altsyncram_nd71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(8) $ (VCC))) # (!\U1|U1|vga_char\(12) & ((\U1|U1|vga_pos\(8)) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\U1|U1|vga_pos\(8)) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U1|U1|vga_pos\(8),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X63_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\U1|U1|vga_pos\(9) & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ & VCC)) # (!\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # (!\U1|U1|vga_pos\(9) & ((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY((\U1|U1|vga_pos\(9) & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|U1|vga_pos\(9) & 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(9),
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: LCCOMB_X63_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U1|U1|vga_pos\(10) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))) # (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(10) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)) # (!\U1|U1|vga_char\(12) & ((\U1|U1|vga_pos\(10)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U1|U1|vga_pos\(10),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X63_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X63_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X62_Y46_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\);

-- Location: LCCOMB_X62_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X62_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ $ (VCC))) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\,
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X62_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X57_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ $ (VCC))) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\,
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X57_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X57_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X58_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X58_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X58_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X63_Y44_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\ = (\U1|U1|vga_pos\(8) & ((GND) # (!\U1|U1|vga_char\(12)))) # (!\U1|U1|vga_pos\(8) & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ = CARRY((\U1|U1|vga_pos\(8)) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(8),
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\);

-- Location: LCCOMB_X63_Y44_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = (\U1|U1|vga_pos\(7) & ((GND) # (!\U1|U1|vga_char\(12)))) # (!\U1|U1|vga_pos\(7) & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY((\U1|U1|vga_pos\(7)) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(7),
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X63_Y44_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X63_Y44_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\);

-- Location: LCCOMB_X63_Y44_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ & VCC)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X65_Y44_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X66_Y44_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X66_Y44_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X65_Y44_N28
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\);

-- Location: LCCOMB_X66_Y46_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X66_Y46_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X65_Y46_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\);

-- Location: LCCOMB_X66_Y46_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X65_Y46_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\);

-- Location: M9K_X37_Y55_N0
\U2|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y58_N0
\U2|altsyncram_component|auto_generated|ram_block1a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"40000000000440000018130020011000000000440000018111008800000302220201100400A00A00A00A00A00A00A00A08A008802000110000006044442200000000000400220000000000004000022000004442200000000000002200000000000000220000000000022000000000002200000000000002200000000022000000000014411411500A802005005402A008014011005500A80204500422000000000000022000000C080001100000060444022000000C08880804001002802A802886004504443002282221801141110C008A08886004504443002282221801141110C008A08886004504443002282221801141110C008A088440000018111108",
	mem_init2 => X"800001114220000000000004014010028044015402A0080140108800000000000000000000880000000000000008800000000000000000008800000000000000000008800000000000000008800000000000088000003020000440000018111008800000302220201100400A00A802401401401401401401401401401401401401000401401401401400400A00A00A00A00A00A00A00A00A00A00A00A00808200A00A00A00880200500500500500500500500500500500500500404100500500500500100250880011500A802005005402A008014010860045044430022822208A1801110450C00888600450C00888600450C00888600450C00888600450C008",
	mem_init1 => X"A181010880000030222280450C008A802005430022A0080150C008A802005411100400822000000C0808A0081800A8110104404000100150222088080002002A04441101050040054088822020A00800A811104404140100150222088082802002A04400880008000000008802802400203990000000220010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000088888888800000000088888888800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888",
	mem_init2 => X"88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888000000002222222200000000022222AA2",
	mem_init1 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002088800000000088888888800000000AAA8A8AAA8A8A8AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X56_Y47_N1
\U1|U1|IncSP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IncSP~0_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U1|U1|ALT_INV_state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IncSP~q\);

-- Location: LCCOMB_X61_Y38_N2
\U1|U1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~2_combout\ = (\U1|U1|SP~7_combout\ & (!\U1|U1|Add1~1\)) # (!\U1|U1|SP~7_combout\ & ((\U1|U1|Add1~1\) # (GND)))
-- \U1|U1|Add1~3\ = CARRY((!\U1|U1|Add1~1\) # (!\U1|U1|SP~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP~7_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~1\,
	combout => \U1|U1|Add1~2_combout\,
	cout => \U1|U1|Add1~3\);

-- Location: LCCOMB_X61_Y38_N4
\U1|U1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~4_combout\ = (\U1|U1|SP~6_combout\ & (\U1|U1|Add1~3\ $ (GND))) # (!\U1|U1|SP~6_combout\ & (!\U1|U1|Add1~3\ & VCC))
-- \U1|U1|Add1~5\ = CARRY((\U1|U1|SP~6_combout\ & !\U1|U1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~6_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~3\,
	combout => \U1|U1|Add1~4_combout\,
	cout => \U1|U1|Add1~5\);

-- Location: LCCOMB_X61_Y38_N6
\U1|U1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~6_combout\ = (\U1|U1|SP~5_combout\ & (!\U1|U1|Add1~5\)) # (!\U1|U1|SP~5_combout\ & ((\U1|U1|Add1~5\) # (GND)))
-- \U1|U1|Add1~7\ = CARRY((!\U1|U1|Add1~5\) # (!\U1|U1|SP~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~5_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~5\,
	combout => \U1|U1|Add1~6_combout\,
	cout => \U1|U1|Add1~7\);

-- Location: LCCOMB_X60_Y38_N2
\U1|U1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~2_combout\ = (\U1|U1|Add1~2_combout\ & ((\U1|U1|DecSP~q\ & (\U1|U1|Add2~1\ & VCC)) # (!\U1|U1|DecSP~q\ & (!\U1|U1|Add2~1\)))) # (!\U1|U1|Add1~2_combout\ & ((\U1|U1|DecSP~q\ & (!\U1|U1|Add2~1\)) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add2~1\) # 
-- (GND)))))
-- \U1|U1|Add2~3\ = CARRY((\U1|U1|Add1~2_combout\ & (!\U1|U1|DecSP~q\ & !\U1|U1|Add2~1\)) # (!\U1|U1|Add1~2_combout\ & ((!\U1|U1|Add2~1\) # (!\U1|U1|DecSP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~2_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~1\,
	combout => \U1|U1|Add2~2_combout\,
	cout => \U1|U1|Add2~3\);

-- Location: LCCOMB_X60_Y38_N8
\U1|U1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~8_combout\ = ((\U1|U1|DecSP~q\ $ (\U1|U1|Add1~8_combout\ $ (!\U1|U1|Add2~7\)))) # (GND)
-- \U1|U1|Add2~9\ = CARRY((\U1|U1|DecSP~q\ & ((\U1|U1|Add1~8_combout\) # (!\U1|U1|Add2~7\))) # (!\U1|U1|DecSP~q\ & (\U1|U1|Add1~8_combout\ & !\U1|U1|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~8_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~7\,
	combout => \U1|U1|Add2~8_combout\,
	cout => \U1|U1|Add2~9\);

-- Location: LCCOMB_X60_Y38_N14
\U1|U1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~14_combout\ = (\U1|U1|DecSP~q\ & ((\U1|U1|Add1~14_combout\ & (\U1|U1|Add2~13\ & VCC)) # (!\U1|U1|Add1~14_combout\ & (!\U1|U1|Add2~13\)))) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add1~14_combout\ & (!\U1|U1|Add2~13\)) # (!\U1|U1|Add1~14_combout\ & 
-- ((\U1|U1|Add2~13\) # (GND)))))
-- \U1|U1|Add2~15\ = CARRY((\U1|U1|DecSP~q\ & (!\U1|U1|Add1~14_combout\ & !\U1|U1|Add2~13\)) # (!\U1|U1|DecSP~q\ & ((!\U1|U1|Add2~13\) # (!\U1|U1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~14_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~13\,
	combout => \U1|U1|Add2~14_combout\,
	cout => \U1|U1|Add2~15\);

-- Location: M9K_X37_Y59_N0
\U2|altsyncram_component|auto_generated|ram_block1a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888000000000000000002A8888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888",
	mem_init2 => X"88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222200000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088888888888888888800000000000000020000020200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"100000000000100000020040000004000000088380A22274444107454444E888889441ABA20A20A20A20A20A20A20A20A20A208D5D100040000008000000800000000000000080000000000000000008000000000800000000000000800000000000000080000000000008000000000000800000000000041C0001111041D1111111111514414444A28D5D10510128A357441440000000009084000000800000000000000800000100000004000000800000080000010000000044840000000002008000001004000000802000000401000000200800000100400000080200000040100000020080000010040000008020000004010000000010000002000000",
	mem_init2 => X"30000004441D1511111111111146AE882500000000024210000002000000000000000000000200000000000000002000000000000000000002000000000000000000002000000000000000002000000000000020000004000088382A22274444107454444E888889441ABA20A2028814414414414414414414414414414414414454514414414414451ABA20A20A20A20A20A20A20A20A20A20A20A20A22AA8A20A20A20A228D5D1051051051051051051051051051051051051151451051051051146AE881107444444A28D5D10510128A35744144229D11051114E8882888A20A7444451053A22229D11053A22229D11053A22229D11053A22229D11053A22",
	mem_init1 => X"0A7444107454444E88881D1053A2228D5D1114E888035744453A2200D5D1114441ABA2041D151113A2A20A22A747D7445451151406AE8FAE888A22A280D5D1F5D1114454551ABA3EBA22288A8AA35747D744451151406AE8FAE888A22A280D5D1F5D1150014B5A96B59590744C44C0B82479662D2942409302A22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222222222222222222",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: FF_X56_Y42_N27
\U1|U1|reg[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][9]~13_combout\,
	asdata => \U1|U1|reg~219_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][9]~q\);

-- Location: LCCOMB_X56_Y42_N26
\U1|U1|reg[5][9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][9]~13_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][9]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[5][9]~13_combout\);

-- Location: M9K_X15_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y38_N20
\U1|U1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~20_combout\ = (\U1|U1|SP~10_combout\ & (\U1|U1|Add1~19\ $ (GND))) # (!\U1|U1|SP~10_combout\ & (!\U1|U1|Add1~19\ & VCC))
-- \U1|U1|Add1~21\ = CARRY((\U1|U1|SP~10_combout\ & !\U1|U1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~10_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~19\,
	combout => \U1|U1|Add1~20_combout\,
	cout => \U1|U1|Add1~21\);

-- Location: M9K_X15_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y38_N22
\U1|U1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~22_combout\ = (\U1|U1|SP~11_combout\ & (!\U1|U1|Add1~21\)) # (!\U1|U1|SP~11_combout\ & ((\U1|U1|Add1~21\) # (GND)))
-- \U1|U1|Add1~23\ = CARRY((!\U1|U1|Add1~21\) # (!\U1|U1|SP~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~11_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~21\,
	combout => \U1|U1|Add1~22_combout\,
	cout => \U1|U1|Add1~23\);

-- Location: FF_X55_Y46_N15
\U1|U1|reg[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][11]~28_combout\,
	asdata => \U1|U1|reg~256_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][11]~q\);

-- Location: LCCOMB_X55_Y46_N14
\U1|U1|reg[6][11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][11]~28_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][11]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][11]~q\,
	datad => \U1|U1|M2~15_combout\,
	combout => \U1|U1|reg[6][11]~28_combout\);

-- Location: FF_X55_Y46_N27
\U1|U1|reg[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][11]~31_combout\,
	asdata => \U1|U1|reg~262_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][11]~q\);

-- Location: LCCOMB_X55_Y46_N26
\U1|U1|reg[7][11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][11]~31_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][11]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~15_combout\,
	datac => \U1|U1|reg[7][11]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][11]~31_combout\);

-- Location: M9K_X64_Y55_N0
\U2|altsyncram_component|auto_generated|ram_block1a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000011573F3FFF3FFF2AE7E7FFE7FFE55CFCFFFCFFFCAB9F9FFF9FFF9573F3FFF3FFF2AE7E7FFE7FFE41573FDFF7F573F3FFF3FFFFDFFDFFDFFDF8F7F573F3FDEBFDFBFE7E7FBD7FBF7FCFCFF7AFF7EFF9FEF5FEFDFFFDFAB9F9FEF9FEFFEFFBFAB9F9FEF5FEFDFF3F3FDEBFDFBFE7E7FBD7FBF7FCFF7AFF7EFFD5CFCFF7CFF7FF7FDFD5CFCFF7AFFF7EF9F9FEF5FFEFDF3F3FDEBFFDFBE7FBD7FFBF7FF7FF7FF7FF7CFF7EAE7FBFEFEAE7FBE7BFAB9F9FEF5FEFDFF3F3FDEBFDFBFE7E7FBD7FBF7FCFF7AFF7EFFFEFD5CFCFF7CFF7FDFD5CFCFF7AFF7EFF9F9FEF5FEFDFF3F3FDEBFDFBFE7FBD7FBF7FFF7EAE7E7FBE7FBFFBFEFEAE7E7FBD7FFBF7CFCF",
	mem_init2 => X"F7AFFF7EF9F9FEF5FFEFDF3FDEBFFDFBFFBFFBFFBF573FDFF7F573FDFAB9F9FEF9FEF9FBFEFFF7EAE7E7FBD7FFBF7CFCFF7AFFF7EF9F9FEF5FFEFDF3F3FDEBFFDFBE7FBE7EFDFFFFF3F7EFFFFF98FEFEEEEFDFFFFDFAB9F9FEF5FEFDFDFBE7FBD7FBF7F7EFFBFAB9FEFFEFD5CFCFF7AFF7EFEFDF3FDEBFDFBFBF7FDFD5CFF7CFDFBFFFFE7EFDFFFFF31FDFDDDDFBFFFFBF573F3FDEBFDFBFBF7CFF7AFF7EFEFDFF7F573FDFFDFAB9F9FEF5FEFDFDFBE7FBD7FBF7F7EFFBFAB9FEF9FBF7FFFFCFDFBFFFFE63FBFBBBBF7FFFF7EAE7E7FBD7FBF7F7EF9FEF5FEFDFDFBFEFEAE7FBFFBF573F3FDEBFDFBFBF7CFF7AFF7EFEFDFF7F573FDF3F7EFFFFF9FBF7FFFFCC",
	mem_init1 => X"7F7F7777EFFFFEFDFFBF7EEFDFFAB9FEFFEFD5CFCFF7AFF7EFEFDF3FDEBFDFBFBF7FDFD5CFF7FF7EEFDFFBF7EEFDFFAB9FEFFEFD5CFCFF7AFF7EFEFDF3FDEBFDFBFBF7FDFD5CFF7CFDFBFFFFE7EFDFFFFF31FDFDDDDFBFFFFBF7FEFDFBBF7FEAE7FBFFBF573F3FDEBFDFBFBF7CFF7AFF7EFEFDFF7F573FDFFDFBBF7FEFDFBBF7FEAE7FBFFBF573F3FDEBFDFBFBF7CFF7AFF7EFEFDFF7F573FDF3F7EFFFFF9FBF7FFFFCC7F7F7777EFFFFFFDFBF7FEAE7FBFFBF573F3FDEBFDFBFBF7CFF7AFF7EFEFDFF7F573FDFFDFBFF7EFDFFAB9FEFFEFD5CFCFF7AFF7EFEFDF3FDEBFDFBFBF7FDFD5CFF7CC7F7F7777EEFDFFF8C7F7F7777EFFFD5CFF7FF7EAE7FBFEFFF7E",
	mem_init0 => X"AE7FBFEFFF7FF7EAE7FBFEFFF7FF7FF7EAE7E7FBE7FBE7EFFBF31FDDFFAAE7E7FBD7FFBF7CFF7AFFF7EFD5CFCFF7CFF7CFDFF7E63FBBFF55CFCFF7AFFF7EF9FEF5FFEFDFAB9F9FEF9FEF9FBFFBFEFCC7F77FEAE7E7FBD7FBF7FCFCFF7AFF7EFF9F9FEF5FEFDFF3FDEBFDFBFF573F3FDF3FDF3F7FF7FDF98FEEFFD5CFCFF7AFF7EFF9F9FEF5FEFDFF3F3FDEBFDFBFE7FBD7FBF7FEAE7E7FBE7FBF573F3FDF3FDFAB9FEFFEFD5CFCFF7CFF7FF7EAE7E7FBE7FBF573F3FDF3FDFAB9FEFFFFAB9FEFD5CFF7C3F7CFDFBFFD5CFF7CC7F7777777777777777777777774C7F777777777777777777777777777777777774C7F777777777777777777777777777777774C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000C406BABAAABAAA80D757555755501AEAEAAAEAAA035D5D555D55406BABAAABAAA80D75755575551406BA9AA5406BABAAABAAAA9AA9AA9AA9A2A5406BABA9AAA95355757535552A6AAEAEA6AAA54D55D4D554A9AAA9A035D5D4D5D4D54D52A035D5D4D554A9AABABA9AAA95355757535552A6AAEA6AAA54D501AEAEA6AEA6AA6A9501AEAEA6AAAA54D5D5D4D5554A9ABABA9AAAA953575355552A6AA6AA6AA6AA6AEA680D75354A80D753552A035D5D4D554A9AABABA9AAA95355757535552A6AAEA6AAA54D554D01AEAEA6AEA6A9501AEAEA6AAA54D55D5D4D554A9AABABA9AAA953557535552A6AAA680D75753575355354A80D7575355552A6AEAE",
	mem_init2 => X"A6AAAA54D5D5D4D5554A9ABA9AAAA953553553553406BA9AA5406BA9A035D5D4D5D4D55354AAA680D7575355552A6AEAEA6AAAA54D5D5D4D5554A9ABABA9AAAA9535753554A9AAAAAAA54D555558D4DCCCCA9AAAA9A035D5D4D554A9A95357535552A6A54D52A035D4D54D01AEAEA6AAA54D4A9ABA9AAA95352A6A9501AEA6AA9535555554A9AAAAAB1A9B99995355553406BABA9AAA95352A6AEA6AAA54D4A9AA5406BA9AA9A035D5D4D554A9A95357535552A6A54D52A035D4D552A6AAAAAA95355555635373332A6AAAA680D757535552A6A54D5D4D554A9A95354A80D753553406BABA9AAA95352A6AEA6AAA54D4A9AA5406BA9AAA54D5555552A6AAAAAC",
	mem_init1 => X"6A6E66654D5554A9AA2A54CA9AA035D4D54D01AEAEA6AAA54D4A9ABA9AAA95352A6A9501AEA6AA54CA9AA2A54CA9AA035D4D54D01AEAEA6AAA54D4A9ABA9AAA95352A6A9501AEA6AA9535555554A9AAAAAB1A9B99995355552A6A8A9532A6A80D753553406BABA9AAA95352A6AEA6AAA54D4A9AA5406BA9AA9532A6A8A9532A6A80D753553406BABA9AAA95352A6AEA6AAA54D4A9AA5406BA9AAA54D5555552A6AAAAAC6A6E66654D55555152A6A80D753553406BABA9AAA95352A6AEA6AAA54D4A9AA5406BA9AA9535454A9AA035D4D54D01AEAEA6AAA54D4A9ABA9AAA95352A6A9501AEA6AC6A6E66654CA9AAA2C6A6E66654D5501AEA6AA680D75354AAA68",
	mem_init0 => X"0D75354AAA6AA680D75354AAA6AA6AA680D757535753554D52AB1A99AA00D7575355552A6AEA6AAAA54D01AEAEA6AEA6AA9AA55635335401AEAEA6AAAA54D5D4D5554A9A035D5D4D5D4D55355354AAC6A66A80D757535552A6AAEAEA6AAA54D55D5D4D554A9AABA9AAA9535406BABA9ABA9AAA6AA6A9558D4CD501AEAEA6AAA54D55D5D4D554A9AABABA9AAA953557535552A6A80D757535753406BABA9ABA9A035D4D54D01AEAEA6AEA6AA680D757535753406BABA9ABA9A035D4D54A035D4D01AEA6AAA6AA9A2A501AEA6AC6A6666666666666666666666666C6A666666666666666666666666666666666666C6A666666666666666666666666666666666C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: FF_X58_Y38_N17
\U1|U1|M4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[12]~4_combout\,
	asdata => \U1|U1|X[12]~4_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(12));

-- Location: LCCOMB_X61_Y38_N24
\U1|U1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~24_combout\ = (\U1|U1|SP~12_combout\ & (\U1|U1|Add1~23\ $ (GND))) # (!\U1|U1|SP~12_combout\ & (!\U1|U1|Add1~23\ & VCC))
-- \U1|U1|Add1~25\ = CARRY((\U1|U1|SP~12_combout\ & !\U1|U1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP~12_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~23\,
	combout => \U1|U1|Add1~24_combout\,
	cout => \U1|U1|Add1~25\);

-- Location: M9K_X64_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000045522AAA8AAA8A8245555555555548AAAAAAAAAA0915555555554122AAAAAAAAAAA4555515551404122A8AA55122AAA8AAA8AA8AA8AA8A2880A54522A2A8B2A95154545516552A2A8A8AA2CAA54551545954A8AAA8AA9151545554554552A29151545954A8AA2A2A8B2A95154545516552A2A8AA2CAA5455448A8AAAAAA2AA2A95548A8AA2CAAA5451515459554A8A2A2A8B2AA951455165552A2AA2AA28A22A2AAA282455154A825551452A09151545954A8AA2A2A8B2A95154545516552A2A8AA2CAA5455545048A8AA2AAA2A95148A8AA2CAA5455151545954A8AA2A2A8B2A951545516552A2AAA2AA45455555515515008A01055165552A2820A",
	mem_init2 => X"A2CAAA5450415459554A8A088322A1105505505505508882805108002880044414000100500A00820000006404000800000C80800100000190100020000032020005000000000000000000000040000000000200000880000019000000000000640000000000008400100014000000C80000000000032000000000005420000000040040000020020A0A02088951555515122A2A8B2A95152A28AA2CAA5454A8AA5512AA8AA8A29151545954A8A95145516552A2A54552A295545052A2A0AA0295150551415151112A2AAAA2A24545516552A2A5451545954A8A95154AA255515515522A2A8B2A95152A28AA2CAA5454A8A8045088820A5450150052A280A820",
	mem_init1 => X"000000000111400002200000002A8400040114000000C8000100020003200004000A01042000A0000000220000000208400040104000000C8000100020003200004000A01442000800004004000002002080A0200084115452A22029512A220255511514122A2A8B2A84152A28AA2CAA5454A8AA5512AA8A29512A22029512A222A55511515122A2A8B2A95152A28AA2CAA5454A8AA5412AA8A0A5444144052A220A2282A2A22254444144452A220255510510522A2A8B2A95112A20AA2CAA5444A8825052AA8829511014A888A95544144548A8AA2CAA5444A882A8B2A95112A209404AAA220020000000000000A00000000000005420000002A10000002008",
	mem_init0 => X"2100054AA02A0282544154AAA2AA28A2224554415551054552AA0A88AA2A45455165552A28AA2CAAA545048A8AA2AAAA0A8AA554151155048A8AA2CAAA54515459554A8A29151555555415155154AA822228820105516552A2A820AA2CAA5455041545954A8AA0883229514410082A8A88802A0AA0A01400001114000000C8000110000019000022000003200004400064000088A0000045000110808000800008400040144000000A000200A200000450000108080008000880000000A840015400080A00A802000440000282008000002A2A2222222AA2AA0A00000000800000080AA22A2222222222A00880A000000008008022222A2A2222A22A008000A0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000014008080208020A81010041004150202008200820040401040104008080208020801010001000051400000001408080008000000000000802200000800002C000001000005800000200000B00000000016000000000804000004010000000A04000016000000800002C0000010000058000000000B00000000200000200800000000200000B0000004000016000000800002C000000000580000000000020080020000000000002010001000004000016000000800002C0000010000058000000000B00000000040200000200800050200000B0000004000016000000800002C000000000580000000008100000100400004A0054400058000002880",
	mem_init2 => X"00B0000005100016000000220AC80841001001001042220825102AA8801555104554545104A0A20855455159512A22A8AA2B2A25445515456544A88AA2A8ACA89511551554A8AAAAAAA5455555515455554A8AAAA8A21551545654A8A95145515952A2A54552A21554554550AA8AA2B2A5454A8A2A8ACA95152A2A9510AAA2AA9515555554A8AAAAAA2A8AAAA95155551502AA2A8ACA95152A28AA2B2A5454A8AA5502AA8AA8A01551545654A8A95145515952A2A54552A015545552A2AAAAAA95155555455155552A2AAAA2885545515952A2A5451545654A8A95154A885551551542AA2A8ACA95152A28AA2B2A5454A8A805408882AA5451551552A28AA8A0",
	mem_init1 => X"80008880011140002220000002220400040150200000B0000100020002C00004000A01402000A0000002220000002220400040150200000B0000100020002C00004000A01002000A8000450454000228228200022200004400008000000008081000100540800002C000040008000B00001000280400800200000008000000008201000100440800002C000040008000B000010002804008002A00001401500000A00A0800088800000010400008081000000140800002C000000000000B00000000000140800000004000002020400000050200000B0000000000002C0000000000040200028A82AAAA544A888828AA2AAAA5444400AAA20A228555104A0A20",
	mem_init0 => X"8555104A0A20A200555104A0A20A22A2A855555115555144128A2A8A880055455159512A20AA2B2A254440AA8AA22AAAA288251455151100AA8AA2B2A254415456544A88A1551544555545505104A28A22A0281105515952A22220AA2B2A5444441545654A8880882C29510140882A8888A28A80A0000410010050200000B0000004000016000000800002C000000000580000028100000100454080802280220040010101020000020088080810000010045408080228022A00011402004000400008A0000000A01400008A08808888888888808888888880220822AAAAAAAA2AAAAAAAA2AAAAAAAAAAA8880028A808888888888888888888888888AAAA2228",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000556000000200028400000040005580000008000AB000000100014200000020002AC0000044004414208002805200000220022802802802802A884200080220000044010044000008802008800001140110000022802100040010011401402B000401100000220080220000044010044000008A0088000011080020008008A00A01480020088008001004011001000200802200200050044004000A00A00A00A008000A410005108C000054421000401100000220080220000044010044000008A0088000011401080020008008A01580020088000011004011000002200802200000450044000008A008C0010004004500510AC00100440040008020",
	mem_init2 => X"088008001004011001000280220020005005005005608002804200002300000010001500500A00AC0010044004000802008800800100401100100020080220020004000500000000080000000000000100000000000B000401100000000010044000000000040B0000000008002008800000000080220000000000000800002000000001000000000000002000000000012000802200000000020088000000000081200000000B000401100000000010044000000000000B000004000000002000000000000004000000000004001004400000000040110000000000100400000001600080220000000002008800000000025162220880000400440000200208",
	mem_init1 => X"2A2AA225444414A8888A544A888111545144588AAAAA82A5444A88AAAA0A95112A20B4588AA20A544A8888A544A888111545144588AAAAA82A5444A88AAAA0A95112A2094588AA2229511051114A88828820A8AA8895151152A22AA9512A228445514511622AAAAA0A95112A22AAA82A5444A882D1622A88A9512A22AA9512A22A445514511622AAAAA0A95112A22AAA82A5444A88251622A888A5454154452A2A0AA082A2AA2254555545152A228445515515622AAAAA0A95152A2AAAA82A5454A8AAD5222A8AA9511554A88A111545545588AAAAA82A5454A8AAAAA0A95152A2A95588AA2882A2AA22544A8AAA882A2AA2254555488AA2AA284455154AAA28",
	mem_init0 => X"C455154AAA2AA2AC455154AAA2AA2AA2A44545514555154556A20A88AA8445555541552A2AAAA82AA545188AAAA28AAA2A8AA544151155588AAAAA82AA54555550554A8AB1155545155455555155A8822228A40115554152A2A822AAA82A5455045555054A8AA88A202951442008AA8A08A0AA8AA0A010000011180020088000011004011000002200802200000450044000008AC0010004004020000020002030000141158002000800820884001000400416000002000203040100003000015820082A00A80200018200800000888880888808088888888800828088888888808888888808808888888AAAA2082A2AAAAAAAAAA2A2AAAA2AAAAAAAAAAAA208",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"88808000000000000000000088888888082222222222222222222A2A22AAA2AAAAAAAAAAAAAAAAAAAAAAAAAAAA2AA222AA22AA22AAA22AA22AA222A80022222222222222222222222222220222222222222AAAAAAAAAAAAAAAA8AAAAAAAAA888888888888888888A8AAAAAAAAAAAA8888880000000002022222222222222220000222222220222222222222222200002222AAAA8AAAAAA88A8888888888888A8888A8AAAAAA8888888888888888A8888A8A2222200000000000000002000020222222222220000222222222222202222222AAAA8888AAAAAAAAAAAAA8AAAAAA888A888888888888A8AAAA8AAAAAA888A88800000000022222202222222202000",
	mem_init2 => X"00000222222222202222222222222222222AAAAAAAAA8AAAAAAAAAAAAAAAAAA8888888AAA8AAAAAAAAAA8888888888888882220222222222220000000000000022202020000222222222222000000222020A888AAAAAAAAAAAAA88888AAAA8AAAAAAAAAAAA88A888888AAAAAAA8AAAAAAAA2222002000000222222202222222222222222000000000202020200222222222AAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAA888882000020202020000000000222222222222222020000000000002222222222222AA8A888888888888888888888888A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAA8AA88AAA88AA88AA888AA88AA88AAA000",
	mem_init1 => X"88888888888888888888888888880888888AAAAAAAAAAAAAAAAAAAAAA2AAAAAAA222222222222222A22AAA2AAAAAAAAAAAA00000000008008880888888888888888800000080088808888888888888888002222A2AAAA2AAAAAAA222222222222222AAAAAA2AAAAAAA22222222222222AAA888808000008000000088888888888888080000080000000888888888888880822222A222222222222222A2AAAA2A22222A222AA222222222222AAAA2A22222A0008888888008888888880800000800088888888888888888808000008000888AAAAAAAAAAAAAAA2A22222A2222222AA222222A2222A2AAAAAAAAAAAAAAAA22200080000808888888888888880000",
	mem_init0 => X"00080088808880008000000000000000808AAA2AAA222222222222222222AAAAAAA2AAAA22222222222222AAAAAAAAAA2AA8888880000000000888888888808888888800000000000080800088080000080222222222222A2222AAA2A22222A2222222222222A22AAAAA2AAAAAAAAAAAAAA8888888888888808888888888888888888888888888080000000000000000000A222222A2A22222222222222222222222222A2AAAAAAAAAAAAAAAAAAAAAAAAAA8A2AA22AA222AA22AA22AAA22AA22AA00000000000200000200000000000000000000000000000000000000000000000080A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X59_Y42_N11
\U1|U1|reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][5]~81_combout\,
	asdata => \U1|U1|reg~350_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][5]~q\);

-- Location: LCCOMB_X59_Y42_N10
\U1|U1|reg[2][5]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][5]~81_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][5]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[2][5]~81_combout\);

-- Location: M9K_X51_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"A8022AA222A0820000800000202A2A08A8AAAA0822000800101515014454A8A8A094508AAA0A22A2AA28A20A20A20A22AAAA2A855510A2A8A88A951515454040004011115505515000400041555514411110401454000411151151455000000005115104111500400414540111151151454004000051155041151000414540401515551454554504A0045550511128011554144051054A8045515515045110040040015451151152A228882200002000415451151152A2A0A00140002000000000811045044408822822204401401102200A008811005004408802802204411411102208A088811005004408802802204411411102208A08A0A8000080014551",
	mem_init2 => X"4454454054540400041115155542AA8AA54000140280001140151545545454000101114544114444510110001451545554440010010055451545554000000015445451544411001111445441044540000001515054454A88AAA0820000800101515054454A8A8A094508AAA0A2028855555515414414414454554554554515414414414454514415440AAA22AAAAA8A20A20AA0A22A2AA2AAAAA28A20AA0AA0A22AA8A20AA005551151551451051051055151555555551455051055055151451055042AA885515444404A00455505111280115541440800005004400002802200A00001100500000880000500000880000500000880000500000880000500000",
	mem_init1 => X"800000515454454A8A88951552A2AA05551054A8AA815544152A2A885551055550AAA21454151152A2AA8A22A54405555451155442AA880AAA8A22AAA855510155514455540AAA202AAA288AAA8155440555451155442AA880AAA8A22A28855510155550014A5294A505040420420241020E01000108084800A00000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222",
	mem_init0 => X"22000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000140808020802008101000100000020200820080004040004000140808020802028101000100014400800025142A28000A22880A80A80A008825142AA220808000115444101000022A8882020000415440542088288215551045544144128815515440542088AA2A880A841115455101508220AA202A544440AA8AAA2AA20A209410AA8AA202A25445515440544A88AA2A880A8951055101512A22A2AA28A22A2AAA2A8555154A885551412821551544054A888AA2A880A95111545510152A220AA202A544414410AAAAA22AA209440AA8AA202A5444551544054A888AA2A880A951105510152A220A20055455515510510002011055101512A2220A",
	mem_init2 => X"A202A25444415440544A8808800281101505505505400882804408002A040444140000000002008810000000000002000000000000400000000000080000000000010000400022822200011411415010014208AAA8A0155154405420A95145510152A2A54552A81554454500AA8AA202A5454A8A2A880A95152A2A9540AAA28A9511551454A88AA8A820888020000000010080000000000000000000000000000000008000000A040000000000000000000000000000000204000100000A008800005005454151152A2A20A2285545510152A225441544054A8895104A085551051042AA2A880A95112A20AA202A5444A880014088802A5451551152A28AA8A0",
	mem_init1 => X"88000080011540002AA0000002A21510540550A8800000000100022208080005082A9510AAA2AA10420AAAA10420AAA1554554510AA8882020001420A2A880A84152A2A9550AAA28A9515555454A8AAAAAA208888A11004400008000000008081000500440800000001104000800000000100028050080020000000800000000828100050040080000000000400080000000010002805008002200001401100000A00A8A80822A54444154052A2A205551451102AA2A880A95112A20AA202A5444A8825002AA8829515114A8A881554514410AA8AA202A5444A882A880A95112A209450AAA22082000080000020228A82A22A5454500AAA2AA288555154AAA28",
	mem_init0 => X"05551500AA0AA0881114500A00A0080020101110500000000008200000881000000000000000000000005020200020000000001455111110AA8AA202A254415440544A8821551554554405105104A28A2220281105510152A22220AA202A5444441544054A888088002951004088AA8888800A00A0000410000040200000000000040000000000008000000000000000000000000100004100004000800080002040000004020200020000002810000410001000080008000800000000A040005000000800000000050000028A22222AA200000000AAA222228208008000022A22222000800002A222A2208000208000AAA2A22A000000002A2A2AA280000028",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y58_N0
\U2|altsyncram_component|auto_generated|ram_block1a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0A280AA0828A0A00A28C418A02A280800882282022882AD4500040451055A8A0089400888200200200A00200A202A02802002285551028A00A82200550110051005140550450411001540114015505040150010105041100110414115041540110051450005100110001151041100110114051405100514114051045145000510455400400041104A284441001152A011555545101504A280110050051015045100150411015405482A880880AA02A4150011015405482A00001400000000A802803100104401880082200C400411006200208803100104401880082200C400411006200208803100104401880082200C40041100620020882022882AD451004",
	mem_init2 => X"4451044005041100154011401402A2082504015128011544144041004401540144105410414441045005400441041054005400550144005144410441145004400540045045005410450044041015410540051414014518822A8A0A00A28C410414140145188208894008AA20A22A8A15455514455515454515455515455515455514454514415414450AAAA8AA2A28AA2AA8A22AA8A22A28AA2AA8A22AA8AA2A28AA0A20A2285555455155451155455155451155451155451155455151455055055002AA8A1140440104A204441001152A21155554502A4111514152088A8A0A22A904505115482282A41115482282A41115482282A41115482282A411154822",
	mem_init1 => X"AA9145145005411000881550548A220555541520880155550548A2285551414440AAA2850500514620828022080020015401105442A228480A80A202A054410901501440540A8821202A00882A2151142405401105442A228480A80A202A054410901550000000000000040420420201101E0104A520080000A0220022002200220022002200220022002288AA88AA88AA88AA88AA88A2002208AA88AA002200220022002A002200AA88AA80AA0022002288228022002A88AA882A88AA88AA88A20822002288AA88A288AA88AA88AA80A2002208A2082200220822002A882A002200AA802200220022002288A28022002A88A200220022002208AA0022002288",
	mem_init0 => X"AA88A2002288A288AA80A2002208A288AA002208AA08AA882A002200A2002200220022002288A28022002A002200220022002208AA08220022802A00220022002200AA00A20022082280220022002200AA802A002A08AA08AA80220022002A8822802288AA80AA88AA88AA88AA88A2082208AA882A88AA88AA88AA8822002200220022002A802200AA88A2002200220022002A8822002208AA08AA802208AA88AA8822002200AA80AA882200AA88AA8822082200AA882A88A200220022002208A200AA88A288AA0022002208AA00AA80AA88AA08AA8022002288AA802A882A88AA80AA8822002208AA882200220022082A88A20022002200220022002200A288",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\U2|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000001042AAA208AAA8205554411555040AAA8822AAA0215551045554042AAA208AAA820555441155501042AAAA8040088AAA88880A8228028028020000080088042B5101001140856A2020022810AD44000002018800802004044404000401128215100002018800A2002040310014400408062000882120800450A88008288220A89440AA888212029045511142405208AA2228480A41055109516A22A28A20A20A22220A811100002010005128215100002018800A2002040310014400408062000882120800440550A8A000288209450AA888212080045511142410008AA2228482001055109548222A2A855444515511554002011055109516A2220A",
	mem_init2 => X"AA12A2D444415542545A880880428310050150450000088000000800000404441400050444A202A8544000080040028800810008005100102001000A200004002001441001000882A0080044151414014518800A80A015100002018802004445090400290512801554554550AA8882120800520A2AA84AA4116A280050222082B510154415A880AA20880AA02A4110550400882A884AA4116A2822810AD44188200000800280200400440215A883104004080620080112801510500400220A80200110545050051462002A02A854400008062008011114241000A4144A285551551402AA22084820014828AAA12A9045A8A0000088820AD440551056A202A882",
	mem_init1 => X"202A80A9044115AAA08AD55AAA000444054150220AA212A9045A8A08A042B51062080050200080C418A2080C518A200040004015020022010AD441882002040310040089450A882802001105401000882A2828028A3100140400A00204400A285441101402A20000403100400888A120800520A25002AA8A2A41482A02A45482A285551151402AA22084820014828AAA12A9045A8A0000088820AD440551056A202A882202A80A90441150456AA8281110150400882A884AA4116A2822810AD441882000408002031040018A200040004015020022010AD441882002040310040089440A8828A0A00A28C41882288A0A00A28C411440A88200228544504A2A2A",
	mem_init0 => X"05555500AA0AA0A01110500A00800000281011105004541112808280082054400008004000882120290440A8A000288AA82A250114011140AA8882120290415442545A882155110455554511514000A20220281105510954822220AAA12A90444415542552088088042B51004088AA8888828A02A080014044004020022010AD440400450215A8808008A042B5100000080620020100114100044080888280020040000005020222020008002810011410004408088828002200011402204001408882A202A80AA05408AA28A200A288A208220022882A80A208A202A00AA082200A280AA8022082A002A88A288A0022802208A200220822082280AA80A20082",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: FF_X58_Y38_N27
\U1|U1|M4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[14]~14_combout\,
	asdata => \U1|U1|X[14]~2_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(14));

-- Location: FF_X58_Y38_N13
\U1|U1|M4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[13]~13_combout\,
	asdata => \U1|U1|X[13]~3_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(13));

-- Location: LCCOMB_X61_Y38_N26
\U1|U1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~26_combout\ = (\U1|U1|SP~14_combout\ & (!\U1|U1|Add1~25\)) # (!\U1|U1|SP~14_combout\ & ((\U1|U1|Add1~25\) # (GND)))
-- \U1|U1|Add1~27\ = CARRY((!\U1|U1|Add1~25\) # (!\U1|U1|SP~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP~14_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~25\,
	combout => \U1|U1|Add1~26_combout\,
	cout => \U1|U1|Add1~27\);

-- Location: LCCOMB_X61_Y38_N28
\U1|U1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~28_combout\ = (\U1|U1|SP~13_combout\ & (\U1|U1|Add1~27\ $ (GND))) # (!\U1|U1|SP~13_combout\ & (!\U1|U1|Add1~27\ & VCC))
-- \U1|U1|Add1~29\ = CARRY((\U1|U1|SP~13_combout\ & !\U1|U1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP~13_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~27\,
	combout => \U1|U1|Add1~28_combout\,
	cout => \U1|U1|Add1~29\);

-- Location: LCCOMB_X60_Y38_N26
\U1|U1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~26_combout\ = (\U1|U1|Add1~26_combout\ & ((\U1|U1|DecSP~q\ & (\U1|U1|Add2~25\ & VCC)) # (!\U1|U1|DecSP~q\ & (!\U1|U1|Add2~25\)))) # (!\U1|U1|Add1~26_combout\ & ((\U1|U1|DecSP~q\ & (!\U1|U1|Add2~25\)) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add2~25\) # 
-- (GND)))))
-- \U1|U1|Add2~27\ = CARRY((\U1|U1|Add1~26_combout\ & (!\U1|U1|DecSP~q\ & !\U1|U1|Add2~25\)) # (!\U1|U1|Add1~26_combout\ & ((!\U1|U1|Add2~25\) # (!\U1|U1|DecSP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~26_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~25\,
	combout => \U1|U1|Add2~26_combout\,
	cout => \U1|U1|Add2~27\);

-- Location: LCCOMB_X60_Y38_N28
\U1|U1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~28_combout\ = ((\U1|U1|Add1~28_combout\ $ (\U1|U1|DecSP~q\ $ (!\U1|U1|Add2~27\)))) # (GND)
-- \U1|U1|Add2~29\ = CARRY((\U1|U1|Add1~28_combout\ & ((\U1|U1|DecSP~q\) # (!\U1|U1|Add2~27\))) # (!\U1|U1|Add1~28_combout\ & (\U1|U1|DecSP~q\ & !\U1|U1|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~28_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~27\,
	combout => \U1|U1|Add2~28_combout\,
	cout => \U1|U1|Add2~29\);

-- Location: FF_X58_Y38_N31
\U1|U1|M4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[15]~15_combout\,
	asdata => \U1|U1|X[15]~1_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(15));

-- Location: LCCOMB_X61_Y38_N30
\U1|U1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~30_combout\ = \U1|U1|Add1~29\ $ (\U1|U1|SP~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|SP~15_combout\,
	cin => \U1|U1|Add1~29\,
	combout => \U1|U1|Add1~30_combout\);

-- Location: LCCOMB_X60_Y38_N30
\U1|U1|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~30_combout\ = \U1|U1|Add1~30_combout\ $ (\U1|U1|Add2~29\ $ (\U1|U1|DecSP~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~30_combout\,
	datad => \U1|U1|DecSP~q\,
	cin => \U1|U1|Add2~29\,
	combout => \U1|U1|Add2~30_combout\);

-- Location: LCCOMB_X47_Y37_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(13) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(13)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\U1|U1|X\(13)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(13),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X47_Y37_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) 
-- # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X47_Y37_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X46_Y37_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\U1|U1|X\(11) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(11) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\U1|U1|X\(11)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(11),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X46_Y37_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X46_Y37_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X43_Y37_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(10) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(10)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\U1|U1|X\(10)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(10),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X43_Y37_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X39_Y37_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(9) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(9)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\U1|U1|X\(9)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(9),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X39_Y37_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ 
-- & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X40_Y37_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X40_Y37_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X40_Y37_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X40_Y37_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X40_Y37_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) 
-- # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X41_Y37_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(7) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(7)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\U1|U1|X\(7)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(7),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X41_Y37_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X41_Y37_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) 
-- # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X41_Y37_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X42_Y41_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X42_Y41_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X41_Y42_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) 
-- # (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X41_Y42_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X41_Y43_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X41_Y43_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X41_Y43_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X41_Y43_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X41_Y43_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X41_Y40_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(3) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(3)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\U1|U1|X\(3)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(3),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X41_Y40_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X41_Y40_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X41_Y40_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X41_Y40_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X41_Y40_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X41_Y40_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\ & (\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\,
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X41_Y40_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X41_Y40_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))))) # 
-- (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X41_Y39_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X41_Y39_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X41_Y39_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X41_Y39_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\ & (\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\,
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X43_Y39_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\U1|U1|X\(1) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(1) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\U1|U1|X\(1)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(1),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X43_Y39_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X43_Y39_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X43_Y39_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\U1|U1|Y[12]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X47_Y40_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X47_Y39_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\) # (GND))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & (\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datab => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\);

-- Location: LCCOMB_X47_Y39_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # (GND))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & (\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datab => \U1|U1|Y[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\);

-- Location: LCCOMB_X46_Y40_N22
\U1|U2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U1|X\(3) & (\U1|U2|Add2~5\ & VCC)) # (!\U1|U1|X\(3) & (!\U1|U2|Add2~5\)))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U1|X\(3) & (!\U1|U2|Add2~5\)) # (!\U1|U1|X\(3) & ((\U1|U2|Add2~5\) # (GND)))))
-- \U1|U2|Add2~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U1|X\(3) & !\U1|U2|Add2~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Add2~5\) # (!\U1|U1|X\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U1|X\(3),
	datad => VCC,
	cin => \U1|U2|Add2~5\,
	combout => \U1|U2|Add2~6_combout\,
	cout => \U1|U2|Add2~7\);

-- Location: LCCOMB_X46_Y40_N30
\U1|U2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U1|X\(7) & (\U1|U2|Add2~13\ & VCC)) # (!\U1|U1|X\(7) & (!\U1|U2|Add2~13\)))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U1|X\(7) & (!\U1|U2|Add2~13\)) # (!\U1|U1|X\(7) & ((\U1|U2|Add2~13\) # 
-- (GND)))))
-- \U1|U2|Add2~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U1|X\(7) & !\U1|U2|Add2~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Add2~13\) # (!\U1|U1|X\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U1|X\(7),
	datad => VCC,
	cin => \U1|U2|Add2~13\,
	combout => \U1|U2|Add2~14_combout\,
	cout => \U1|U2|Add2~15\);

-- Location: LCCOMB_X46_Y42_N24
\U1|U2|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~27_combout\ = ((\U1|U2|Add0~12_combout\ $ (\U1|U2|Add0~11_combout\ $ (!\U1|U2|Add0~26\)))) # (GND)
-- \U1|U2|Add0~28\ = CARRY((\U1|U2|Add0~12_combout\ & ((\U1|U2|Add0~11_combout\) # (!\U1|U2|Add0~26\))) # (!\U1|U2|Add0~12_combout\ & (\U1|U2|Add0~11_combout\ & !\U1|U2|Add0~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~12_combout\,
	datab => \U1|U2|Add0~11_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~26\,
	combout => \U1|U2|Add0~27_combout\,
	cout => \U1|U2|Add0~28\);

-- Location: LCCOMB_X46_Y42_N30
\U1|U2|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~33_combout\ = (\U1|U2|Add0~5_combout\ & ((\U1|U2|Add0~6_combout\ & (\U1|U2|Add0~32\ & VCC)) # (!\U1|U2|Add0~6_combout\ & (!\U1|U2|Add0~32\)))) # (!\U1|U2|Add0~5_combout\ & ((\U1|U2|Add0~6_combout\ & (!\U1|U2|Add0~32\)) # 
-- (!\U1|U2|Add0~6_combout\ & ((\U1|U2|Add0~32\) # (GND)))))
-- \U1|U2|Add0~34\ = CARRY((\U1|U2|Add0~5_combout\ & (!\U1|U2|Add0~6_combout\ & !\U1|U2|Add0~32\)) # (!\U1|U2|Add0~5_combout\ & ((!\U1|U2|Add0~32\) # (!\U1|U2|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~5_combout\,
	datab => \U1|U2|Add0~6_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~32\,
	combout => \U1|U2|Add0~33_combout\,
	cout => \U1|U2|Add0~34\);

-- Location: LCCOMB_X46_Y41_N0
\U1|U2|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~35_combout\ = ((\U1|U2|Add0~4_combout\ $ (\U1|U2|Add0~3_combout\ $ (!\U1|U2|Add0~34\)))) # (GND)
-- \U1|U2|Add0~36\ = CARRY((\U1|U2|Add0~4_combout\ & ((\U1|U2|Add0~3_combout\) # (!\U1|U2|Add0~34\))) # (!\U1|U2|Add0~4_combout\ & (\U1|U2|Add0~3_combout\ & !\U1|U2|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~4_combout\,
	datab => \U1|U2|Add0~3_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~34\,
	combout => \U1|U2|Add0~35_combout\,
	cout => \U1|U2|Add0~36\);

-- Location: DSPOUT_X44_Y41_N2
\U1|U2|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U1|U2|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y41_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) 
-- # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X48_Y41_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) 
-- # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X48_Y41_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X49_Y41_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ 
-- & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X49_Y41_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X49_Y41_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X49_Y41_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X49_Y38_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\U1|U1|X\(9) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(9) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\U1|U1|X\(9)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(9),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X49_Y38_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X49_Y38_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) 
-- # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X50_Y38_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(8) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(8)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\U1|U1|X\(8)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(8),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X50_Y38_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ 
-- & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X50_Y38_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X50_Y38_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X50_Y38_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) 
-- # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X50_Y38_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: FF_X53_Y37_N19
\U1|U1|FR[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[0]~59_combout\,
	asdata => \U1|U1|FR[0]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[0]~reg0_q\);

-- Location: LCCOMB_X46_Y41_N4
\U1|U2|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~41_combout\ = ((\U1|U2|Add0~40_combout\ $ (\U1|U2|Add0~39_combout\ $ (!\U1|U2|Add0~38\)))) # (GND)
-- \U1|U2|Add0~42\ = CARRY((\U1|U2|Add0~40_combout\ & ((\U1|U2|Add0~39_combout\) # (!\U1|U2|Add0~38\))) # (!\U1|U2|Add0~40_combout\ & (\U1|U2|Add0~39_combout\ & !\U1|U2|Add0~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~40_combout\,
	datab => \U1|U2|Add0~39_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~38\,
	combout => \U1|U2|Add0~41_combout\,
	cout => \U1|U2|Add0~42\);

-- Location: LCCOMB_X46_Y41_N6
\U1|U2|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~45_combout\ = (\U1|U2|Add0~44_combout\ & ((\U1|U2|Add0~43_combout\ & (\U1|U2|Add0~42\ & VCC)) # (!\U1|U2|Add0~43_combout\ & (!\U1|U2|Add0~42\)))) # (!\U1|U2|Add0~44_combout\ & ((\U1|U2|Add0~43_combout\ & (!\U1|U2|Add0~42\)) # 
-- (!\U1|U2|Add0~43_combout\ & ((\U1|U2|Add0~42\) # (GND)))))
-- \U1|U2|Add0~46\ = CARRY((\U1|U2|Add0~44_combout\ & (!\U1|U2|Add0~43_combout\ & !\U1|U2|Add0~42\)) # (!\U1|U2|Add0~44_combout\ & ((!\U1|U2|Add0~42\) # (!\U1|U2|Add0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~44_combout\,
	datab => \U1|U2|Add0~43_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~42\,
	combout => \U1|U2|Add0~45_combout\,
	cout => \U1|U2|Add0~46\);

-- Location: LCCOMB_X46_Y41_N8
\U1|U2|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~49_combout\ = ((\U1|U2|Add0~48_combout\ $ (\U1|U2|Add0~47_combout\ $ (!\U1|U2|Add0~46\)))) # (GND)
-- \U1|U2|Add0~50\ = CARRY((\U1|U2|Add0~48_combout\ & ((\U1|U2|Add0~47_combout\) # (!\U1|U2|Add0~46\))) # (!\U1|U2|Add0~48_combout\ & (\U1|U2|Add0~47_combout\ & !\U1|U2|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~48_combout\,
	datab => \U1|U2|Add0~47_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~46\,
	combout => \U1|U2|Add0~49_combout\,
	cout => \U1|U2|Add0~50\);

-- Location: LCCOMB_X46_Y41_N10
\U1|U2|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~53_combout\ = (\U1|U2|Add0~52_combout\ & ((\U1|U2|Add0~51_combout\ & (\U1|U2|Add0~50\ & VCC)) # (!\U1|U2|Add0~51_combout\ & (!\U1|U2|Add0~50\)))) # (!\U1|U2|Add0~52_combout\ & ((\U1|U2|Add0~51_combout\ & (!\U1|U2|Add0~50\)) # 
-- (!\U1|U2|Add0~51_combout\ & ((\U1|U2|Add0~50\) # (GND)))))
-- \U1|U2|Add0~54\ = CARRY((\U1|U2|Add0~52_combout\ & (!\U1|U2|Add0~51_combout\ & !\U1|U2|Add0~50\)) # (!\U1|U2|Add0~52_combout\ & ((!\U1|U2|Add0~50\) # (!\U1|U2|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~52_combout\,
	datab => \U1|U2|Add0~51_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~50\,
	combout => \U1|U2|Add0~53_combout\,
	cout => \U1|U2|Add0~54\);

-- Location: LCCOMB_X58_Y38_N16
\U1|U1|M4[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[12]~4_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~39_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4~39_combout\,
	datab => \U1|U1|Mux21~4_combout\,
	datad => \U1|U1|Selector19~1_combout\,
	combout => \U1|U1|M4[12]~4_combout\);

-- Location: LCCOMB_X50_Y42_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(7) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(7)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\U1|U1|X\(7)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(7),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X50_Y42_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X50_Y42_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X50_Y42_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X49_Y42_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\U1|U1|X\(6) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(6) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\U1|U1|X\(6)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(6),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X49_Y42_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X49_Y42_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X49_Y42_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X49_Y42_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X49_Y42_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X50_Y43_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\U1|U1|X\(5) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(5) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\U1|U1|X\(5)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(5),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X50_Y43_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X50_Y43_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X50_Y43_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X50_Y43_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X52_Y43_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X52_Y43_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) 
-- # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X52_Y43_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X52_Y43_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X52_Y43_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))))) # 
-- (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X48_Y43_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X48_Y43_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X48_Y43_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X48_Y43_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X48_Y43_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X48_Y43_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X48_Y43_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X48_Y43_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X48_Y45_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X48_Y45_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X48_Y45_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X48_Y45_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X48_Y45_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\U1|U1|Y[12]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X46_Y45_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X46_Y45_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) 
-- # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X46_Y45_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X46_Y45_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X46_Y45_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X46_Y45_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))))) # 
-- (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X46_Y45_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & (\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\,
	datab => \U1|U1|Y[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X46_Y39_N10
\U1|U2|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~26_combout\ = (\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U1|X\(13) & (\U1|U2|Add2~25\ & VCC)) # (!\U1|U1|X\(13) & (!\U1|U2|Add2~25\)))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U1|X\(13) & (!\U1|U2|Add2~25\)) # (!\U1|U1|X\(13) & ((\U1|U2|Add2~25\) 
-- # (GND)))))
-- \U1|U2|Add2~27\ = CARRY((\U1|U1|Y[13]~_Duplicate_1_q\ & (!\U1|U1|X\(13) & !\U1|U2|Add2~25\)) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & ((!\U1|U2|Add2~25\) # (!\U1|U1|X\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datab => \U1|U1|X\(13),
	datad => VCC,
	cin => \U1|U2|Add2~25\,
	combout => \U1|U2|Add2~26_combout\,
	cout => \U1|U2|Add2~27\);

-- Location: LCCOMB_X46_Y41_N12
\U1|U2|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~59_combout\ = ((\U1|U2|Add0~57_combout\ $ (\U1|U2|Add0~58_combout\ $ (!\U1|U2|Add0~54\)))) # (GND)
-- \U1|U2|Add0~60\ = CARRY((\U1|U2|Add0~57_combout\ & ((\U1|U2|Add0~58_combout\) # (!\U1|U2|Add0~54\))) # (!\U1|U2|Add0~57_combout\ & (\U1|U2|Add0~58_combout\ & !\U1|U2|Add0~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~57_combout\,
	datab => \U1|U2|Add0~58_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~54\,
	combout => \U1|U2|Add0~59_combout\,
	cout => \U1|U2|Add0~60\);

-- Location: LCCOMB_X46_Y41_N14
\U1|U2|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~61_combout\ = (\U1|U2|Add0~56_combout\ & ((\U1|U2|Add0~55_combout\ & (\U1|U2|Add0~60\ & VCC)) # (!\U1|U2|Add0~55_combout\ & (!\U1|U2|Add0~60\)))) # (!\U1|U2|Add0~56_combout\ & ((\U1|U2|Add0~55_combout\ & (!\U1|U2|Add0~60\)) # 
-- (!\U1|U2|Add0~55_combout\ & ((\U1|U2|Add0~60\) # (GND)))))
-- \U1|U2|Add0~62\ = CARRY((\U1|U2|Add0~56_combout\ & (!\U1|U2|Add0~55_combout\ & !\U1|U2|Add0~60\)) # (!\U1|U2|Add0~56_combout\ & ((!\U1|U2|Add0~60\) # (!\U1|U2|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~56_combout\,
	datab => \U1|U2|Add0~55_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~60\,
	combout => \U1|U2|Add0~61_combout\,
	cout => \U1|U2|Add0~62\);

-- Location: LCCOMB_X58_Y38_N26
\U1|U1|M4[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[14]~14_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~40_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux19~4_combout\,
	datab => \U1|U1|M4~40_combout\,
	datad => \U1|U1|Selector19~1_combout\,
	combout => \U1|U1|M4[14]~14_combout\);

-- Location: LCCOMB_X58_Y38_N12
\U1|U1|M4[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[13]~13_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~41_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~1_combout\,
	datab => \U1|U1|M4~41_combout\,
	datad => \U1|U1|Mux20~4_combout\,
	combout => \U1|U1|M4[13]~13_combout\);

-- Location: LCCOMB_X46_Y41_N16
\U1|U2|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~65_combout\ = \U1|U2|Add0~64_combout\ $ (\U1|U2|Add0~62\ $ (!\U1|U2|Add0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add0~64_combout\,
	datad => \U1|U2|Add0~63_combout\,
	cin => \U1|U2|Add0~62\,
	combout => \U1|U2|Add0~65_combout\);

-- Location: LCCOMB_X58_Y38_N30
\U1|U1|M4[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~15_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~42_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux18~4_combout\,
	datab => \U1|U1|M4~42_combout\,
	datad => \U1|U1|Selector19~1_combout\,
	combout => \U1|U1|M4[15]~15_combout\);

-- Location: LCCOMB_X61_Y45_N6
\U1|U1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~6_combout\ = (\U1|U1|PC~12_combout\ & (!\U1|U1|Add0~5\)) # (!\U1|U1|PC~12_combout\ & ((\U1|U1|Add0~5\) # (GND)))
-- \U1|U1|Add0~7\ = CARRY((!\U1|U1|Add0~5\) # (!\U1|U1|PC~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~12_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~5\,
	combout => \U1|U1|Add0~6_combout\,
	cout => \U1|U1|Add0~7\);

-- Location: LCCOMB_X61_Y45_N26
\U1|U1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~26_combout\ = (\U1|U1|PC~2_combout\ & (!\U1|U1|Add0~25\)) # (!\U1|U1|PC~2_combout\ & ((\U1|U1|Add0~25\) # (GND)))
-- \U1|U1|Add0~27\ = CARRY((!\U1|U1|Add0~25\) # (!\U1|U1|PC~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~2_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~25\,
	combout => \U1|U1|Add0~26_combout\,
	cout => \U1|U1|Add0~27\);

-- Location: LCCOMB_X61_Y45_N28
\U1|U1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~28_combout\ = (\U1|U1|PC~1_combout\ & (\U1|U1|Add0~27\ $ (GND))) # (!\U1|U1|PC~1_combout\ & (!\U1|U1|Add0~27\ & VCC))
-- \U1|U1|Add0~29\ = CARRY((\U1|U1|PC~1_combout\ & !\U1|U1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~1_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~27\,
	combout => \U1|U1|Add0~28_combout\,
	cout => \U1|U1|Add0~29\);

-- Location: LCCOMB_X61_Y45_N30
\U1|U1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~30_combout\ = \U1|U1|Add0~29\ $ (\U1|U1|PC~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|PC~0_combout\,
	cin => \U1|U1|Add0~29\,
	combout => \U1|U1|Add0~30_combout\);

-- Location: FF_X53_Y44_N5
\U1|U1|FR[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[8]~63_combout\,
	asdata => \U1|U1|FR[8]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[8]~reg0_q\);

-- Location: LCCOMB_X50_Y37_N0
\U1|U2|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~1_cout\ = CARRY((\U1|U1|X\(0) & !\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(0),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	cout => \U1|U2|LessThan3~1_cout\);

-- Location: LCCOMB_X50_Y37_N2
\U1|U2|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~3_cout\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|LessThan3~1_cout\) # (!\U1|U1|X\(1)))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U1|X\(1) & !\U1|U2|LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U1|X\(1),
	datad => VCC,
	cin => \U1|U2|LessThan3~1_cout\,
	cout => \U1|U2|LessThan3~3_cout\);

-- Location: LCCOMB_X50_Y37_N4
\U1|U2|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~5_cout\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U1|X\(2) & !\U1|U2|LessThan3~3_cout\)) # (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U1|X\(2)) # (!\U1|U2|LessThan3~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U1|X\(2),
	datad => VCC,
	cin => \U1|U2|LessThan3~3_cout\,
	cout => \U1|U2|LessThan3~5_cout\);

-- Location: LCCOMB_X50_Y37_N6
\U1|U2|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~7_cout\ = CARRY((\U1|U1|X\(3) & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|LessThan3~5_cout\)) # (!\U1|U1|X\(3) & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|LessThan3~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(3),
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~5_cout\,
	cout => \U1|U2|LessThan3~7_cout\);

-- Location: LCCOMB_X50_Y37_N8
\U1|U2|LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~9_cout\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U1|X\(4) & !\U1|U2|LessThan3~7_cout\)) # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U1|X\(4)) # (!\U1|U2|LessThan3~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U1|X\(4),
	datad => VCC,
	cin => \U1|U2|LessThan3~7_cout\,
	cout => \U1|U2|LessThan3~9_cout\);

-- Location: LCCOMB_X50_Y37_N10
\U1|U2|LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~11_cout\ = CARRY((\U1|U1|X\(5) & (\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|LessThan3~9_cout\)) # (!\U1|U1|X\(5) & ((\U1|U1|Y[5]~_Duplicate_1_q\) # (!\U1|U2|LessThan3~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(5),
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~9_cout\,
	cout => \U1|U2|LessThan3~11_cout\);

-- Location: LCCOMB_X50_Y37_N12
\U1|U2|LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~13_cout\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U1|X\(6) & !\U1|U2|LessThan3~11_cout\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U1|X\(6)) # (!\U1|U2|LessThan3~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U1|X\(6),
	datad => VCC,
	cin => \U1|U2|LessThan3~11_cout\,
	cout => \U1|U2|LessThan3~13_cout\);

-- Location: LCCOMB_X50_Y37_N14
\U1|U2|LessThan3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~15_cout\ = CARRY((\U1|U1|X\(7) & (\U1|U1|Y[7]~_Duplicate_1_q\ & !\U1|U2|LessThan3~13_cout\)) # (!\U1|U1|X\(7) & ((\U1|U1|Y[7]~_Duplicate_1_q\) # (!\U1|U2|LessThan3~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(7),
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~13_cout\,
	cout => \U1|U2|LessThan3~15_cout\);

-- Location: LCCOMB_X50_Y37_N16
\U1|U2|LessThan3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~17_cout\ = CARRY((\U1|U1|X\(8) & ((!\U1|U2|LessThan3~15_cout\) # (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U1|X\(8) & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|LessThan3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(8),
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~15_cout\,
	cout => \U1|U2|LessThan3~17_cout\);

-- Location: LCCOMB_X50_Y37_N18
\U1|U2|LessThan3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~19_cout\ = CARRY((\U1|U1|X\(9) & (\U1|U1|Y[9]~_Duplicate_1_q\ & !\U1|U2|LessThan3~17_cout\)) # (!\U1|U1|X\(9) & ((\U1|U1|Y[9]~_Duplicate_1_q\) # (!\U1|U2|LessThan3~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(9),
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~17_cout\,
	cout => \U1|U2|LessThan3~19_cout\);

-- Location: LCCOMB_X50_Y37_N20
\U1|U2|LessThan3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~21_cout\ = CARRY((\U1|U1|X\(10) & ((!\U1|U2|LessThan3~19_cout\) # (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U1|X\(10) & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|LessThan3~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(10),
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~19_cout\,
	cout => \U1|U2|LessThan3~21_cout\);

-- Location: LCCOMB_X50_Y37_N22
\U1|U2|LessThan3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~23_cout\ = CARRY((\U1|U1|X\(11) & (\U1|U1|Y[11]~_Duplicate_1_q\ & !\U1|U2|LessThan3~21_cout\)) # (!\U1|U1|X\(11) & ((\U1|U1|Y[11]~_Duplicate_1_q\) # (!\U1|U2|LessThan3~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(11),
	datab => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~21_cout\,
	cout => \U1|U2|LessThan3~23_cout\);

-- Location: LCCOMB_X50_Y37_N24
\U1|U2|LessThan3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~25_cout\ = CARRY((\U1|U1|X\(12) & ((!\U1|U2|LessThan3~23_cout\) # (!\U1|U1|Y[12]~_Duplicate_1_q\))) # (!\U1|U1|X\(12) & (!\U1|U1|Y[12]~_Duplicate_1_q\ & !\U1|U2|LessThan3~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(12),
	datab => \U1|U1|Y[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~23_cout\,
	cout => \U1|U2|LessThan3~25_cout\);

-- Location: LCCOMB_X50_Y37_N26
\U1|U2|LessThan3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~27_cout\ = CARRY((\U1|U1|Y[13]~_Duplicate_1_q\ & ((!\U1|U2|LessThan3~25_cout\) # (!\U1|U1|X\(13)))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (!\U1|U1|X\(13) & !\U1|U2|LessThan3~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datab => \U1|U1|X\(13),
	datad => VCC,
	cin => \U1|U2|LessThan3~25_cout\,
	cout => \U1|U2|LessThan3~27_cout\);

-- Location: LCCOMB_X50_Y37_N28
\U1|U2|LessThan3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~29_cout\ = CARRY((\U1|U1|X\(14) & ((!\U1|U2|LessThan3~27_cout\) # (!\U1|U1|Y[14]~_Duplicate_1_q\))) # (!\U1|U1|X\(14) & (!\U1|U1|Y[14]~_Duplicate_1_q\ & !\U1|U2|LessThan3~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(14),
	datab => \U1|U1|Y[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan3~27_cout\,
	cout => \U1|U2|LessThan3~29_cout\);

-- Location: LCCOMB_X50_Y37_N30
\U1|U2|LessThan3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan3~30_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|LessThan3~29_cout\ & \U1|U1|X\(15))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U2|LessThan3~29_cout\) # (\U1|U1|X\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datad => \U1|U1|X\(15),
	cin => \U1|U2|LessThan3~29_cout\,
	combout => \U1|U2|LessThan3~30_combout\);

-- Location: FF_X57_Y48_N21
\U1|U1|FR[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[11]~66_combout\,
	asdata => \U1|U1|FR[11]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[11]~reg0_q\);

-- Location: FF_X59_Y40_N9
\U1|U1|FR[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[15]~68_combout\,
	asdata => \U1|U1|FR[15]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[15]~reg0_q\);

-- Location: FF_X58_Y2_N7
\U5|count_1Mhz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[1]~7_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(1));

-- Location: LCCOMB_X58_Y2_N6
\U5|count_1Mhz[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[1]~7_combout\ = (\U5|count_1Mhz\(1) & (!\U5|count_1Mhz[0]~6\)) # (!\U5|count_1Mhz\(1) & ((\U5|count_1Mhz[0]~6\) # (GND)))
-- \U5|count_1Mhz[1]~8\ = CARRY((!\U5|count_1Mhz[0]~6\) # (!\U5|count_1Mhz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_1Mhz\(1),
	datad => VCC,
	cin => \U5|count_1Mhz[0]~6\,
	combout => \U5|count_1Mhz[1]~7_combout\,
	cout => \U5|count_1Mhz[1]~8\);

-- Location: FF_X75_Y26_N5
\U4|U4|inst1|G[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(8));

-- Location: FF_X76_Y26_N29
\U4|U4|inst1|B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(8));

-- Location: FF_X75_Y26_N19
\U4|U4|inst1|B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(9));

-- Location: LCCOMB_X75_Y26_N24
\U4|U4|inst1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux4~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\) # 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux4~0_combout\);

-- Location: LCCOMB_X76_Y26_N12
\U4|U4|inst1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux7~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\) # 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux7~0_combout\);

-- Location: LCCOMB_X75_Y26_N14
\U4|U4|inst1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux6~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux6~0_combout\);

-- Location: LCCOMB_X80_Y25_N10
\U4|U4|inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal1~0_combout\ = (\U4|U4|inst|Hcnt\(7) & (\U4|U4|inst|Hcnt\(5) & (!\U4|U4|inst|Hcnt\(2) & !\U4|U4|inst|Hcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(8),
	combout => \U4|U4|inst|Equal1~0_combout\);

-- Location: LCCOMB_X80_Y25_N28
\U4|U4|inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal1~1_combout\ = (!\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|Equal0~0_combout\ & \U4|U4|inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Equal0~0_combout\,
	datad => \U4|U4|inst|Equal1~0_combout\,
	combout => \U4|U4|inst|Equal1~1_combout\);

-- Location: LCCOMB_X75_Y25_N4
\U4|U4|inst|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~1_combout\ = (!\U4|U4|inst|Vcnt\(3) & (!\U4|U4|inst|Vcnt\(1) & !\U4|U4|inst|Vcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datac => \U4|U4|inst|Vcnt\(1),
	datad => \U4|U4|inst|Vcnt\(2),
	combout => \U4|U4|inst|LessThan11~1_combout\);

-- Location: LCCOMB_X76_Y25_N4
\U4|U4|inst|LessThan11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~2_combout\ = ((!\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|LessThan11~1_combout\ & \U4|U4|inst|LessThan11~0_combout\))) # (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|Vcnt\(8),
	datac => \U4|U4|inst|LessThan11~1_combout\,
	datad => \U4|U4|inst|LessThan11~0_combout\,
	combout => \U4|U4|inst|LessThan11~2_combout\);

-- Location: LCCOMB_X80_Y25_N0
\U4|U4|inst|LessThan8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan8~0_combout\ = (\U4|U4|inst|Hcnt\(6)) # ((\U4|U4|inst|Hcnt\(3)) # ((\U4|U4|inst|Hcnt\(2)) # (\U4|U4|inst|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(5),
	combout => \U4|U4|inst|LessThan8~0_combout\);

-- Location: LCCOMB_X80_Y25_N18
\U4|U4|inst|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan8~1_combout\ = (\U4|U4|inst|Hcnt\(4)) # ((\U4|U4|inst|Hcnt\(1)) # ((\U4|U4|inst|Hcnt\(0)) # (\U4|U4|inst|LessThan8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|Hcnt\(1),
	datac => \U4|U4|inst|Hcnt\(0),
	datad => \U4|U4|inst|LessThan8~0_combout\,
	combout => \U4|U4|inst|LessThan8~1_combout\);

-- Location: LCCOMB_X76_Y25_N6
\U4|U4|inst6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~1_combout\ = (\U4|U4|inst|LessThan11~2_combout\ & ((\U4|U4|inst|Hcnt\(8)) # ((\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|LessThan8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|LessThan8~1_combout\,
	datac => \U4|U4|inst|LessThan11~2_combout\,
	datad => \U4|U4|inst|Hcnt\(8),
	combout => \U4|U4|inst6~1_combout\);

-- Location: LCCOMB_X77_Y22_N24
\U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & (\U4|U4|inst6~4_combout\ & !\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\);

-- Location: LCCOMB_X77_Y22_N26
\U4|U4|inst18|inst\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst18|inst~combout\ = (\U4|U4|inst6~4_combout\ & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	combout => \U4|U4|inst18|inst~combout\);

-- Location: LCCOMB_X77_Y22_N28
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = (\U4|U4|inst18|inst~combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LCCOMB_X77_Y22_N22
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = (\U4|U4|inst18|inst~combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LCCOMB_X77_Y22_N16
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LCCOMB_X77_Y22_N20
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst18|inst~combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst18|inst~combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LCCOMB_X77_Y22_N0
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LCCOMB_X77_Y22_N4
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LCCOMB_X77_Y22_N8
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & \U4|U4|inst18|inst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst18|inst~combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LCCOMB_X77_Y22_N12
\U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = (\U4|U4|inst18|inst~combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst18|inst~combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: LCCOMB_X77_Y21_N0
\U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16),
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	combout => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[1]~1_combout\);

-- Location: FF_X76_Y31_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: FF_X76_Y31_N29
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10));

-- Location: LCCOMB_X77_Y31_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X76_Y31_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: FF_X76_Y31_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LCCOMB_X77_Y31_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X76_Y31_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: FF_X76_Y31_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: FF_X76_Y31_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: FF_X76_Y31_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LCCOMB_X77_Y31_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LCCOMB_X77_Y29_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~6_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: FF_X77_Y29_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0));

-- Location: LCCOMB_X77_Y29_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0) & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) # 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(0),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\);

-- Location: FF_X77_Y30_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7));

-- Location: FF_X77_Y30_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9));

-- Location: LCCOMB_X77_Y31_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\);

-- Location: LCCOMB_X77_Y31_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~11_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\);

-- Location: FF_X62_Y42_N19
\U4|U3|YP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux38~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(6));

-- Location: FF_X62_Y41_N1
\U4|U3|YP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux39~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(5));

-- Location: FF_X62_Y44_N17
\U4|U3|XP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux28~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(8));

-- Location: FF_X62_Y44_N7
\U4|U3|XP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux31~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(5));

-- Location: LCCOMB_X62_Y41_N30
\U4|U3|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~1_combout\ = (\U4|U3|process_0~0_combout\) # (!\U4|U3|PIXCNT\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|PIXCNT\(0),
	datad => \U4|U3|process_0~0_combout\,
	combout => \U4|U3|process_0~1_combout\);

-- Location: FF_X16_Y38_N23
\U4|U3|LNAUX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~4_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNAUX\(3));

-- Location: LCCOMB_X62_Y41_N24
\U4|U3|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~2_combout\ = (\U4|U3|CHARADDR\(2) & (!\U1|U1|vga_char\(12) & (\U4|U3|CHARADDR\(1) & !\U4|U3|LNAUX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|CHARADDR\(2),
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U3|CHARADDR\(1),
	datad => \U4|U3|LNAUX\(3),
	combout => \U4|U3|process_0~2_combout\);

-- Location: LCCOMB_X62_Y39_N20
\U4|U3|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~3_combout\ = (\U4|U3|LNCNT\(0) & (\U1|U1|vga_char\(12) & (\U4|U3|LNCNT\(2) & \U4|U3|LNCNT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U3|LNCNT\(2),
	datad => \U4|U3|LNCNT\(1),
	combout => \U4|U3|process_0~3_combout\);

-- Location: LCCOMB_X62_Y41_N2
\U4|U3|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~4_combout\ = (\U4|U3|LNCNT\(3) & ((\U4|U3|process_0~3_combout\) # ((\U4|U3|process_0~2_combout\ & \U4|U3|CHARADDR\(0))))) # (!\U4|U3|LNCNT\(3) & (\U4|U3|process_0~2_combout\ & ((\U4|U3|CHARADDR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(3),
	datab => \U4|U3|process_0~2_combout\,
	datac => \U4|U3|process_0~3_combout\,
	datad => \U4|U3|CHARADDR\(0),
	combout => \U4|U3|process_0~4_combout\);

-- Location: LCCOMB_X62_Y41_N4
\U4|U3|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~0_combout\ = (!\U4|U3|STATE\(2) & (\U4|U3|STATE\(1) & ((\U4|U3|process_0~4_combout\) # (\U4|U3|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~4_combout\,
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|process_0~1_combout\,
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|Mux48~0_combout\);

-- Location: FF_X63_Y47_N29
\U1|U1|vga_pos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[10]~6_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(10));

-- Location: LCCOMB_X63_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|U1|vga_pos\(10))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))) # (!\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U1|U1|vga_pos\(10),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\);

-- Location: LCCOMB_X63_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|U1|vga_pos\(8))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\))))) # (!\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U1|U1|vga_pos\(8),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\);

-- Location: FF_X63_Y47_N31
\U1|U1|vga_pos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[7]~8_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(7));

-- Location: LCCOMB_X59_Y44_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\);

-- Location: LCCOMB_X61_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\);

-- Location: LCCOMB_X62_Y46_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\ = (\U1|U1|vga_pos\(6) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\) # (!\U1|U1|vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_char\(12),
	datac => \U1|U1|vga_pos\(6),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~42_combout\);

-- Location: LCCOMB_X62_Y46_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\ = (\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(6) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_char\(12),
	datac => \U1|U1|vga_pos\(6),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[44]~43_combout\);

-- Location: LCCOMB_X63_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|U1|vga_pos\(6))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ 
-- & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(6),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\);

-- Location: LCCOMB_X62_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[70]~49_combout\);

-- Location: LCCOMB_X57_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\);

-- Location: LCCOMB_X58_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~66_combout\);

-- Location: LCCOMB_X58_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout\);

-- Location: LCCOMB_X60_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\);

-- Location: LCCOMB_X60_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\);

-- Location: LCCOMB_X59_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\);

-- Location: LCCOMB_X63_Y44_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|U1|vga_pos\(8))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\))))) # (!\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(8),
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\);

-- Location: LCCOMB_X65_Y44_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\);

-- Location: LCCOMB_X63_Y44_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\);

-- Location: LCCOMB_X63_Y44_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[30]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\);

-- Location: LCCOMB_X63_Y44_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|U1|vga_pos\(7))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ 
-- & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(7),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\);

-- Location: LCCOMB_X65_Y44_N8
\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\ = (\U1|U1|vga_pos\(5) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(5),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~20_combout\);

-- Location: LCCOMB_X65_Y44_N18
\U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ = (\U1|U1|vga_pos\(5) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(5),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\);

-- Location: LCCOMB_X65_Y44_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U1|U1|vga_pos\(5)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \U1|U1|vga_pos\(5),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\);

-- Location: LCCOMB_X66_Y44_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[46]~24_combout\);

-- Location: LCCOMB_X65_Y44_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\ = (\U1|U1|vga_pos\(4) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(4),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~28_combout\);

-- Location: LCCOMB_X65_Y44_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\ = (\U1|U1|vga_pos\(4) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(4),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[42]~29_combout\);

-- Location: LCCOMB_X65_Y44_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U1|U1|vga_pos\(4))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_pos\(4),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\);

-- Location: LCCOMB_X67_Y46_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\);

-- Location: LCCOMB_X67_Y46_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[53]~32_combout\);

-- Location: LCCOMB_X67_Y46_N6
\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\ = (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\);

-- Location: LCCOMB_X67_Y46_N24
\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\ = (\U1|U1|vga_pos\(3) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(3),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~37_combout\);

-- Location: LCCOMB_X67_Y46_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\ = (\U1|U1|vga_pos\(3) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(3),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[49]~38_combout\);

-- Location: LCCOMB_X65_Y46_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\);

-- Location: LCCOMB_X65_Y46_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\ = (\U1|U1|vga_pos\(2) & \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(2),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~44_combout\);

-- Location: LCCOMB_X65_Y46_N20
\U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\ = (\U1|U1|vga_pos\(2) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(2),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[56]~45_combout\);

-- Location: LCCOMB_X65_Y46_N22
\U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U1|U1|vga_pos\(2))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_pos\(2),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~12_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\);

-- Location: LCCOMB_X62_Y44_N12
\U4|U3|STATE[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~3_combout\ = (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))) # (!\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|STATE[2]~3_combout\);

-- Location: FF_X61_Y44_N19
\U4|U3|PREVXPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(4));

-- Location: FF_X61_Y44_N9
\U4|U3|PREVXPOS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(5));

-- Location: LCCOMB_X61_Y44_N26
\U4|U3|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~5_combout\ = (\U4|U3|PREVXPOS\(4) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ & (\U4|U3|PREVXPOS\(5) $ (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\)))) # (!\U4|U3|PREVXPOS\(4) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ & (\U4|U3|PREVXPOS\(5) $ (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(4),
	datab => \U4|U3|PREVXPOS\(5),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	combout => \U4|U3|process_0~5_combout\);

-- Location: FF_X16_Y38_N17
\U4|U3|PREVCHAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(0),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(0));

-- Location: FF_X16_Y38_N19
\U4|U3|PREVSIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(12),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVSIZE~q\);

-- Location: LCCOMB_X16_Y38_N16
\U4|U3|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~6_combout\ = (\U1|U1|vga_char\(0) & (\U4|U3|PREVCHAR\(0) & (\U1|U1|vga_char\(12) $ (!\U4|U3|PREVSIZE~q\)))) # (!\U1|U1|vga_char\(0) & (!\U4|U3|PREVCHAR\(0) & (\U1|U1|vga_char\(12) $ (!\U4|U3|PREVSIZE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(0),
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U3|PREVCHAR\(0),
	datad => \U4|U3|PREVSIZE~q\,
	combout => \U4|U3|process_0~6_combout\);

-- Location: FF_X61_Y44_N7
\U4|U3|PREVXPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(3));

-- Location: LCCOMB_X61_Y44_N20
\U4|U3|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~0_combout\ = \U4|U3|PREVXPOS\(3) $ (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(3),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\,
	combout => \U4|U3|Equal1~0_combout\);

-- Location: FF_X61_Y44_N29
\U4|U3|PREVXPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(2));

-- Location: FF_X62_Y42_N27
\U4|U3|PREVYPOS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[2]~0_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(2));

-- Location: FF_X62_Y42_N11
\U4|U3|PREVXPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|PREVXPOS[0]~5_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(0));

-- Location: LCCOMB_X62_Y42_N10
\U4|U3|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~3_combout\ = \U1|U1|vga_pos\(0) $ (!\U4|U3|PREVXPOS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(0),
	datac => \U4|U3|PREVXPOS\(0),
	combout => \U4|U3|Equal1~3_combout\);

-- Location: FF_X62_Y42_N23
\U4|U3|PREVYPOS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[3]~4_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(3));

-- Location: FF_X62_Y42_N3
\U4|U3|PREVCOLOR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVCOLOR[1]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(1));

-- Location: FF_X62_Y42_N5
\U4|U3|PREVCOLOR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(8),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(0));

-- Location: LCCOMB_X62_Y42_N4
\U4|U3|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~16_combout\ = (\U1|U1|vga_char\(9) & (\U4|U3|PREVCOLOR\(1) & (\U1|U1|vga_char\(8) $ (!\U4|U3|PREVCOLOR\(0))))) # (!\U1|U1|vga_char\(9) & (!\U4|U3|PREVCOLOR\(1) & (\U1|U1|vga_char\(8) $ (!\U4|U3|PREVCOLOR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(9),
	datab => \U1|U1|vga_char\(8),
	datac => \U4|U3|PREVCOLOR\(0),
	datad => \U4|U3|PREVCOLOR\(1),
	combout => \U4|U3|process_0~16_combout\);

-- Location: LCCOMB_X62_Y42_N18
\U4|U3|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux38~0_combout\ = (\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|Mux38~0_combout\);

-- Location: LCCOMB_X62_Y41_N0
\U4|U3|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux39~0_combout\ = (\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U3|Mux39~0_combout\);

-- Location: LCCOMB_X62_Y44_N16
\U4|U3|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux28~0_combout\ = (\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\)) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	combout => \U4|U3|Mux28~0_combout\);

-- Location: LCCOMB_X62_Y44_N6
\U4|U3|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux31~0_combout\ = (\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\)) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	combout => \U4|U3|Mux31~0_combout\);

-- Location: FF_X54_Y47_N13
\U1|U1|SP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[8]~16_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(8));

-- Location: FF_X60_Y38_N15
\U1|U1|SP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(7));

-- Location: LCCOMB_X52_Y40_N16
\U1|U1|SP~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~1_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(7))) # (!\U1|U1|LoadSP~q\ & ((\U1|U1|SP\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M4\(7),
	datac => \U1|U1|LoadSP~q\,
	datad => \U1|U1|SP\(7),
	combout => \U1|U1|SP~1_combout\);

-- Location: FF_X60_Y38_N13
\U1|U1|SP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(6));

-- Location: FF_X60_Y38_N9
\U1|U1|SP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(4));

-- Location: FF_X60_Y38_N3
\U1|U1|SP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(1));

-- Location: LCCOMB_X58_Y38_N24
\U1|U1|SP~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~7_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(1))) # (!\U1|U1|LoadSP~q\ & ((\U1|U1|SP\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M4\(1),
	datac => \U1|U1|LoadSP~q\,
	datad => \U1|U1|SP\(1),
	combout => \U1|U1|SP~7_combout\);

-- Location: LCCOMB_X48_Y39_N10
\U1|U1|M2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~3_combout\ = (\U1|U1|M2~1_combout\ & ((\U1|U1|M2~2_combout\ & (\U1|U1|Add2~16_combout\)) # (!\U1|U1|M2~2_combout\ & ((\U1|U1|M4\(8)))))) # (!\U1|U1|M2~1_combout\ & (((\U1|U1|M2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~1_combout\,
	datab => \U1|U1|Add2~16_combout\,
	datac => \U1|U1|M2~2_combout\,
	datad => \U1|U1|M4\(8),
	combout => \U1|U1|M2~3_combout\);

-- Location: FF_X56_Y43_N25
\U1|U1|LoadReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector25~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(1));

-- Location: FF_X56_Y43_N17
\U1|U1|LoadReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector24~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(0));

-- Location: FF_X57_Y39_N5
\U1|U1|LoadReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector29~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(5));

-- Location: FF_X56_Y43_N13
\U1|U1|LoadReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector31~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(7));

-- Location: LCCOMB_X57_Y42_N2
\U1|U1|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux7~2_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|reg[5][9]~13_combout\) # ((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & (((!\U1|U1|IR~2_combout\ & \U1|U1|reg[4][9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][9]~13_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[4][9]~14_combout\,
	combout => \U1|U1|Mux7~2_combout\);

-- Location: LCCOMB_X56_Y46_N22
\U1|U1|M2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~10_combout\ = (\U1|U1|M2~1_combout\ & ((\U1|U1|M2~2_combout\ & (\U1|U1|Add2~20_combout\)) # (!\U1|U1|M2~2_combout\ & ((\U1|U1|M4\(10)))))) # (!\U1|U1|M2~1_combout\ & (((\U1|U1|M2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~1_combout\,
	datab => \U1|U1|Add2~20_combout\,
	datac => \U1|U1|M2~2_combout\,
	datad => \U1|U1|M4\(10),
	combout => \U1|U1|M2~10_combout\);

-- Location: LCCOMB_X56_Y45_N4
\U1|U1|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux5~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & ((\U1|U1|reg[5][11]~29_combout\))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][11]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][11]~30_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[5][11]~29_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux5~2_combout\);

-- Location: LCCOMB_X56_Y45_N6
\U1|U1|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux5~3_combout\ = (\U1|U1|Mux5~2_combout\ & ((\U1|U1|reg[7][11]~31_combout\) # ((!\U1|U1|IR~2_combout\)))) # (!\U1|U1|Mux5~2_combout\ & (((\U1|U1|IR~2_combout\ & \U1|U1|reg[6][11]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][11]~31_combout\,
	datab => \U1|U1|Mux5~2_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[6][11]~28_combout\,
	combout => \U1|U1|Mux5~3_combout\);

-- Location: FF_X59_Y38_N19
\U1|U1|SP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[12]~20_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(12));

-- Location: LCCOMB_X59_Y38_N12
\U1|U1|SP~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~12_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(12))) # (!\U1|U1|LoadSP~q\ & ((!\U1|U1|SP\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(12),
	datad => \U1|U1|SP\(12),
	combout => \U1|U1|SP~12_combout\);

-- Location: LCCOMB_X16_Y38_N22
\U4|U3|LNAUX~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~4_combout\ = (!\U1|U1|vga_char\(12) & \U4|U3|LNCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U3|LNCNT\(3),
	combout => \U4|U3|LNAUX~4_combout\);

-- Location: LCCOMB_X42_Y44_N6
\U2|altsyncram_component|auto_generated|mux2|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~57_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~57_combout\);

-- Location: LCCOMB_X57_Y42_N30
\U1|U1|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux39~2_combout\ = (\U1|U1|IR~8_combout\ & (((\U1|U1|IR~9_combout\)))) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[6][9]~12_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[4][9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[6][9]~12_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg[4][9]~14_combout\,
	combout => \U1|U1|Mux39~2_combout\);

-- Location: LCCOMB_X57_Y42_N8
\U1|U1|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux39~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux39~2_combout\ & ((\U1|U1|reg[7][9]~15_combout\))) # (!\U1|U1|Mux39~2_combout\ & (\U1|U1|reg[5][9]~13_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][9]~13_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|Mux39~2_combout\,
	datad => \U1|U1|reg[7][9]~15_combout\,
	combout => \U1|U1|Mux39~3_combout\);

-- Location: LCCOMB_X55_Y45_N28
\U1|U1|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux40~2_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\) # ((\U1|U1|reg[6][8]~4_combout\)))) # (!\U1|U1|IR~9_combout\ & (!\U1|U1|IR~8_combout\ & (\U1|U1|reg[4][8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[4][8]~6_combout\,
	datad => \U1|U1|reg[6][8]~4_combout\,
	combout => \U1|U1|Mux40~2_combout\);

-- Location: LCCOMB_X55_Y45_N14
\U1|U1|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux40~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux40~2_combout\ & ((\U1|U1|reg[7][8]~7_combout\))) # (!\U1|U1|Mux40~2_combout\ & (\U1|U1|reg[5][8]~5_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[5][8]~5_combout\,
	datac => \U1|U1|reg[7][8]~7_combout\,
	datad => \U1|U1|Mux40~2_combout\,
	combout => \U1|U1|Mux40~3_combout\);

-- Location: LCCOMB_X60_Y44_N4
\U1|U1|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux43~0_combout\ = (\U1|U1|IR~8_combout\ & (((\U1|U1|IR~9_combout\)))) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][5]~81_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][5]~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][5]~81_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg[0][5]~82_combout\,
	combout => \U1|U1|Mux43~0_combout\);

-- Location: LCCOMB_X60_Y44_N22
\U1|U1|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux43~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux43~0_combout\ & ((\U1|U1|reg[3][5]~83_combout\))) # (!\U1|U1|Mux43~0_combout\ & (\U1|U1|reg[1][5]~80_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][5]~80_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|Mux43~0_combout\,
	datad => \U1|U1|reg[3][5]~83_combout\,
	combout => \U1|U1|Mux43~1_combout\);

-- Location: FF_X60_Y41_N1
\U1|U1|M2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~38_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(3));

-- Location: LCCOMB_X60_Y41_N10
\U1|U1|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux45~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & ((\U1|U1|reg[2][3]~65_combout\))) # (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[0][3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[0][3]~66_combout\,
	datad => \U1|U1|reg[2][3]~65_combout\,
	combout => \U1|U1|Mux45~0_combout\);

-- Location: LCCOMB_X60_Y41_N20
\U1|U1|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux45~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux45~0_combout\ & (\U1|U1|reg[3][3]~67_combout\)) # (!\U1|U1|Mux45~0_combout\ & ((\U1|U1|reg[1][3]~64_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][3]~67_combout\,
	datab => \U1|U1|reg[1][3]~64_combout\,
	datac => \U1|U1|IR~8_combout\,
	datad => \U1|U1|Mux45~0_combout\,
	combout => \U1|U1|Mux45~1_combout\);

-- Location: FF_X56_Y42_N21
\U1|U1|M2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~42_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(2));

-- Location: LCCOMB_X56_Y42_N6
\U1|U1|M2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~39_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & (\U1|U1|M2\(2))) # (!\U1|U1|M2~5_combout\ & ((\U1|U1|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2\(2),
	datab => \U1|U1|M2~5_combout\,
	datac => \U1|U1|selM2\(2),
	datad => \U1|U1|Add2~4_combout\,
	combout => \U1|U1|M2~39_combout\);

-- Location: FF_X47_Y38_N25
\U1|U1|M2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~50_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(1));

-- Location: LCCOMB_X47_Y38_N10
\U1|U1|M2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~47_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & ((\U1|U1|M2\(1)))) # (!\U1|U1|M2~5_combout\ & (\U1|U1|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~2_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~5_combout\,
	datad => \U1|U1|M2\(1),
	combout => \U1|U1|M2~47_combout\);

-- Location: LCCOMB_X59_Y46_N16
\U1|U1|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux15~2_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][1]~49_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[0][1]~50_combout\,
	datac => \U1|U1|reg[2][1]~49_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|Mux15~2_combout\);

-- Location: LCCOMB_X60_Y44_N12
\U1|U1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux11~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|reg[5][5]~85_combout\) # ((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|reg[4][5]~86_combout\ & !\U1|U1|IR~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[5][5]~85_combout\,
	datac => \U1|U1|reg[4][5]~86_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|Mux11~0_combout\);

-- Location: LCCOMB_X60_Y44_N0
\U1|U1|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux11~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\) # (\U1|U1|reg[2][5]~81_combout\)))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][5]~82_combout\ & (!\U1|U1|IR~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[0][5]~82_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[2][5]~81_combout\,
	combout => \U1|U1|Mux11~2_combout\);

-- Location: LCCOMB_X60_Y44_N10
\U1|U1|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux11~3_combout\ = (\U1|U1|Mux11~2_combout\ & (((\U1|U1|reg[3][5]~83_combout\) # (!\U1|U1|IR~1_combout\)))) # (!\U1|U1|Mux11~2_combout\ & (\U1|U1|reg[1][5]~80_combout\ & (\U1|U1|IR~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][5]~80_combout\,
	datab => \U1|U1|Mux11~2_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[3][5]~83_combout\,
	combout => \U1|U1|Mux11~3_combout\);

-- Location: LCCOMB_X56_Y39_N18
\U1|U1|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux10~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg[2][6]~89_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg[0][6]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg[2][6]~89_combout\,
	datad => \U1|U1|reg[0][6]~90_combout\,
	combout => \U1|U1|Mux10~2_combout\);

-- Location: LCCOMB_X56_Y39_N12
\U1|U1|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux10~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux10~2_combout\ & (\U1|U1|reg[3][6]~91_combout\)) # (!\U1|U1|Mux10~2_combout\ & ((\U1|U1|reg[1][6]~88_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][6]~91_combout\,
	datab => \U1|U1|reg[1][6]~88_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|Mux10~2_combout\,
	combout => \U1|U1|Mux10~3_combout\);

-- Location: FF_X56_Y72_N1
\U5|clock_25Mhz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U5|clock_25Mhz_int~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_25Mhz_int~q\);

-- Location: LCCOMB_X56_Y45_N12
\U1|U1|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux37~2_combout\ = (\U1|U1|IR~9_combout\ & (\U1|U1|IR~8_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\ & (\U1|U1|reg[5][11]~29_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|reg[4][11]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[5][11]~29_combout\,
	datad => \U1|U1|reg[4][11]~30_combout\,
	combout => \U1|U1|Mux37~2_combout\);

-- Location: LCCOMB_X56_Y45_N30
\U1|U1|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux37~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux37~2_combout\ & ((\U1|U1|reg[7][11]~31_combout\))) # (!\U1|U1|Mux37~2_combout\ & (\U1|U1|reg[6][11]~28_combout\)))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[6][11]~28_combout\,
	datac => \U1|U1|reg[7][11]~31_combout\,
	datad => \U1|U1|Mux37~2_combout\,
	combout => \U1|U1|Mux37~3_combout\);

-- Location: FF_X48_Y38_N9
\U1|U1|M2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~53_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(14));

-- Location: FF_X59_Y38_N11
\U1|U1|SP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[14]~21_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(14));

-- Location: LCCOMB_X59_Y38_N28
\U1|U1|SP~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~13_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(14))) # (!\U1|U1|LoadSP~q\ & ((!\U1|U1|SP\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(14),
	datad => \U1|U1|SP\(14),
	combout => \U1|U1|SP~13_combout\);

-- Location: FF_X59_Y38_N23
\U1|U1|SP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[13]~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(13));

-- Location: LCCOMB_X59_Y38_N16
\U1|U1|SP~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~14_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(13))) # (!\U1|U1|LoadSP~q\ & ((!\U1|U1|SP\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(13),
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|SP\(13),
	combout => \U1|U1|SP~14_combout\);

-- Location: LCCOMB_X48_Y38_N26
\U1|U1|M2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~51_combout\ = (\U1|U1|M2~1_combout\ & ((\U1|U1|M2~2_combout\ & (\U1|U1|Add2~28_combout\)) # (!\U1|U1|M2~2_combout\ & ((\U1|U1|M4\(14)))))) # (!\U1|U1|M2~1_combout\ & (((\U1|U1|M2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~28_combout\,
	datab => \U1|U1|M2~1_combout\,
	datac => \U1|U1|M4\(14),
	datad => \U1|U1|M2~2_combout\,
	combout => \U1|U1|M2~51_combout\);

-- Location: LCCOMB_X48_Y38_N12
\U1|U1|M2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~52_combout\ = (\U1|U1|M2~0_combout\ & (((\U1|U1|M2~51_combout\)))) # (!\U1|U1|M2~0_combout\ & ((\U1|U1|M2~51_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\))) # (!\U1|U1|M2~51_combout\ & 
-- (\U1|U2|RESULT[14]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[14]$latch~combout\,
	datab => \U1|U1|M2~0_combout\,
	datac => \U1|U1|M2~51_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	combout => \U1|U1|M2~52_combout\);

-- Location: LCCOMB_X48_Y38_N8
\U1|U1|M2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~53_combout\ = (\U1|U1|M2~5_combout\ & ((\U1|U1|selM2\(2) & (\U1|U1|M2\(14))) # (!\U1|U1|selM2\(2) & ((\U1|U1|M2~52_combout\))))) # (!\U1|U1|M2~5_combout\ & (((\U1|U1|M2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2\(14),
	datad => \U1|U1|M2~52_combout\,
	combout => \U1|U1|M2~53_combout\);

-- Location: LCCOMB_X59_Y38_N26
\U1|U1|M2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~54_combout\ = (\U1|U1|M2~2_combout\ & (((\U1|U1|Add2~26_combout\) # (!\U1|U1|M2~1_combout\)))) # (!\U1|U1|M2~2_combout\ & (\U1|U1|M4\(13) & (\U1|U1|M2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(13),
	datab => \U1|U1|M2~2_combout\,
	datac => \U1|U1|M2~1_combout\,
	datad => \U1|U1|Add2~26_combout\,
	combout => \U1|U1|M2~54_combout\);

-- Location: FF_X60_Y38_N31
\U1|U1|SP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~30_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(15));

-- Location: LCCOMB_X58_Y38_N14
\U1|U1|SP~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~15_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(15))) # (!\U1|U1|LoadSP~q\ & ((\U1|U1|SP\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(15),
	datac => \U1|U1|LoadSP~q\,
	datad => \U1|U1|SP\(15),
	combout => \U1|U1|SP~15_combout\);

-- Location: LCCOMB_X59_Y38_N20
\U1|U1|M2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~57_combout\ = (\U1|U1|M2~1_combout\ & ((\U1|U1|M2~2_combout\ & (\U1|U1|Add2~30_combout\)) # (!\U1|U1|M2~2_combout\ & ((\U1|U1|M4\(15)))))) # (!\U1|U1|M2~1_combout\ & (((\U1|U1|M2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~30_combout\,
	datab => \U1|U1|M2~1_combout\,
	datac => \U1|U1|M2~2_combout\,
	datad => \U1|U1|M4\(15),
	combout => \U1|U1|M2~57_combout\);

-- Location: LCCOMB_X47_Y37_N18
\U1|U2|Div0|auto_generated|divider|divider|StageOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ = \U1|U1|X\(15) $ (((\U1|U1|Y[0]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|selnose\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datac => \U1|U1|X\(15),
	datad => \U1|U2|Div0|auto_generated|divider|divider|selnose\(0),
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X48_Y41_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\U1|U1|X\(14)) # (!\U1|U1|Y[0]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => \U1|U1|X\(14),
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X47_Y37_N12
\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\ = (\U1|U1|Y[2]~_Duplicate_1_q\) # (((\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\)) # (!\U1|U2|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datac => \U1|U2|Equal1~5_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\);

-- Location: LCCOMB_X47_Y37_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\) # 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ $ (\U1|U1|Y[1]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datac => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LCCOMB_X48_Y41_N4
\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~1_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\) # ((\U1|U1|Y[0]~_Duplicate_1_q\ & !\U1|U1|X\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datac => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => \U1|U1|X\(14),
	combout => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~1_combout\);

-- Location: LCCOMB_X46_Y37_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ = (\U1|U2|Equal1~5_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|U1|X\(13))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~5_combout\ & (\U1|U1|X\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(13),
	datab => \U1|U2|Equal1~5_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\);

-- Location: LCCOMB_X46_Y37_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~6_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~6_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\);

-- Location: LCCOMB_X46_Y37_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~6_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datac => \U1|U2|Equal1~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\);

-- Location: LCCOMB_X46_Y37_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~7_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\,
	datab => \U1|U2|Equal1~7_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\);

-- Location: LCCOMB_X46_Y37_N16
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~7_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\,
	datac => \U1|U2|Equal1~7_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\);

-- Location: LCCOMB_X39_Y37_N10
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datab => \U1|U2|Equal1~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\);

-- Location: LCCOMB_X39_Y37_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\);

-- Location: LCCOMB_X39_Y37_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U1|X\(9))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~8_combout\ & (\U1|U1|X\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U1|X\(9),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\);

-- Location: LCCOMB_X41_Y37_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\);

-- Location: LCCOMB_X41_Y37_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))) # (!\U1|U2|Equal1~2_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\,
	datac => \U1|U2|Equal1~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\);

-- Location: LCCOMB_X41_Y37_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~2_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: LCCOMB_X42_Y41_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U1|X\(7))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~1_combout\ & (\U1|U1|X\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~1_combout\,
	datab => \U1|U1|X\(7),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\);

-- Location: LCCOMB_X41_Y41_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[118]~29_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\);

-- Location: LCCOMB_X42_Y41_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)))) # (!\U1|U2|Equal1~1_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\,
	datac => \U1|U2|Equal1~1_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\);

-- Location: LCCOMB_X42_Y41_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))) # (!\U1|U2|Equal1~1_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[113]~34_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\);

-- Location: LCCOMB_X41_Y41_N10
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\);

-- Location: LCCOMB_X41_Y42_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[130]~43_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\);

-- Location: LCCOMB_X41_Y43_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\);

-- Location: LCCOMB_X42_Y40_N6
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\)))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\);

-- Location: LCCOMB_X41_Y40_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\);

-- Location: LCCOMB_X42_Y40_N20
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\);

-- Location: LCCOMB_X42_Y40_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[167]~61_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\);

-- Location: LCCOMB_X42_Y39_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[177]~68_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\);

-- Location: LCCOMB_X41_Y39_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U1|X\(3)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~11_combout\ & (((\U1|U1|X\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datab => \U1|U1|X\(3),
	datac => \U1|U2|Equal1~11_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\);

-- Location: LCCOMB_X42_Y42_N6
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\);

-- Location: LCCOMB_X42_Y40_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[185]~72_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\);

-- Location: LCCOMB_X42_Y40_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[184]~73_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\);

-- Location: LCCOMB_X42_Y39_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\);

-- Location: LCCOMB_X42_Y39_N6
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\);

-- Location: LCCOMB_X42_Y39_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[194]~80_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\);

-- Location: LCCOMB_X42_Y39_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[200]~87_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\);

-- Location: LCCOMB_X47_Y39_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\);

-- Location: LCCOMB_X42_Y39_N16
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[217]~101_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\);

-- Location: LCCOMB_X49_Y39_N0
\U1|U2|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~1_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|X\(8),
	combout => \U1|U2|Add0~1_combout\);

-- Location: LCCOMB_X47_Y42_N8
\U1|U2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~4_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[7]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~14_combout\,
	combout => \U1|U2|Add0~4_combout\);

-- Location: LCCOMB_X47_Y42_N2
\U1|U2|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~5_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datad => \U1|U1|X\(6),
	combout => \U1|U2|Add0~5_combout\);

-- Location: LCCOMB_X45_Y41_N18
\U1|U2|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~7_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datad => \U1|U1|X\(5),
	combout => \U1|U2|Add0~7_combout\);

-- Location: LCCOMB_X49_Y39_N14
\U1|U2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~10_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[4]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(0),
	datad => \U1|U2|Add2~8_combout\,
	combout => \U1|U2|Add0~10_combout\);

-- Location: LCCOMB_X46_Y42_N10
\U1|U2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~12_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[3]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~6_combout\,
	combout => \U1|U2|Add0~12_combout\);

-- Location: LCCOMB_X46_Y38_N2
\U1|U2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~14_combout\ = (\U1|U1|OP\(0) & ((!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U2|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U2|Add2~4_combout\,
	datad => \U1|U1|Y[2]~_Duplicate_1_q\,
	combout => \U1|U2|Add0~14_combout\);

-- Location: LCCOMB_X46_Y42_N12
\U1|U2|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~15_combout\ = (\U1|U1|X\(1) & \U1|U1|OP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|X\(1),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|Add0~15_combout\);

-- Location: LCCOMB_X47_Y42_N6
\U1|U2|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~17_combout\ = (\U1|U1|OP\(0) & ((!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U2|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~0_combout\,
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[0]~_Duplicate_1_q\,
	combout => \U1|U2|Add0~17_combout\);

-- Location: LCCOMB_X47_Y41_N10
\U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ = (\U1|U2|Equal1~5_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))) # (!\U1|U2|Equal1~5_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~5_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LCCOMB_X49_Y41_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))) # (!\U1|U2|Equal1~4_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datab => \U1|U2|Equal1~4_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\);

-- Location: LCCOMB_X49_Y41_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~4_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\);

-- Location: LCCOMB_X49_Y38_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\);

-- Location: LCCOMB_X49_Y38_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~8_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\);

-- Location: FF_X62_Y43_N27
\U1|U1|RW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector16~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RW~q\);

-- Location: LCCOMB_X46_Y44_N6
\U2|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = (!\U1|U1|RAM_ADDRESS\(13) & (\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(13),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

-- Location: LCCOMB_X46_Y44_N26
\U2|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = (\U1|U1|RAM_ADDRESS\(13) & (!\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(13),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

-- Location: LCCOMB_X41_Y44_N20
\U2|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = (\U1|U1|RAM_ADDRESS\(15) & (!\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(13) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(15),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(13),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

-- Location: LCCOMB_X41_Y44_N30
\U2|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = (\U1|U1|RAM_ADDRESS\(15) & (\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(13) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(15),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(13),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

-- Location: LCCOMB_X41_Y44_N16
\U2|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = (!\U1|U1|RAM_ADDRESS\(15) & (!\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(13) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(15),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(13),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

-- Location: LCCOMB_X46_Y44_N4
\U2|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = (!\U1|U1|RAM_ADDRESS\(13) & (\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(13),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

-- Location: LCCOMB_X46_Y44_N24
\U2|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = (!\U1|U1|RAM_ADDRESS\(13) & (!\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(13),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

-- Location: LCCOMB_X46_Y44_N28
\U2|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = (\U1|U1|RAM_ADDRESS\(13) & (\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RW~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS\(13),
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RW~q\,
	combout => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

-- Location: LCCOMB_X55_Y45_N16
\U1|U1|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux25~0_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][8]~4_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[4][8]~6_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[6][8]~4_combout\,
	combout => \U1|U1|Mux25~0_combout\);

-- Location: LCCOMB_X55_Y45_N18
\U1|U1|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux25~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux25~0_combout\ & ((\U1|U1|reg[7][8]~7_combout\))) # (!\U1|U1|Mux25~0_combout\ & (\U1|U1|reg[5][8]~5_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[5][8]~5_combout\,
	datac => \U1|U1|reg[7][8]~7_combout\,
	datad => \U1|U1|Mux25~0_combout\,
	combout => \U1|U1|Mux25~1_combout\);

-- Location: LCCOMB_X62_Y43_N10
\U1|U1|M4[15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~25_combout\ = (\U1|U1|Equal15~0_combout\ & (((!\U1|U1|IR~12_combout\ & \U1|U1|Equal14~0_combout\)) # (!\U1|U1|IR~11_combout\))) # (!\U1|U1|Equal15~0_combout\ & (((\U1|U1|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|Equal14~0_combout\,
	datad => \U1|U1|Equal15~0_combout\,
	combout => \U1|U1|M4[15]~25_combout\);

-- Location: LCCOMB_X62_Y46_N30
\U1|U1|M4[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~27_combout\ = (!\U1|U1|Equal15~0_combout\ & (((\U1|U1|Equal8~3_combout\ & \U1|U1|Equal8~2_combout\)) # (!\U1|U1|RAM_ADDRESS[4]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~18_combout\,
	datab => \U1|U1|Equal15~0_combout\,
	datac => \U1|U1|Equal8~3_combout\,
	datad => \U1|U1|Equal8~2_combout\,
	combout => \U1|U1|M4[15]~27_combout\);

-- Location: LCCOMB_X53_Y40_N30
\U1|U1|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux9~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][7]~97_combout\) # ((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|reg[0][7]~98_combout\ & !\U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][7]~97_combout\,
	datab => \U1|U1|reg[0][7]~98_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux9~2_combout\);

-- Location: LCCOMB_X60_Y44_N20
\U1|U1|M4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~33_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & ((\U1|U1|Mux11~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux11~3_combout\,
	datab => \U1|U1|Mux11~1_combout\,
	datac => \U1|U1|process_0~5_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|M4~33_combout\);

-- Location: LCCOMB_X60_Y44_N30
\U1|U1|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux28~0_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][5]~84_combout\) # ((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|reg[4][5]~86_combout\ & !\U1|U1|IR~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[6][5]~84_combout\,
	datac => \U1|U1|reg[4][5]~86_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|Mux28~0_combout\);

-- Location: LCCOMB_X49_Y37_N24
\U1|U1|M4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~34_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & (\U1|U1|Mux12~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux12~1_combout\,
	datab => \U1|U1|process_0~5_combout\,
	datac => \U1|U1|Mux12~3_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|M4~34_combout\);

-- Location: LCCOMB_X61_Y42_N24
\U1|U1|M4~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~35_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & (\U1|U1|Mux13~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux13~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|process_0~5_combout\,
	datac => \U1|U1|Mux13~1_combout\,
	datad => \U1|U1|Mux13~3_combout\,
	combout => \U1|U1|M4~35_combout\);

-- Location: LCCOMB_X56_Y40_N12
\U1|U1|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux32~0_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|reg[6][1]~52_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|reg[4][1]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][1]~52_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[4][1]~54_combout\,
	combout => \U1|U1|Mux32~0_combout\);

-- Location: LCCOMB_X59_Y45_N22
\U1|U1|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux32~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux32~0_combout\ & ((\U1|U1|reg[7][1]~55_combout\))) # (!\U1|U1|Mux32~0_combout\ & (\U1|U1|reg[5][1]~53_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[5][1]~53_combout\,
	datac => \U1|U1|reg[7][1]~55_combout\,
	datad => \U1|U1|Mux32~0_combout\,
	combout => \U1|U1|Mux32~1_combout\);

-- Location: LCCOMB_X59_Y46_N12
\U1|U1|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux32~2_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & ((\U1|U1|reg[1][1]~48_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|reg[0][1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[0][1]~50_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[1][1]~48_combout\,
	combout => \U1|U1|Mux32~2_combout\);

-- Location: LCCOMB_X52_Y37_N20
\U1|U1|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~12_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|FR[5]~reg0_q\) # ((!\U1|U1|IR~10_combout\)))) # (!\U1|U1|IR~0_combout\ & (((\U1|U1|FR[4]~reg0_q\ & !\U1|U1|IR~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[5]~reg0_q\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|FR[4]~reg0_q\,
	datad => \U1|U1|IR~10_combout\,
	combout => \U1|U1|process_0~12_combout\);

-- Location: LCCOMB_X52_Y37_N6
\U1|U1|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~13_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & (!\U1|U1|IR~10_combout\ & !\U1|U1|process_0~12_combout\)) # (!\U1|U1|IR~2_combout\ & (\U1|U1|IR~10_combout\ & \U1|U1|process_0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|process_0~12_combout\,
	combout => \U1|U1|process_0~13_combout\);

-- Location: LCCOMB_X53_Y37_N24
\U1|U1|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~19_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|FR[0]~reg0_q\ & (!\U1|U1|IR~0_combout\)) # (!\U1|U1|FR[0]~reg0_q\ & ((!\U1|U1|IR~2_combout\))))) # (!\U1|U1|IR~10_combout\ & (((\U1|U1|IR~0_combout\ & !\U1|U1|IR~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|FR[0]~reg0_q\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|process_0~19_combout\);

-- Location: LCCOMB_X53_Y37_N12
\U1|U1|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~20_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\ & \U1|U1|process_0~19_combout\)) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & !\U1|U1|process_0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|process_0~19_combout\,
	combout => \U1|U1|process_0~20_combout\);

-- Location: LCCOMB_X56_Y43_N24
\U1|U1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector25~0_combout\ = (\U1|U1|Decoder0~0_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|Selector24~0_combout\ & \U1|U1|state.decode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector24~0_combout\,
	datab => \U1|U1|state.decode~q\,
	datac => \U1|U1|Decoder0~0_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector25~0_combout\);

-- Location: LCCOMB_X56_Y43_N16
\U1|U1|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector24~1_combout\ = (\U1|U1|Decoder0~2_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~2_combout\,
	datab => \U1|U1|state.decode~q\,
	datac => \U1|U1|Selector24~0_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector24~1_combout\);

-- Location: LCCOMB_X57_Y39_N4
\U1|U1|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector29~0_combout\ = (\U1|U1|Decoder0~5_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.decode~q\,
	datab => \U1|U1|Selector24~0_combout\,
	datac => \U1|U1|Decoder0~5_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector29~0_combout\);

-- Location: LCCOMB_X56_Y43_N12
\U1|U1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector31~0_combout\ = (\U1|U1|Decoder0~7_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.decode~q\,
	datab => \U1|U1|Selector24~0_combout\,
	datac => \U1|U1|Decoder0~7_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector31~0_combout\);

-- Location: LCCOMB_X56_Y44_N12
\U1|U1|RotateRight0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~11_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[10]~6_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[9]~7_combout\,
	datad => \U1|U1|X[10]~6_combout\,
	combout => \U1|U1|RotateRight0~11_combout\);

-- Location: LCCOMB_X54_Y44_N0
\U1|U1|ShiftRight1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~4_combout\ = (\U1|U1|IR~14_combout\) # ((\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftRight1~3_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~13_combout\,
	datad => \U1|U1|ShiftRight1~3_combout\,
	combout => \U1|U1|ShiftRight1~4_combout\);

-- Location: LCCOMB_X54_Y44_N26
\U1|U1|ShiftRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~15_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftRight0~14_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|ShiftRight0~14_combout\,
	datad => \U1|U1|RotateRight0~13_combout\,
	combout => \U1|U1|ShiftRight0~15_combout\);

-- Location: LCCOMB_X54_Y44_N28
\U1|U1|reg~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~206_combout\ = (\U1|U1|reg~529_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight1~4_combout\))) # (!\U1|U1|reg~176_combout\ & (\U1|U1|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight0~15_combout\,
	datad => \U1|U1|ShiftRight1~4_combout\,
	combout => \U1|U1|reg~206_combout\);

-- Location: LCCOMB_X56_Y41_N26
\U1|U1|RotateRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~14_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[8]~0_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[7]~8_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|RotateRight0~14_combout\);

-- Location: LCCOMB_X48_Y37_N16
\U1|U2|RESULT[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[9]~8_combout\ = (\U1|U1|X\(9) & (\U1|U1|OP\(2) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[9]~_Duplicate_1_q\))))) # (!\U1|U1|X\(9) & ((\U1|U1|OP\(0) & ((\U1|U1|OP\(2)) # (\U1|U1|Y[9]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U1|OP\(2) & 
-- \U1|U1|Y[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|X\(9),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|Y[9]~_Duplicate_1_q\,
	combout => \U1|U2|RESULT[9]~8_combout\);

-- Location: LCCOMB_X48_Y37_N20
\U1|U2|RESULT[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[9]~9_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(9))) # (!\U1|U2|RESULT[15]~2_combout\ & (((\U1|U2|RESULT[9]~8_combout\ & !\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(9),
	datab => \U1|U2|RESULT[9]~8_combout\,
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[9]~9_combout\);

-- Location: LCCOMB_X49_Y39_N30
\U1|U2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~40_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[9]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(0),
	datad => \U1|U2|Add2~18_combout\,
	combout => \U1|U2|Add0~40_combout\);

-- Location: LCCOMB_X49_Y39_N16
\U1|U2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux6~2_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~41_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~18_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~41_combout\,
	combout => \U1|U2|Mux6~2_combout\);

-- Location: LCCOMB_X47_Y36_N16
\U1|U2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux6~3_combout\ = (\U1|U2|Mux6~2_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT9\)) # (!\U1|U2|Mux6~2_combout\ & (((\U1|U2|Equal1~8_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \U1|U2|Equal1~8_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \U1|U2|Mux6~2_combout\,
	combout => \U1|U2|Mux6~3_combout\);

-- Location: LCCOMB_X47_Y36_N2
\U1|U2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux6~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux6~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux6~2_combout\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux6~3_combout\,
	combout => \U1|U2|Mux6~4_combout\);

-- Location: LCCOMB_X55_Y42_N26
\U1|U1|reg~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~210_combout\ = (\U1|U1|reg~531_combout\ & (((\U1|U1|reg~185_combout\)))) # (!\U1|U1|reg~531_combout\ & ((\U1|U1|reg~185_combout\ & ((\U1|U1|ShiftLeft1~10_combout\))) # (!\U1|U1|reg~185_combout\ & (\U1|U1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~14_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|reg~185_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~210_combout\);

-- Location: LCCOMB_X57_Y42_N26
\U1|U1|reg~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~218_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~535_combout\) # ((\U1|U1|ShiftLeft1~10_combout\)))) # (!\U1|U1|reg~197_combout\ & (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|ShiftLeft0~14_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~218_combout\);

-- Location: LCCOMB_X57_Y42_N12
\U1|U1|reg~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~219_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~218_combout\ & (\U1|U1|reg[5][9]~13_combout\)) # (!\U1|U1|reg~218_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~535_combout\ & (((\U1|U1|reg~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][9]~13_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|reg~218_combout\,
	datad => \U1|U1|reg~207_combout\,
	combout => \U1|U1|reg~219_combout\);

-- Location: LCCOMB_X57_Y44_N26
\U1|U1|RotateRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~27_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~25_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~25_combout\,
	datad => \U1|U1|RotateRight0~26_combout\,
	combout => \U1|U1|RotateRight0~27_combout\);

-- Location: LCCOMB_X58_Y43_N0
\U1|U1|RotateRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~28_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[1]~14_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|X[1]~14_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|RotateRight0~28_combout\);

-- Location: LCCOMB_X57_Y44_N12
\U1|U1|RotateRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~29_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftRight0~19_combout\) # (\U1|U1|RotateRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|ShiftRight0~19_combout\,
	datac => \U1|U1|RotateRight0~28_combout\,
	combout => \U1|U1|RotateRight0~29_combout\);

-- Location: LCCOMB_X57_Y44_N14
\U1|U1|RotateRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~30_combout\ = (\U1|U1|RotateRight0~27_combout\) # ((!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight1~5_combout\) # (\U1|U1|RotateRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight1~5_combout\,
	datac => \U1|U1|RotateRight0~27_combout\,
	datad => \U1|U1|RotateRight0~29_combout\,
	combout => \U1|U1|RotateRight0~30_combout\);

-- Location: LCCOMB_X56_Y44_N24
\U1|U2|RESULT[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[10]~11_combout\ = (\U1|U1|OP\(2) & (\U1|U1|X\(10) $ (((\U1|U1|Y[10]~_Duplicate_1_q\) # (\U1|U1|OP\(0)))))) # (!\U1|U1|OP\(2) & ((\U1|U1|Y[10]~_Duplicate_1_q\ & ((\U1|U1|OP\(0)) # (\U1|U1|X\(10)))) # (!\U1|U1|Y[10]~_Duplicate_1_q\ & 
-- (\U1|U1|OP\(0) & \U1|U1|X\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|X\(10),
	combout => \U1|U2|RESULT[10]~11_combout\);

-- Location: LCCOMB_X48_Y37_N28
\U1|U2|RESULT[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[10]~12_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(10))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[10]~11_combout\ & ((!\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[10]~11_combout\,
	datab => \U1|U1|X\(10),
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[10]~12_combout\);

-- Location: LCCOMB_X45_Y41_N16
\U1|U2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~44_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[10]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~20_combout\,
	combout => \U1|U2|Add0~44_combout\);

-- Location: LCCOMB_X45_Y41_N10
\U1|U2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux5~2_combout\ = (\U1|U2|Mux0~4_combout\ & (((!\U1|U1|OP\(1) & \U1|U2|Add0~45_combout\)))) # (!\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add2~20_combout\) # ((\U1|U1|OP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~4_combout\,
	datab => \U1|U2|Add2~20_combout\,
	datac => \U1|U1|OP\(1),
	datad => \U1|U2|Add0~45_combout\,
	combout => \U1|U2|Mux5~2_combout\);

-- Location: LCCOMB_X45_Y41_N4
\U1|U2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux5~3_combout\ = (\U1|U2|Mux5~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT10\)))) # (!\U1|U2|Mux5~2_combout\ & (\U1|U2|Equal1~4_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~4_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => \U1|U2|Mux5~2_combout\,
	combout => \U1|U2|Mux5~3_combout\);

-- Location: LCCOMB_X47_Y36_N0
\U1|U2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux5~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux5~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux5~2_combout\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux5~3_combout\,
	combout => \U1|U2|Mux5~4_combout\);

-- Location: LCCOMB_X57_Y46_N26
\U1|U1|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux23~0_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\) # (\U1|U1|reg[6][10]~20_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][10]~22_combout\ & (!\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][10]~22_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[6][10]~20_combout\,
	combout => \U1|U1|Mux23~0_combout\);

-- Location: LCCOMB_X58_Y43_N20
\U1|U1|RotateRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~31_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[2]~13_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[2]~13_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|RotateRight0~31_combout\);

-- Location: LCCOMB_X55_Y46_N4
\U1|U1|reg~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~247_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\) # ((!\U1|U1|ShiftLeft1~16_combout\)))) # (!\U1|U1|reg~175_combout\ & (!\U1|U1|reg~530_combout\ & (\U1|U1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~247_combout\);

-- Location: LCCOMB_X46_Y38_N28
\U1|U2|RESULT[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[11]~14_combout\ = (\U1|U1|OP\(2) & (\U1|U1|X\(11) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[11]~_Duplicate_1_q\))))) # (!\U1|U1|OP\(2) & ((\U1|U1|OP\(0) & ((\U1|U1|X\(11)) # (\U1|U1|Y[11]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U1|X\(11) & 
-- \U1|U1|Y[11]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|X\(11),
	datad => \U1|U1|Y[11]~_Duplicate_1_q\,
	combout => \U1|U2|RESULT[11]~14_combout\);

-- Location: LCCOMB_X47_Y43_N24
\U1|U2|RESULT[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[11]~15_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(11))) # (!\U1|U2|RESULT[15]~2_combout\ & (((!\U1|U2|Equal0~0_combout\ & \U1|U2|RESULT[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~2_combout\,
	datab => \U1|U1|X\(11),
	datac => \U1|U2|Equal0~0_combout\,
	datad => \U1|U2|RESULT[11]~14_combout\,
	combout => \U1|U2|RESULT[11]~15_combout\);

-- Location: LCCOMB_X46_Y38_N16
\U1|U2|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~48_combout\ = (\U1|U1|OP\(0) & ((!\U1|U1|Y[11]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U2|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datac => \U1|U2|Add2~22_combout\,
	datad => \U1|U1|Y[11]~_Duplicate_1_q\,
	combout => \U1|U2|Add0~48_combout\);

-- Location: LCCOMB_X46_Y41_N20
\U1|U2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux4~2_combout\ = (\U1|U1|OP\(1) & (!\U1|U2|Mux0~4_combout\)) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & (\U1|U2|Add0~49_combout\)) # (!\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add2~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(1),
	datab => \U1|U2|Mux0~4_combout\,
	datac => \U1|U2|Add0~49_combout\,
	datad => \U1|U2|Add2~22_combout\,
	combout => \U1|U2|Mux4~2_combout\);

-- Location: LCCOMB_X45_Y41_N22
\U1|U2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux4~3_combout\ = (\U1|U2|Mux4~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT11\)))) # (!\U1|U2|Mux4~2_combout\ & (\U1|U2|Equal1~7_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux4~2_combout\,
	datab => \U1|U2|Equal1~7_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT11\,
	combout => \U1|U2|Mux4~3_combout\);

-- Location: LCCOMB_X45_Y41_N24
\U1|U2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux4~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux4~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux4~2_combout\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U2|Mux4~3_combout\,
	datad => \U1|U1|OP\(2),
	combout => \U1|U2|Mux4~4_combout\);

-- Location: LCCOMB_X47_Y43_N10
\U1|U2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux4~5_combout\ = (\U1|U2|Mux4~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mux4~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux4~5_combout\);

-- Location: LCCOMB_X47_Y43_N20
\U1|U2|RESULT[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[11]~16_combout\ = (\U1|U2|RESULT[11]~15_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux4~6_combout\) # (\U1|U2|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[11]~15_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux4~6_combout\,
	datad => \U1|U2|Mux4~5_combout\,
	combout => \U1|U2|RESULT[11]~16_combout\);

-- Location: LCCOMB_X56_Y45_N26
\U1|U1|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux22~2_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|reg[1][11]~24_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|reg[0][11]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][11]~24_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[0][11]~26_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|Mux22~2_combout\);

-- Location: LCCOMB_X55_Y46_N6
\U1|U1|reg~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~249_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~531_combout\) # ((!\U1|U1|ShiftLeft1~16_combout\)))) # (!\U1|U1|reg~185_combout\ & (!\U1|U1|reg~531_combout\ & (\U1|U1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~249_combout\);

-- Location: LCCOMB_X55_Y46_N28
\U1|U1|reg~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~261_combout\ = (\U1|U1|reg~537_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|reg~537_combout\ & ((\U1|U1|reg~203_combout\ & ((!\U1|U1|ShiftLeft1~16_combout\))) # (!\U1|U1|reg~203_combout\ & (\U1|U1|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~261_combout\);

-- Location: LCCOMB_X55_Y46_N30
\U1|U1|reg~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~262_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~261_combout\ & (\U1|U1|reg[7][11]~31_combout\)) # (!\U1|U1|reg~261_combout\ & ((\U1|U1|reg~246_combout\))))) # (!\U1|U1|reg~537_combout\ & (\U1|U1|reg~261_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~261_combout\,
	datac => \U1|U1|reg[7][11]~31_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~262_combout\);

-- Location: LCCOMB_X56_Y47_N14
\U1|U1|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~3_combout\ = (!\U1|U1|Selector19~2_combout\ & (!\U1|U1|Equal31~0_combout\ & !\U1|U1|IncSP~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Selector19~2_combout\,
	datac => \U1|U1|Equal31~0_combout\,
	datad => \U1|U1|IncSP~0_combout\,
	combout => \U1|U1|Selector19~3_combout\);

-- Location: LCCOMB_X62_Y46_N16
\U1|U1|Selector19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~6_combout\ = (((\U1|U1|IR~6_combout\ & \U1|U1|IR~7_combout\)) # (!\U1|U1|Equal8~3_combout\)) # (!\U1|U1|Equal48~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal48~4_combout\,
	datab => \U1|U1|Equal8~3_combout\,
	datac => \U1|U1|IR~6_combout\,
	datad => \U1|U1|IR~7_combout\,
	combout => \U1|U1|Selector19~6_combout\);

-- Location: LCCOMB_X62_Y43_N30
\U1|U1|Selector19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~7_combout\ = (\U1|U1|Selector19~6_combout\ & ((\U1|U1|OP[2]~0_combout\) # (!\U1|U1|Equal8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Equal8~2_combout\,
	datac => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|Selector19~6_combout\,
	combout => \U1|U1|Selector19~7_combout\);

-- Location: LCCOMB_X55_Y43_N20
\U1|U1|reg~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~264_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|RotateRight0~6_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~7_combout\,
	datad => \U1|U1|RotateRight0~6_combout\,
	combout => \U1|U1|reg~264_combout\);

-- Location: LCCOMB_X55_Y43_N6
\U1|U1|reg~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~265_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~176_combout\)))) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|reg~264_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datac => \U1|U1|reg~176_combout\,
	datad => \U1|U1|reg~264_combout\,
	combout => \U1|U1|reg~265_combout\);

-- Location: LCCOMB_X47_Y42_N20
\U1|U2|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~52_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[12]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[12]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~24_combout\,
	combout => \U1|U2|Add0~52_combout\);

-- Location: LCCOMB_X49_Y37_N0
\U1|U1|M4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~39_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & (\U1|U1|Mux4~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux4~1_combout\,
	datab => \U1|U1|process_0~5_combout\,
	datac => \U1|U1|Mux4~3_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|M4~39_combout\);

-- Location: LCCOMB_X55_Y44_N22
\U1|U1|RotateRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~39_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|IR~14_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight0~13_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|RotateRight0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~2_combout\,
	datad => \U1|U1|ShiftRight0~13_combout\,
	combout => \U1|U1|RotateRight0~39_combout\);

-- Location: LCCOMB_X58_Y39_N12
\U1|U1|RotateRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~40_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~39_combout\ & (\U1|U1|RotateRight0~5_combout\)) # (!\U1|U1|RotateRight0~39_combout\ & ((\U1|U1|RotateRight0~10_combout\))))) # (!\U1|U1|IR~13_combout\ & 
-- (((\U1|U1|RotateRight0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~5_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~10_combout\,
	datad => \U1|U1|RotateRight0~39_combout\,
	combout => \U1|U1|RotateRight0~40_combout\);

-- Location: LCCOMB_X50_Y39_N24
\U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\);

-- Location: LCCOMB_X49_Y38_N10
\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~2_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\);

-- Location: LCCOMB_X50_Y38_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~2_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\);

-- Location: LCCOMB_X50_Y38_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\))) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))) # (!\U1|U2|Equal1~2_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~2_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\);

-- Location: LCCOMB_X50_Y38_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\))) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\)))) # (!\U1|U2|Equal1~2_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\);

-- Location: LCCOMB_X50_Y39_N12
\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U1|X\(8))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~2_combout\ & (\U1|U1|X\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(8),
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datac => \U1|U2|Equal1~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\);

-- Location: LCCOMB_X50_Y39_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\);

-- Location: LCCOMB_X50_Y42_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\))) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~1_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\);

-- Location: LCCOMB_X50_Y42_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\))) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))) # (!\U1|U2|Equal1~1_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\);

-- Location: LCCOMB_X49_Y43_N14
\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\);

-- Location: LCCOMB_X49_Y42_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~9_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\);

-- Location: LCCOMB_X49_Y42_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\);

-- Location: LCCOMB_X49_Y42_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \U1|U2|Equal1~9_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\);

-- Location: LCCOMB_X49_Y42_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))) # 
-- (!\U1|U2|Equal1~9_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\);

-- Location: LCCOMB_X53_Y43_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U1|X\(6)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~9_combout\ & (((\U1|U1|X\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~9_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datac => \U1|U1|X\(6),
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\);

-- Location: LCCOMB_X49_Y43_N22
\U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\)))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\);

-- Location: LCCOMB_X50_Y43_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\);

-- Location: LCCOMB_X53_Y43_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\);

-- Location: LCCOMB_X48_Y37_N6
\U1|U2|RESULT[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[4]~20_combout\ = (\U1|U1|X\(4) & (\U1|U1|OP\(2) $ (((\U1|U1|Y[4]~_Duplicate_1_q\) # (\U1|U1|OP\(0)))))) # (!\U1|U1|X\(4) & ((\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U1|OP\(2)) # (\U1|U1|OP\(0)))) # (!\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U1|OP\(2) 
-- & \U1|U1|OP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U1|X\(4),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|RESULT[4]~20_combout\);

-- Location: LCCOMB_X48_Y37_N8
\U1|U2|RESULT[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[4]~21_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(4))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[4]~20_combout\ & ((!\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[4]~20_combout\,
	datab => \U1|U1|X\(4),
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[4]~21_combout\);

-- Location: LCCOMB_X58_Y40_N24
\U1|U1|reg~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~305_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~41_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~41_combout\,
	datad => \U1|U1|RotateRight0~35_combout\,
	combout => \U1|U1|reg~305_combout\);

-- Location: LCCOMB_X55_Y41_N28
\U1|U1|reg~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~306_combout\ = (\U1|U1|reg~529_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|ShiftRight0~12_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|ShiftRight0~12_combout\ & ((\U1|U1|X[15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|X[15]~1_combout\,
	datad => \U1|U1|ShiftRight0~12_combout\,
	combout => \U1|U1|reg~306_combout\);

-- Location: LCCOMB_X54_Y40_N26
\U1|U1|reg~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~307_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~306_combout\)))) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|IR~14_combout\ & ((\U1|U1|reg~306_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|reg~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|reg~305_combout\,
	datad => \U1|U1|reg~306_combout\,
	combout => \U1|U1|reg~307_combout\);

-- Location: LCCOMB_X46_Y40_N0
\U1|U2|RESULT[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[7]~24_combout\ = (\U1|U1|X\(7) & (\U1|U1|OP\(2) $ (((\U1|U1|Y[7]~_Duplicate_1_q\) # (\U1|U1|OP\(0)))))) # (!\U1|U1|X\(7) & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U1|OP\(2)) # (\U1|U1|OP\(0)))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U1|OP\(2) 
-- & \U1|U1|OP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U1|X\(7),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|RESULT[7]~24_combout\);

-- Location: LCCOMB_X46_Y40_N10
\U1|U2|RESULT[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[7]~25_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(7))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[7]~24_combout\ & (!\U1|U2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~2_combout\,
	datab => \U1|U2|RESULT[7]~24_combout\,
	datac => \U1|U2|Equal0~0_combout\,
	datad => \U1|U1|X\(7),
	combout => \U1|U2|RESULT[7]~25_combout\);

-- Location: LCCOMB_X46_Y40_N12
\U1|U2|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux8~2_combout\ = (\U1|U1|OP\(1) & (!\U1|U2|Mux0~4_combout\)) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~35_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(1),
	datab => \U1|U2|Mux0~4_combout\,
	datac => \U1|U2|Add2~14_combout\,
	datad => \U1|U2|Add0~35_combout\,
	combout => \U1|U2|Mux8~2_combout\);

-- Location: LCCOMB_X45_Y39_N8
\U1|U2|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~2_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~33_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(1),
	datab => \U1|U2|Add2~12_combout\,
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~33_combout\,
	combout => \U1|U2|Mux9~2_combout\);

-- Location: LCCOMB_X45_Y39_N2
\U1|U2|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~3_combout\ = (\U1|U2|Mux9~2_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT6\)) # (!\U1|U2|Mux9~2_combout\ & (((\U1|U2|Equal1~9_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \U1|U2|Mux9~2_combout\,
	datac => \U1|U2|Equal1~9_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mux9~3_combout\);

-- Location: LCCOMB_X45_Y39_N12
\U1|U2|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux9~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U2|Mux9~2_combout\,
	datad => \U1|U2|Mux9~3_combout\,
	combout => \U1|U2|Mux9~4_combout\);

-- Location: LCCOMB_X54_Y44_N6
\U1|U1|RotateRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~47_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|RotateRight0~19_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateRight0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~19_combout\,
	datad => \U1|U1|RotateRight0~13_combout\,
	combout => \U1|U1|RotateRight0~47_combout\);

-- Location: LCCOMB_X54_Y44_N16
\U1|U1|RotateRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~48_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight1~2_combout\) # ((\U1|U1|RotateRight0~20_combout\)))) # (!\U1|U1|IR~14_combout\ & (((\U1|U1|RotateRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight1~2_combout\,
	datac => \U1|U1|RotateRight0~20_combout\,
	datad => \U1|U1|RotateRight0~16_combout\,
	combout => \U1|U1|RotateRight0~48_combout\);

-- Location: LCCOMB_X54_Y44_N18
\U1|U1|RotateRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~49_combout\ = (\U1|U1|RotateRight0~47_combout\) # ((!\U1|U1|IR~13_combout\ & \U1|U1|RotateRight0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~47_combout\,
	datab => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~48_combout\,
	combout => \U1|U1|RotateRight0~49_combout\);

-- Location: LCCOMB_X59_Y42_N12
\U1|U1|reg~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~347_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\) # ((\U1|U1|ShiftLeft1~34_combout\)))) # (!\U1|U1|reg~175_combout\ & (!\U1|U1|reg~530_combout\ & ((\U1|U1|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~347_combout\);

-- Location: LCCOMB_X45_Y41_N12
\U1|U2|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~3_combout\ = (\U1|U2|Mux10~2_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT5\)) # (!\U1|U2|Mux10~2_combout\ & (((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & \U1|U2|Equal1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \U1|U2|Mux10~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Equal1~10_combout\,
	combout => \U1|U2|Mux10~3_combout\);

-- Location: LCCOMB_X48_Y37_N30
\U1|U2|RESULT[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[5]~31_combout\ = (\U1|U1|X\(5) & (\U1|U1|OP\(2) $ (((\U1|U1|Y[5]~_Duplicate_1_q\) # (\U1|U1|OP\(0)))))) # (!\U1|U1|X\(5) & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U1|OP\(2)) # (\U1|U1|OP\(0)))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U1|OP\(2) 
-- & \U1|U1|OP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U1|X\(5),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|RESULT[5]~31_combout\);

-- Location: LCCOMB_X48_Y37_N12
\U1|U2|RESULT[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[5]~32_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(5))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[5]~31_combout\ & ((!\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[5]~31_combout\,
	datab => \U1|U1|X\(5),
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[5]~32_combout\);

-- Location: LCCOMB_X60_Y42_N12
\U1|U1|reg~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~357_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\) # ((\U1|U1|ShiftLeft1~34_combout\)))) # (!\U1|U1|reg~194_combout\ & (!\U1|U1|reg~534_combout\ & ((\U1|U1|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~357_combout\);

-- Location: LCCOMB_X46_Y42_N8
\U1|U2|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux12~2_combout\ = (\U1|U2|Mux0~4_combout\ & (((!\U1|U1|OP\(1) & \U1|U2|Add0~27_combout\)))) # (!\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add2~6_combout\) # ((\U1|U1|OP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~4_combout\,
	datab => \U1|U2|Add2~6_combout\,
	datac => \U1|U1|OP\(1),
	datad => \U1|U2|Add0~27_combout\,
	combout => \U1|U2|Mux12~2_combout\);

-- Location: LCCOMB_X53_Y43_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\);

-- Location: LCCOMB_X52_Y43_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\);

-- Location: LCCOMB_X46_Y42_N2
\U1|U2|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux12~3_combout\ = (\U1|U2|Mux12~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT3\)))) # (!\U1|U2|Mux12~2_combout\ & (\U1|U2|Equal1~11_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mux12~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT3\,
	combout => \U1|U2|Mux12~3_combout\);

-- Location: LCCOMB_X46_Y42_N4
\U1|U2|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux12~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux12~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U2|Mux12~2_combout\,
	datad => \U1|U2|Mux12~3_combout\,
	combout => \U1|U2|Mux12~4_combout\);

-- Location: LCCOMB_X61_Y43_N8
\U1|U1|reg~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~375_combout\ = (\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~197_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|reg~535_combout\ & (\U1|U1|reg~197_combout\)) # (!\U1|U1|reg~535_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|reg~535_combout\,
	combout => \U1|U1|reg~375_combout\);

-- Location: LCCOMB_X61_Y43_N20
\U1|U1|reg~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~379_combout\ = (\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|reg~537_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|reg~537_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~32_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|reg~537_combout\,
	combout => \U1|U1|reg~379_combout\);

-- Location: LCCOMB_X49_Y45_N20
\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\);

-- Location: LCCOMB_X49_Y45_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\);

-- Location: LCCOMB_X49_Y45_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\);

-- Location: LCCOMB_X48_Y43_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\);

-- Location: LCCOMB_X49_Y45_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\);

-- Location: LCCOMB_X45_Y39_N0
\U1|U2|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~3_combout\ = (\U1|U2|Mux13~2_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT2\)) # (!\U1|U2|Mux13~2_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux13~2_combout\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mux13~3_combout\);

-- Location: LCCOMB_X45_Y40_N20
\U1|U2|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux13~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U2|Mux13~2_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux13~3_combout\,
	combout => \U1|U2|Mux13~4_combout\);

-- Location: LCCOMB_X46_Y38_N14
\U1|U2|RESULT[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[2]~38_combout\ = (\U1|U1|X\(2) & (\U1|U1|OP\(2) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[2]~_Duplicate_1_q\))))) # (!\U1|U1|X\(2) & ((\U1|U1|OP\(0) & ((\U1|U1|OP\(2)) # (\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U1|OP\(2) & 
-- \U1|U1|Y[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|X\(2),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|Y[2]~_Duplicate_1_q\,
	combout => \U1|U2|RESULT[2]~38_combout\);

-- Location: LCCOMB_X45_Y40_N22
\U1|U2|RESULT[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[2]~39_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(2))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[2]~38_combout\ & (!\U1|U2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~2_combout\,
	datab => \U1|U2|RESULT[2]~38_combout\,
	datac => \U1|U2|Equal0~0_combout\,
	datad => \U1|U1|X\(2),
	combout => \U1|U2|RESULT[2]~39_combout\);

-- Location: LCCOMB_X45_Y40_N16
\U1|U2|RESULT[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[2]~40_combout\ = (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|RESULT[2]~40_combout\);

-- Location: LCCOMB_X45_Y40_N18
\U1|U2|RESULT[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[2]~41_combout\ = (\U1|U2|RESULT[2]~39_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux13~4_combout\) # (\U1|U2|RESULT[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[12]~5_combout\,
	datab => \U1|U2|Mux13~4_combout\,
	datac => \U1|U2|RESULT[2]~39_combout\,
	datad => \U1|U2|RESULT[2]~40_combout\,
	combout => \U1|U2|RESULT[2]~41_combout\);

-- Location: LCCOMB_X54_Y43_N6
\U1|U1|reg~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~400_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftRight0~13_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|ShiftRight0~13_combout\,
	datac => \U1|U1|RotateRight0~10_combout\,
	datad => \U1|U1|IR~14_combout\,
	combout => \U1|U1|reg~400_combout\);

-- Location: LCCOMB_X46_Y40_N14
\U1|U2|RESULT[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[0]~42_combout\ = (\U1|U1|OP\(0) & ((\U1|U1|Y[0]~_Duplicate_1_q\) # ((\U1|U1|OP\(2)) # (\U1|U1|X\(0))))) # (!\U1|U1|OP\(0) & (\U1|U1|Y[0]~_Duplicate_1_q\ & (!\U1|U1|OP\(2) & \U1|U1|X\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|X\(0),
	combout => \U1|U2|RESULT[0]~42_combout\);

-- Location: LCCOMB_X46_Y38_N8
\U1|U2|RESULT[0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[0]~43_combout\ = (\U1|U1|OP\(2) & ((\U1|U2|RESULT[0]~42_combout\ & (!\U1|U1|X\(0))) # (!\U1|U2|RESULT[0]~42_combout\ & ((\U1|U2|Add2~0_combout\))))) # (!\U1|U1|OP\(2) & (((\U1|U2|RESULT[0]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(0),
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Add2~0_combout\,
	datad => \U1|U2|RESULT[0]~42_combout\,
	combout => \U1|U2|RESULT[0]~43_combout\);

-- Location: LCCOMB_X47_Y45_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\);

-- Location: LCCOMB_X49_Y45_N10
\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\);

-- Location: LCCOMB_X47_Y45_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\);

-- Location: LCCOMB_X47_Y45_N18
\U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\);

-- Location: LCCOMB_X45_Y44_N22
\U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\);

-- Location: LCCOMB_X45_Y44_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\);

-- Location: LCCOMB_X45_Y44_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\);

-- Location: LCCOMB_X45_Y45_N10
\U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\);

-- Location: LCCOMB_X45_Y45_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\);

-- Location: LCCOMB_X45_Y45_N12
\U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\);

-- Location: LCCOMB_X53_Y45_N6
\U1|U1|reg~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~427_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~3_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~3_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg~404_combout\,
	datad => \U1|U1|reg~405_combout\,
	combout => \U1|U1|reg~427_combout\);

-- Location: LCCOMB_X55_Y41_N22
\U1|U1|ShiftRight1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~21_combout\ = (\U1|U1|ShiftRight0~27_combout\ & ((\U1|U1|ShiftRight1~18_combout\) # ((!\U1|U1|RotateRight0~18_combout\)))) # (!\U1|U1|ShiftRight0~27_combout\ & (!\U1|U1|ShiftRight1~18_combout\ & (!\U1|U1|X[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~27_combout\,
	datab => \U1|U1|ShiftRight1~18_combout\,
	datac => \U1|U1|X[1]~14_combout\,
	datad => \U1|U1|RotateRight0~18_combout\,
	combout => \U1|U1|ShiftRight1~21_combout\);

-- Location: LCCOMB_X48_Y38_N16
\U1|U2|RESULT[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[14]~50_combout\ = (\U1|U1|X\(14) & (\U1|U1|OP\(2) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[14]~_Duplicate_1_q\))))) # (!\U1|U1|X\(14) & ((\U1|U1|OP\(0) & ((\U1|U1|Y[14]~_Duplicate_1_q\) # (\U1|U1|OP\(2)))) # (!\U1|U1|OP\(0) & 
-- (\U1|U1|Y[14]~_Duplicate_1_q\ & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|X\(14),
	datac => \U1|U1|Y[14]~_Duplicate_1_q\,
	datad => \U1|U1|OP\(2),
	combout => \U1|U2|RESULT[14]~50_combout\);

-- Location: LCCOMB_X48_Y38_N2
\U1|U2|RESULT[14]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[14]~51_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(14))))) # (!\U1|U2|RESULT[15]~2_combout\ & (!\U1|U2|Equal0~0_combout\ & (\U1|U2|RESULT[14]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal0~0_combout\,
	datab => \U1|U2|RESULT[14]~50_combout\,
	datac => \U1|U1|X\(14),
	datad => \U1|U2|RESULT[15]~2_combout\,
	combout => \U1|U2|RESULT[14]~51_combout\);

-- Location: LCCOMB_X48_Y38_N20
\U1|U2|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~55_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|X\(14),
	combout => \U1|U2|Add0~55_combout\);

-- Location: LCCOMB_X48_Y38_N22
\U1|U2|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~56_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[14]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[14]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(0),
	datad => \U1|U2|Add2~28_combout\,
	combout => \U1|U2|Add0~56_combout\);

-- Location: LCCOMB_X46_Y41_N22
\U1|U2|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~57_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|X\(13),
	combout => \U1|U2|Add0~57_combout\);

-- Location: LCCOMB_X46_Y41_N24
\U1|U2|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~58_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[13]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(0),
	datad => \U1|U2|Add2~26_combout\,
	combout => \U1|U2|Add0~58_combout\);

-- Location: LCCOMB_X48_Y38_N10
\U1|U2|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux1~3_combout\ = (\U1|U2|Mux1~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT14\)))) # (!\U1|U2|Mux1~2_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\ & 
-- ((!\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\,
	datab => \U1|U2|Mux1~2_combout\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\,
	combout => \U1|U2|Mux1~3_combout\);

-- Location: LCCOMB_X48_Y38_N24
\U1|U2|RESULT[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[14]~52_combout\ = (\U1|U2|RESULT[14]~51_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux1~5_combout\) # (\U1|U2|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[12]~5_combout\,
	datab => \U1|U2|RESULT[14]~51_combout\,
	datac => \U1|U2|Mux1~5_combout\,
	datad => \U1|U2|Mux1~7_combout\,
	combout => \U1|U2|RESULT[14]~52_combout\);

-- Location: LCCOMB_X54_Y38_N10
\U1|U1|M4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~40_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & ((\U1|U1|Mux2~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux2~3_combout\,
	datac => \U1|U1|process_0~5_combout\,
	datad => \U1|U1|Mux2~1_combout\,
	combout => \U1|U1|M4~40_combout\);

-- Location: LCCOMB_X52_Y42_N10
\U1|U1|M4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~41_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & ((\U1|U1|Mux3~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~5_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux3~3_combout\,
	datad => \U1|U1|Mux3~1_combout\,
	combout => \U1|U1|M4~41_combout\);

-- Location: LCCOMB_X52_Y42_N12
\U1|U1|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux20~0_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\) # (\U1|U1|reg[6][13]~108_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][13]~110_combout\ & (!\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[4][13]~110_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[6][13]~108_combout\,
	combout => \U1|U1|Mux20~0_combout\);

-- Location: LCCOMB_X52_Y42_N24
\U1|U1|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux20~2_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\) # ((\U1|U1|reg[2][13]~105_combout\)))) # (!\U1|U1|IR~13_combout\ & (!\U1|U1|IR~12_combout\ & ((\U1|U1|reg[0][13]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[2][13]~105_combout\,
	datad => \U1|U1|reg[0][13]~106_combout\,
	combout => \U1|U1|Mux20~2_combout\);

-- Location: LCCOMB_X52_Y42_N26
\U1|U1|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux20~3_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux20~2_combout\ & (\U1|U1|reg[3][13]~107_combout\)) # (!\U1|U1|Mux20~2_combout\ & ((\U1|U1|reg[1][13]~104_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][13]~107_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[1][13]~104_combout\,
	datad => \U1|U1|Mux20~2_combout\,
	combout => \U1|U1|Mux20~3_combout\);

-- Location: LCCOMB_X55_Y43_N4
\U1|U1|reg~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~470_combout\ = (\U1|U1|reg~529_combout\) # (\U1|U1|ShiftLeft1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|reg~529_combout\,
	datad => \U1|U1|ShiftLeft1~32_combout\,
	combout => \U1|U1|reg~470_combout\);

-- Location: LCCOMB_X52_Y39_N18
\U1|U2|RESULT[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[13]~53_combout\ = (\U1|U1|X\(13) & (\U1|U1|OP\(2) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[13]~_Duplicate_1_q\))))) # (!\U1|U1|X\(13) & ((\U1|U1|OP\(2) & ((\U1|U1|OP\(0)) # (\U1|U1|Y[13]~_Duplicate_1_q\))) # (!\U1|U1|OP\(2) & (\U1|U1|OP\(0) & 
-- \U1|U1|Y[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(13),
	datab => \U1|U1|OP\(2),
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|Y[13]~_Duplicate_1_q\,
	combout => \U1|U2|RESULT[13]~53_combout\);

-- Location: LCCOMB_X52_Y39_N20
\U1|U2|RESULT[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[13]~54_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(13))) # (!\U1|U2|RESULT[15]~2_combout\ & (((\U1|U2|RESULT[13]~53_combout\ & !\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(13),
	datab => \U1|U2|RESULT[13]~53_combout\,
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[13]~54_combout\);

-- Location: LCCOMB_X46_Y41_N26
\U1|U2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux2~2_combout\ = (\U1|U2|Mux0~4_combout\ & (((!\U1|U1|OP\(1) & \U1|U2|Add0~59_combout\)))) # (!\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add2~26_combout\) # ((\U1|U1|OP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~26_combout\,
	datab => \U1|U2|Mux0~4_combout\,
	datac => \U1|U1|OP\(1),
	datad => \U1|U2|Add0~59_combout\,
	combout => \U1|U2|Mux2~2_combout\);

-- Location: LCCOMB_X46_Y41_N28
\U1|U2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux2~3_combout\ = (\U1|U2|Mux2~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT13\)))) # (!\U1|U2|Mux2~2_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Equal1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datac => \U1|U2|Mux2~2_combout\,
	datad => \U1|U2|Equal1~5_combout\,
	combout => \U1|U2|Mux2~3_combout\);

-- Location: LCCOMB_X46_Y41_N30
\U1|U2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux2~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux2~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux2~2_combout\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux2~3_combout\,
	combout => \U1|U2|Mux2~4_combout\);

-- Location: LCCOMB_X52_Y39_N6
\U1|U2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux2~5_combout\ = (\U1|U2|Mux2~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mux2~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux2~5_combout\);

-- Location: LCCOMB_X52_Y39_N24
\U1|U2|RESULT[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[13]~55_combout\ = (\U1|U2|RESULT[13]~54_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux2~6_combout\) # (\U1|U2|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[13]~54_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux2~6_combout\,
	datad => \U1|U2|Mux2~5_combout\,
	combout => \U1|U2|RESULT[13]~55_combout\);

-- Location: LCCOMB_X53_Y42_N12
\U1|U1|reg~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~481_combout\ = (\U1|U1|reg~194_combout\ & (((\U1|U1|reg~534_combout\)) # (!\U1|U1|ShiftLeft1~29_combout\))) # (!\U1|U1|reg~194_combout\ & (((!\U1|U1|reg~534_combout\ & \U1|U1|ShiftLeft0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|ShiftLeft1~29_combout\,
	datac => \U1|U1|reg~534_combout\,
	datad => \U1|U1|ShiftLeft0~29_combout\,
	combout => \U1|U1|reg~481_combout\);

-- Location: LCCOMB_X59_Y40_N6
\U1|U1|reg~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~490_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & (!\U1|U1|IR~10_combout\)) # (!\U1|U1|reg~489_combout\ & ((\U1|U1|Decoder0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|process_0~2_combout\,
	datac => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Decoder0~0_combout\,
	combout => \U1|U1|reg~490_combout\);

-- Location: LCCOMB_X47_Y36_N30
\U1|U2|RESULT[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]~56_combout\ = (\U1|U1|OP\(2) & (\U1|U1|X\(15) $ (((\U1|U1|Y[15]~_Duplicate_1_q\) # (\U1|U1|OP\(0)))))) # (!\U1|U1|OP\(2) & ((\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U1|OP\(0)) # (\U1|U1|X\(15)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- (\U1|U1|OP\(0) & \U1|U1|X\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|X\(15),
	combout => \U1|U2|RESULT[15]~56_combout\);

-- Location: LCCOMB_X47_Y36_N24
\U1|U2|RESULT[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]~57_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(15))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[15]~56_combout\ & ((!\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~56_combout\,
	datab => \U1|U1|X\(15),
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[15]~57_combout\);

-- Location: LCCOMB_X47_Y42_N30
\U1|U2|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~63_combout\ = (\U1|U1|X\(15) & \U1|U1|OP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|X\(15),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|Add0~63_combout\);

-- Location: LCCOMB_X47_Y42_N0
\U1|U2|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~64_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[15]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[15]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~30_combout\,
	combout => \U1|U2|Add0~64_combout\);

-- Location: LCCOMB_X49_Y39_N28
\U1|U2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~5_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & (\U1|U2|Add0~65_combout\)) # (!\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add2~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~65_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add2~30_combout\,
	combout => \U1|U2|Mux0~5_combout\);

-- Location: LCCOMB_X47_Y36_N10
\U1|U2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~6_combout\ = (\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux0~5_combout\ & ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\U1|U2|Mux0~5_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|selnose\(0))))) # (!\U1|U2|Mux0~10_combout\ & 
-- (((\U1|U2|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|selnose\(0),
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \U1|U2|Mux0~5_combout\,
	combout => \U1|U2|Mux0~6_combout\);

-- Location: LCCOMB_X49_Y37_N2
\U1|U1|M4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~42_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & ((\U1|U1|Mux1~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|process_0~5_combout\,
	datac => \U1|U1|Mux1~3_combout\,
	datad => \U1|U1|Mux1~1_combout\,
	combout => \U1|U1|M4~42_combout\);

-- Location: LCCOMB_X57_Y40_N28
\U1|U1|reg~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~502_combout\ = (\U1|U1|reg[2][15]~121_combout\ & (((\U1|U1|reg~489_combout\ & !\U1|U1|Decoder0~1_combout\)) # (!\U1|U1|reg~501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|reg~501_combout\,
	datac => \U1|U1|Decoder0~1_combout\,
	datad => \U1|U1|reg[2][15]~121_combout\,
	combout => \U1|U1|reg~502_combout\);

-- Location: LCCOMB_X57_Y40_N12
\U1|U1|reg~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~506_combout\ = (\U1|U1|reg[0][15]~122_combout\ & (((\U1|U1|reg~489_combout\ & !\U1|U1|Decoder0~2_combout\)) # (!\U1|U1|reg~505_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|reg~505_combout\,
	datac => \U1|U1|Decoder0~2_combout\,
	datad => \U1|U1|reg[0][15]~122_combout\,
	combout => \U1|U1|reg~506_combout\);

-- Location: LCCOMB_X55_Y40_N16
\U1|U1|reg~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~510_combout\ = (\U1|U1|reg[3][15]~123_combout\ & (((!\U1|U1|Decoder0~3_combout\ & \U1|U1|reg~489_combout\)) # (!\U1|U1|reg~509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][15]~123_combout\,
	datab => \U1|U1|Decoder0~3_combout\,
	datac => \U1|U1|reg~509_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~510_combout\);

-- Location: LCCOMB_X59_Y40_N22
\U1|U1|reg~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~514_combout\ = (\U1|U1|reg[6][15]~124_combout\ & (((\U1|U1|reg~489_combout\ & !\U1|U1|Decoder0~4_combout\)) # (!\U1|U1|reg~513_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|reg[6][15]~124_combout\,
	datac => \U1|U1|reg~513_combout\,
	datad => \U1|U1|Decoder0~4_combout\,
	combout => \U1|U1|reg~514_combout\);

-- Location: LCCOMB_X55_Y40_N6
\U1|U1|reg~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~521_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & ((!\U1|U1|IR~10_combout\))) # (!\U1|U1|reg~489_combout\ & (\U1|U1|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~6_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~521_combout\);

-- Location: LCCOMB_X49_Y40_N4
\U1|U1|OP~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP~3_combout\ = (\U1|U1|Equal18~4_combout\ & (\U1|U1|IR~10_combout\ & ((\U1|U1|process_0~4_combout\)))) # (!\U1|U1|Equal18~4_combout\ & (((\U1|U1|OP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Equal18~4_combout\,
	datad => \U1|U1|process_0~4_combout\,
	combout => \U1|U1|OP~3_combout\);

-- Location: LCCOMB_X53_Y37_N4
\U1|U1|FR[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[9]~22_combout\ = (\KEY[0]~input_o\ & !\U1|U1|selM6\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datac => \U1|U1|selM6\(0),
	combout => \U1|U1|FR[9]~22_combout\);

-- Location: LCCOMB_X62_Y43_N26
\U1|U1|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector16~1_combout\ = (\U1|U1|Selector16~0_combout\) # ((\U1|U1|state.exec~q\ & \U1|U1|Equal49~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.exec~q\,
	datab => \U1|U1|Equal49~0_combout\,
	datad => \U1|U1|Selector16~0_combout\,
	combout => \U1|U1|Selector16~1_combout\);

-- Location: FF_X61_Y45_N31
\U1|U1|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~30_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(15));

-- Location: LCCOMB_X62_Y45_N2
\U1|U1|PC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~0_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datab => \U1|U1|PC\(15),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	combout => \U1|U1|PC~0_combout\);

-- Location: FF_X61_Y45_N29
\U1|U1|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~28_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(14));

-- Location: LCCOMB_X57_Y48_N16
\U1|U1|PC~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~1_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadPC~q\,
	datac => \U1|U1|PC\(14),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	combout => \U1|U1|PC~1_combout\);

-- Location: FF_X61_Y45_N27
\U1|U1|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~26_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(13));

-- Location: LCCOMB_X57_Y48_N18
\U1|U1|PC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~2_combout\ = (\U1|U1|LoadPC~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~44_combout\)) # (!\U1|U1|LoadPC~q\ & ((\U1|U1|PC\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	datac => \U1|U1|LoadPC~q\,
	datad => \U1|U1|PC\(13),
	combout => \U1|U1|PC~2_combout\);

-- Location: FF_X61_Y45_N25
\U1|U1|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~24_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(12));

-- Location: LCCOMB_X57_Y48_N4
\U1|U1|PC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~3_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadPC~q\,
	datac => \U1|U1|PC\(12),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	combout => \U1|U1|PC~3_combout\);

-- Location: FF_X61_Y45_N23
\U1|U1|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(11));

-- Location: FF_X61_Y45_N19
\U1|U1|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~18_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(9));

-- Location: LCCOMB_X62_Y45_N4
\U1|U1|PC~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~6_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datab => \U1|U1|PC\(9),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	combout => \U1|U1|PC~6_combout\);

-- Location: FF_X61_Y45_N17
\U1|U1|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~16_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(8));

-- Location: LCCOMB_X62_Y45_N6
\U1|U1|PC~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~7_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~4_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datac => \U1|U1|PC\(8),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U1|U1|PC~7_combout\);

-- Location: FF_X61_Y45_N13
\U1|U1|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(6));

-- Location: FF_X61_Y45_N9
\U1|U1|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(4));

-- Location: FF_X61_Y45_N7
\U1|U1|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(3));

-- Location: LCCOMB_X62_Y45_N20
\U1|U1|PC~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~12_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datac => \U1|U1|PC\(3),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	combout => \U1|U1|PC~12_combout\);

-- Location: FF_X61_Y45_N5
\U1|U1|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(2));

-- Location: LCCOMB_X52_Y44_N4
\U1|U1|PC~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~13_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datab => \U1|U1|PC\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	combout => \U1|U1|PC~13_combout\);

-- Location: FF_X61_Y46_N25
\U1|U1|IncPC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector17~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IncPC~q\);

-- Location: LCCOMB_X61_Y46_N10
\U1|U1|Equal29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal29~1_combout\ = (!\U1|U1|OP[2]~0_combout\ & (\U1|U1|IR~6_combout\ & (!\U1|U1|IR~3_combout\ & \U1|U1|Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|Equal29~1_combout\);

-- Location: LCCOMB_X57_Y39_N10
\U1|U1|Selector20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~5_combout\ = (\U1|U1|IR~5_combout\ & (((!\U1|U1|IR~6_combout\ & !\U1|U1|state~10_combout\)) # (!\U1|U1|IR~4_combout\))) # (!\U1|U1|IR~5_combout\ & (((!\U1|U1|IR~4_combout\ & !\U1|U1|state~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~6_combout\,
	datab => \U1|U1|IR~5_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|state~10_combout\,
	combout => \U1|U1|Selector20~5_combout\);

-- Location: LCCOMB_X43_Y37_N26
\U1|U2|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~0_combout\ = (\U1|U1|X\(2) & (\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U1|X\(1) $ (!\U1|U1|Y[1]~_Duplicate_1_q\)))) # (!\U1|U1|X\(2) & (!\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U1|X\(1) $ (!\U1|U1|Y[1]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(2),
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datac => \U1|U1|X\(1),
	datad => \U1|U1|Y[1]~_Duplicate_1_q\,
	combout => \U1|U2|Equal5~0_combout\);

-- Location: LCCOMB_X46_Y39_N20
\U1|U2|Equal5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~8_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(0) & (\U1|U1|X\(15) $ (!\U1|U1|Y[15]~_Duplicate_1_q\)))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & (!\U1|U1|X\(0) & (\U1|U1|X\(15) $ (!\U1|U1|Y[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(15),
	datac => \U1|U1|X\(0),
	datad => \U1|U1|Y[15]~_Duplicate_1_q\,
	combout => \U1|U2|Equal5~8_combout\);

-- Location: LCCOMB_X52_Y37_N0
\U1|U1|FR[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[1]~26_combout\ = (\U1|U1|FR[2]~25_combout\ & ((\U1|U2|LessThan4~30_combout\) # ((\U1|U1|FR[1]~reg0_q\ & \U1|U2|auxFR~3_combout\)))) # (!\U1|U1|FR[2]~25_combout\ & (\U1|U1|FR[1]~reg0_q\ & (\U1|U2|auxFR~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[2]~25_combout\,
	datab => \U1|U1|FR[1]~reg0_q\,
	datac => \U1|U2|auxFR~3_combout\,
	datad => \U1|U2|LessThan4~30_combout\,
	combout => \U1|U1|FR[1]~26_combout\);

-- Location: LCCOMB_X47_Y43_N4
\U1|U1|FR[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~28_combout\ = (!\U1|U2|RESULT[12]$latch~combout\ & (!\U1|U2|RESULT[11]$latch~combout\ & (!\U1|U2|RESULT[14]$latch~combout\ & !\U1|U2|RESULT[13]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[12]$latch~combout\,
	datab => \U1|U2|RESULT[11]$latch~combout\,
	datac => \U1|U2|RESULT[14]$latch~combout\,
	datad => \U1|U2|RESULT[13]$latch~combout\,
	combout => \U1|U1|FR[3]~28_combout\);

-- Location: LCCOMB_X48_Y39_N18
\U1|U1|FR[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~29_combout\ = (!\U1|U2|RESULT[9]$latch~combout\ & (!\U1|U2|RESULT[10]$latch~combout\ & (!\U1|U2|RESULT[7]$latch~combout\ & !\U1|U2|RESULT[8]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[9]$latch~combout\,
	datab => \U1|U2|RESULT[10]$latch~combout\,
	datac => \U1|U2|RESULT[7]$latch~combout\,
	datad => \U1|U2|RESULT[8]$latch~combout\,
	combout => \U1|U1|FR[3]~29_combout\);

-- Location: LCCOMB_X52_Y40_N4
\U1|U1|FR[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~30_combout\ = (!\U1|U2|RESULT[3]$latch~combout\ & (!\U1|U2|RESULT[4]$latch~combout\ & (!\U1|U2|RESULT[5]$latch~combout\ & !\U1|U2|RESULT[6]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[3]$latch~combout\,
	datab => \U1|U2|RESULT[4]$latch~combout\,
	datac => \U1|U2|RESULT[5]$latch~combout\,
	datad => \U1|U2|RESULT[6]$latch~combout\,
	combout => \U1|U1|FR[3]~30_combout\);

-- Location: LCCOMB_X47_Y38_N4
\U1|U1|FR[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~31_combout\ = (!\U1|U2|RESULT[2]$latch~combout\ & (!\U1|U2|RESULT[1]$latch~combout\ & (!\U1|U2|RESULT[15]$latch~combout\ & !\U1|U2|RESULT[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[2]$latch~combout\,
	datab => \U1|U2|RESULT[1]$latch~combout\,
	datac => \U1|U2|RESULT[15]$latch~combout\,
	datad => \U1|U2|RESULT[0]$latch~combout\,
	combout => \U1|U1|FR[3]~31_combout\);

-- Location: LCCOMB_X52_Y38_N16
\U1|U1|FR[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~32_combout\ = (\U1|U1|FR[3]~29_combout\ & (\U1|U1|FR[3]~28_combout\ & (\U1|U1|FR[3]~31_combout\ & \U1|U1|FR[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[3]~29_combout\,
	datab => \U1|U1|FR[3]~28_combout\,
	datac => \U1|U1|FR[3]~31_combout\,
	datad => \U1|U1|FR[3]~30_combout\,
	combout => \U1|U1|FR[3]~32_combout\);

-- Location: LCCOMB_X46_Y38_N30
\U1|U1|FR[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~38_combout\ = ((!\U1|U1|X\(5) & (!\U1|U1|X\(13) & !\U1|U1|X\(0)))) # (!\U1|U2|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(5),
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U1|X\(13),
	datad => \U1|U1|X\(0),
	combout => \U1|U1|FR[3]~38_combout\);

-- Location: LCCOMB_X45_Y39_N10
\U1|U2|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~5_combout\ = (\U1|U1|OP\(2) & (((\U1|U2|Mux9~2_combout\)))) # (!\U1|U1|OP\(2) & (\U1|U2|Equal1~9_combout\ & (!\U1|U2|Mux9~2_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mux9~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mux9~5_combout\);

-- Location: LCCOMB_X45_Y39_N4
\U1|U2|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~6_combout\ = (\U1|U2|Mux9~2_combout\ & (!\U1|U2|Mux9~5_combout\ & ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT6\) # (!\U1|U2|Mux0~10_combout\)))) # (!\U1|U2|Mux9~2_combout\ & (((\U1|U2|Mux0~10_combout\ & \U1|U2|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U2|Mux9~2_combout\,
	datad => \U1|U2|Mux9~5_combout\,
	combout => \U1|U2|Mux9~6_combout\);

-- Location: LCCOMB_X47_Y39_N28
\U1|U2|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~7_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\U1|U2|Mux3~4_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux9~7_combout\);

-- Location: LCCOMB_X45_Y40_N30
\U1|U2|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~8_combout\ = (\U1|U2|Mux9~9_combout\ & ((\U1|U2|Mux9~6_combout\) # (\U1|U2|Mux9~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Mux9~9_combout\,
	datac => \U1|U2|Mux9~6_combout\,
	datad => \U1|U2|Mux9~7_combout\,
	combout => \U1|U2|Mux9~8_combout\);

-- Location: LCCOMB_X47_Y43_N14
\U1|U1|FR[3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~49_combout\ = (\U1|U2|Mux4~5_combout\) # ((\U1|U2|Mux4~6_combout\) # ((\U1|U2|Mux3~9_combout\) # (\U1|U2|Mux3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux4~5_combout\,
	datab => \U1|U2|Mux4~6_combout\,
	datac => \U1|U2|Mux3~9_combout\,
	datad => \U1|U2|Mux3~8_combout\,
	combout => \U1|U1|FR[3]~49_combout\);

-- Location: LCCOMB_X48_Y36_N30
\U1|U1|FR[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~50_combout\ = (\U1|U2|Mux0~8_combout\) # ((!\U1|U2|Mux2~6_combout\ & (!\U1|U2|Mux2~5_combout\ & !\U1|U1|FR[3]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~8_combout\,
	datab => \U1|U2|Mux2~6_combout\,
	datac => \U1|U2|Mux2~5_combout\,
	datad => \U1|U1|FR[3]~49_combout\,
	combout => \U1|U1|FR[3]~50_combout\);

-- Location: LCCOMB_X48_Y36_N26
\U1|U2|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~9_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux0~11_combout\) # (\U1|U2|Mux0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~8_combout\,
	datac => \U1|U2|Mux0~11_combout\,
	datad => \U1|U2|Mux0~7_combout\,
	combout => \U1|U2|Mux0~9_combout\);

-- Location: LCCOMB_X43_Y40_N24
\U1|U2|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan1~3_combout\ = (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT22\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT23\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT30\) # (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT29\,
	combout => \U1|U2|LessThan1~3_combout\);

-- Location: LCCOMB_X49_Y40_N20
\U1|U2|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux16~0_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|OP\(3) & (\U1|U1|OP\(2) $ (\U1|U1|OP\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|OP\(1),
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|OP\(3),
	combout => \U1|U2|Mux16~0_combout\);

-- Location: LCCOMB_X49_Y40_N14
\U1|U1|FR[6]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[6]~56_combout\ = (\U1|U2|Mux16~0_combout\ & ((\U1|U2|Equal0~0_combout\ & ((\U1|U2|Equal1~12_combout\))) # (!\U1|U2|Equal0~0_combout\ & (\U1|U1|FR[6]~reg0_q\)))) # (!\U1|U2|Mux16~0_combout\ & (\U1|U1|FR[6]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[6]~reg0_q\,
	datab => \U1|U2|Mux16~0_combout\,
	datac => \U1|U2|Equal1~12_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U1|FR[6]~56_combout\);

-- Location: LCCOMB_X52_Y37_N14
\U1|U1|FR[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[0]~58_combout\ = (\U1|U2|auxFR~3_combout\ & (((\U1|U1|FR[0]~reg0_q\)))) # (!\U1|U2|auxFR~3_combout\ & (\KEY[0]~input_o\ & ((\U1|U2|LessThan3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|FR[0]~reg0_q\,
	datac => \U1|U2|auxFR~3_combout\,
	datad => \U1|U2|LessThan3~30_combout\,
	combout => \U1|U1|FR[0]~58_combout\);

-- Location: LCCOMB_X53_Y37_N18
\U1|U1|FR[0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[0]~59_combout\ = (\U1|U1|selM6\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~74_combout\)) # (!\U1|U1|selM6\(0) & ((\U1|U1|FR[0]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	datab => \U1|U1|FR[0]~58_combout\,
	datad => \U1|U1|selM6\(0),
	combout => \U1|U1|FR[0]~59_combout\);

-- Location: LCCOMB_X57_Y34_N30
\U3|U2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~7_combout\ = (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(4) $ (\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux3~7_combout\);

-- Location: LCCOMB_X57_Y34_N10
\U3|U2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~8_combout\ = (\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux3~8_combout\);

-- Location: LCCOMB_X57_Y34_N6
\U3|U2|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~9_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(6)) # ((!\U3|U2|Mux3~7_combout\)))) # (!\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(6) & ((!\U3|U2|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux3~7_combout\,
	datad => \U3|U2|Mux3~8_combout\,
	combout => \U3|U2|Mux3~9_combout\);

-- Location: FF_X57_Y53_N29
\U3|U2|f3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1KHz~clkctrl_outclk\,
	d => \U3|U2|f3~0_combout\,
	ena => \U3|U2|f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|f3~q\);

-- Location: LCCOMB_X56_Y34_N28
\U3|U2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~0_combout\ = (\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1))))) # (!\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(3) $ (\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux1~0_combout\);

-- Location: LCCOMB_X56_Y34_N22
\U3|U2|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~1_combout\ = (!\U3|U1|scan_code\(3) & (!\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux1~1_combout\);

-- Location: LCCOMB_X56_Y34_N0
\U3|U2|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~2_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux1~8_combout\ & (!\U3|U2|Mux1~1_combout\)) # (!\U3|U2|Mux1~8_combout\ & ((!\U3|U2|Mux1~0_combout\))))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux1~1_combout\,
	datab => \U3|U2|Mux1~0_combout\,
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U2|Mux1~8_combout\,
	combout => \U3|U2|Mux1~2_combout\);

-- Location: LCCOMB_X56_Y34_N2
\U3|U2|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~3_combout\ = (\U3|U2|Mux1~6_combout\) # ((!\U3|U1|scan_code\(5) & (!\U3|U1|scan_code\(6) & !\U3|U2|Mux3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux3~8_combout\,
	datad => \U3|U2|Mux1~6_combout\,
	combout => \U3|U2|Mux1~3_combout\);

-- Location: LCCOMB_X56_Y34_N20
\U3|U2|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~4_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U1|scan_code\(2) & ((\U3|U2|Mux1~2_combout\))) # (!\U3|U1|scan_code\(2) & (\U3|U2|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U2|Mux1~3_combout\,
	datac => \U3|U1|scan_code\(7),
	datad => \U3|U2|Mux1~2_combout\,
	combout => \U3|U2|Mux1~4_combout\);

-- Location: LCCOMB_X58_Y34_N30
\U3|U2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~5_combout\ = \U3|U1|scan_code\(2) $ (((\U3|U1|scan_code\(1)) # ((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux2~5_combout\);

-- Location: LCCOMB_X58_Y34_N10
\U3|U2|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~7_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(2))))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0) & ((!\U3|U1|scan_code\(3)))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux2~7_combout\);

-- Location: LCCOMB_X56_Y34_N30
\U3|U2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~0_combout\ = (\U3|U1|scan_code\(4)) # ((\U3|U1|scan_code\(3)) # ((\U3|U1|scan_code\(2)) # (\U3|U1|scan_code\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux4~0_combout\);

-- Location: LCCOMB_X56_Y34_N10
\U3|U2|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~1_combout\ = (\U3|U1|scan_code\(7) & (((\U3|U2|Mux4~0_combout\) # (!\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(7),
	datad => \U3|U2|Mux4~0_combout\,
	combout => \U3|U2|Mux4~1_combout\);

-- Location: LCCOMB_X58_Y34_N14
\U3|U2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~2_combout\ = (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(5) & \U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(5) & !\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux4~2_combout\);

-- Location: LCCOMB_X54_Y34_N4
\U3|U2|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~0_combout\ = (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(5)))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~0_combout\);

-- Location: LCCOMB_X54_Y34_N30
\U3|U2|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~1_combout\ = (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(5) $ (!\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(4)))) # (!\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(5)) # ((\U3|U1|scan_code\(4) & !\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~1_combout\);

-- Location: LCCOMB_X54_Y34_N24
\U3|U2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~2_combout\ = (\U3|U1|scan_code\(4) $ (!\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~2_combout\);

-- Location: LCCOMB_X54_Y34_N10
\U3|U2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~3_combout\ = (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(1))) # (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(1) & (!\U3|U2|Mux7~1_combout\)) # (!\U3|U1|scan_code\(1) & ((\U3|U2|Mux7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U2|Mux7~1_combout\,
	datad => \U3|U2|Mux7~2_combout\,
	combout => \U3|U2|Mux7~3_combout\);

-- Location: LCCOMB_X54_Y34_N20
\U3|U2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~4_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(0)) # ((!\U3|U1|scan_code\(3) & !\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(3)) # ((\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~4_combout\);

-- Location: LCCOMB_X54_Y34_N6
\U3|U2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux7~3_combout\ & (\U3|U2|Mux7~4_combout\)) # (!\U3|U2|Mux7~3_combout\ & ((!\U3|U2|Mux7~0_combout\))))) # (!\U3|U1|scan_code\(2) & (((\U3|U2|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U2|Mux7~4_combout\,
	datac => \U3|U2|Mux7~0_combout\,
	datad => \U3|U2|Mux7~3_combout\,
	combout => \U3|U2|Mux7~5_combout\);

-- Location: LCCOMB_X54_Y34_N16
\U3|U2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~6_combout\ = (\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & \U3|U1|scan_code\(5)))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) $ ((\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux7~6_combout\);

-- Location: LCCOMB_X54_Y34_N2
\U3|U2|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~7_combout\ = (\U3|U1|scan_code\(4) & !\U3|U2|Mux7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U2|Mux7~6_combout\,
	combout => \U3|U2|Mux7~7_combout\);

-- Location: LCCOMB_X54_Y34_N28
\U3|U2|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~8_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(2) & !\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & ((!\U3|U1|scan_code\(2)) # (!\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux7~8_combout\);

-- Location: LCCOMB_X54_Y34_N14
\U3|U2|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~9_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux7~9_combout\);

-- Location: LCCOMB_X54_Y34_N8
\U3|U2|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~10_combout\ = (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(4)) # ((!\U3|U2|Mux7~9_combout\)))) # (!\U3|U1|scan_code\(3) & (!\U3|U1|scan_code\(4) & ((!\U3|U2|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux7~9_combout\,
	datad => \U3|U2|Mux7~8_combout\,
	combout => \U3|U2|Mux7~10_combout\);

-- Location: LCCOMB_X54_Y34_N26
\U3|U2|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux7~11_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux7~7_combout\) # ((\U3|U2|Mux7~10_combout\)))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U2|Mux7~7_combout\,
	datac => \U3|U2|Mux7~10_combout\,
	datad => \U3|U2|Mux7~5_combout\,
	combout => \U3|U2|Mux7~11_combout\);

-- Location: LCCOMB_X58_Y34_N12
\U3|U2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~5_combout\ = (\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux6~5_combout\);

-- Location: LCCOMB_X56_Y34_N8
\U3|U2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~4_combout\ = (\U3|U1|scan_code\(1)) # ((\U3|U1|scan_code\(4) & ((!\U3|U1|scan_code\(5)) # (!\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux5~4_combout\);

-- Location: LCCOMB_X60_Y34_N30
\U3|U2|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~10_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) $ (((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(3)))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(2) & !\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux5~10_combout\);

-- Location: LCCOMB_X57_Y45_N12
\U1|U1|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector60~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~376_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~376_combout\,
	datad => \U1|U1|reg~378_combout\,
	combout => \U1|U1|Selector60~0_combout\);

-- Location: LCCOMB_X57_Y45_N14
\U1|U1|Selector60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector60~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector60~0_combout\ & (\U1|U1|reg~380_combout\)) # (!\U1|U1|Selector60~0_combout\ & ((\U1|U1|reg~374_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~380_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~374_combout\,
	datad => \U1|U1|Selector60~0_combout\,
	combout => \U1|U1|Selector60~1_combout\);

-- Location: LCCOMB_X61_Y46_N12
\U1|U1|Equal50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal50~0_combout\ = (\U1|U1|OP[2]~0_combout\ & (!\U1|U1|IR~6_combout\ & (!\U1|U1|IR~3_combout\ & \U1|U1|Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|Equal50~0_combout\);

-- Location: LCCOMB_X56_Y47_N28
\U1|U1|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal12~0_combout\ = (\U1|U1|IR~7_combout\ & (\U1|U1|Equal8~3_combout\ & \U1|U1|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal8~3_combout\,
	datad => \U1|U1|Equal7~0_combout\,
	combout => \U1|U1|Equal12~0_combout\);

-- Location: LCCOMB_X61_Y46_N6
\U1|U1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector17~0_combout\ = ((\U1|U1|Equal12~0_combout\) # ((!\U1|U1|RAM_ADDRESS[4]~22_combout\ & !\U1|U1|process_0~21_combout\))) # (!\U1|U1|state.decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~22_combout\,
	datab => \U1|U1|process_0~21_combout\,
	datac => \U1|U1|state.decode~q\,
	datad => \U1|U1|Equal12~0_combout\,
	combout => \U1|U1|Selector17~0_combout\);

-- Location: LCCOMB_X61_Y46_N24
\U1|U1|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector17~1_combout\ = (\U1|U1|Selector17~0_combout\ & ((\U1|U1|Equal50~0_combout\) # ((\U1|U1|Selector19~2_combout\) # (!\U1|U1|state.exec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal50~0_combout\,
	datab => \U1|U1|state.exec~q\,
	datac => \U1|U1|Selector19~2_combout\,
	datad => \U1|U1|Selector17~0_combout\,
	combout => \U1|U1|Selector17~1_combout\);

-- Location: FF_X55_Y34_N3
\U3|U2|cc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|cc[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|cc\(0));

-- Location: FF_X57_Y53_N3
\U3|U2|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1KHz~clkctrl_outclk\,
	d => \U3|U2|state~0_combout\,
	ena => \U3|U2|f~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|state~q\);

-- Location: FF_X114_Y36_N9
\U5|clock_1KHz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|clock_1KHz~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_1KHz~q\);

-- Location: FF_X58_Y53_N17
\U3|U2|f\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U1|scan_ready~q\,
	d => \U3|U2|f~feeder_combout\,
	clrn => \U3|U2|ALT_INV_f2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|f~q\);

-- Location: LCCOMB_X55_Y34_N2
\U3|U2|cc[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|cc[0]~1_combout\ = (\U3|U2|cc\(1) & (((\U3|U2|cc\(0))))) # (!\U3|U2|cc\(1) & (((!\U3|U2|process_0~5_combout\) # (!\U3|U2|cc\(0))) # (!\U3|U2|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|cc\(1),
	datab => \U3|U2|process_0~6_combout\,
	datac => \U3|U2|cc\(0),
	datad => \U3|U2|process_0~5_combout\,
	combout => \U3|U2|cc[0]~1_combout\);

-- Location: LCCOMB_X59_Y52_N16
\U3|U1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|Add0~0_combout\ = \U3|U1|INCNT\(2) $ (((\U3|U1|INCNT\(1) & \U3|U1|INCNT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(1),
	datab => \U3|U1|INCNT\(2),
	datac => \U3|U1|INCNT\(0),
	combout => \U3|U1|Add0~0_combout\);

-- Location: FF_X114_Y36_N19
\U5|clock_1Khz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_10Khz_int~clkctrl_outclk\,
	d => \U5|clock_1Khz_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_1Khz_int~q\);

-- Location: FF_X58_Y53_N7
\U3|U1|scan_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U1|ready_set~q\,
	d => \U3|U1|scan_ready~feeder_combout\,
	clrn => \U3|U1|ALT_INV_scan_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_ready~q\);

-- Location: FF_X57_Y53_N7
\U3|U2|f2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1KHz~clkctrl_outclk\,
	d => \U3|U2|f2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|f2~q\);

-- Location: FF_X114_Y36_N21
\U5|count_1Khz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_10Khz_int~clkctrl_outclk\,
	d => \U5|count_1Khz[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Khz\(1));

-- Location: FF_X114_Y36_N3
\U5|count_1Khz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_10Khz_int~clkctrl_outclk\,
	d => \U5|count_1Khz~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Khz\(0));

-- Location: FF_X114_Y36_N1
\U5|count_1Khz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_10Khz_int~clkctrl_outclk\,
	d => \U5|count_1Khz~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Khz\(2));

-- Location: LCCOMB_X114_Y36_N18
\U5|clock_1Khz_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_1Khz_int~0_combout\ = \U5|clock_1Khz_int~q\ $ (((!\U5|count_1Khz\(1) & (\U5|count_1Khz\(2) & !\U5|count_1Khz\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_1Khz\(1),
	datab => \U5|count_1Khz\(2),
	datac => \U5|clock_1Khz_int~q\,
	datad => \U5|count_1Khz\(0),
	combout => \U5|clock_1Khz_int~0_combout\);

-- Location: FF_X113_Y37_N25
\U5|clock_10Khz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_100Khz_int~clkctrl_outclk\,
	d => \U5|clock_10Khz_int~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_10Khz_int~q\);

-- Location: FF_X59_Y52_N9
\U3|U1|ready_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|ready_set~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|ready_set~q\);

-- Location: LCCOMB_X57_Y53_N10
\U3|U2|f2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f2~0_combout\ = (\U3|U2|f~q\ & ((\U3|U2|state~q\) # (\U3|U2|f2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|f~q\,
	datab => \U3|U2|state~q\,
	datad => \U3|U2|f2~q\,
	combout => \U3|U2|f2~0_combout\);

-- Location: LCCOMB_X114_Y36_N20
\U5|count_1Khz[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Khz[1]~0_combout\ = \U5|count_1Khz\(1) $ (\U5|count_1Khz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|count_1Khz\(1),
	datad => \U5|count_1Khz\(0),
	combout => \U5|count_1Khz[1]~0_combout\);

-- Location: LCCOMB_X114_Y36_N2
\U5|count_1Khz~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Khz~1_combout\ = (!\U5|count_1Khz\(0) & ((\U5|count_1Khz\(1)) # (!\U5|count_1Khz\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Khz\(1),
	datac => \U5|count_1Khz\(0),
	datad => \U5|count_1Khz\(2),
	combout => \U5|count_1Khz~1_combout\);

-- Location: LCCOMB_X114_Y36_N0
\U5|count_1Khz~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Khz~2_combout\ = (\U5|count_1Khz\(0) & (\U5|count_1Khz\(2) $ (\U5|count_1Khz\(1)))) # (!\U5|count_1Khz\(0) & (\U5|count_1Khz\(2) & \U5|count_1Khz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Khz\(0),
	datac => \U5|count_1Khz\(2),
	datad => \U5|count_1Khz\(1),
	combout => \U5|count_1Khz~2_combout\);

-- Location: FF_X113_Y37_N23
\U5|count_10Khz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_100Khz_int~clkctrl_outclk\,
	d => \U5|count_10Khz[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_10Khz\(1));

-- Location: FF_X113_Y37_N11
\U5|count_10Khz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_100Khz_int~clkctrl_outclk\,
	d => \U5|count_10Khz~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_10Khz\(0));

-- Location: FF_X113_Y37_N9
\U5|count_10Khz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_100Khz_int~clkctrl_outclk\,
	d => \U5|count_10Khz~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_10Khz\(2));

-- Location: LCCOMB_X113_Y37_N12
\U5|clock_10Khz_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_10Khz_int~0_combout\ = \U5|clock_10Khz_int~q\ $ (((!\U5|count_10Khz\(1) & (\U5|count_10Khz\(2) & !\U5|count_10Khz\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_10Khz\(1),
	datab => \U5|clock_10Khz_int~q\,
	datac => \U5|count_10Khz\(2),
	datad => \U5|count_10Khz\(0),
	combout => \U5|clock_10Khz_int~0_combout\);

-- Location: FF_X114_Y37_N9
\U5|clock_100Khz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1Mhz_int~clkctrl_outclk\,
	d => \U5|clock_100Khz_int~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_100Khz_int~q\);

-- Location: LCCOMB_X59_Y52_N22
\U3|U1|ready_set~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|ready_set~0_combout\ = (\U3|U1|READ_CHAR~q\ & (!\U3|U1|LessThan0~0_combout\)) # (!\U3|U1|READ_CHAR~q\ & (((\PS2_DAT~input_o\ & \U3|U1|ready_set~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|LessThan0~0_combout\,
	datab => \PS2_DAT~input_o\,
	datac => \U3|U1|READ_CHAR~q\,
	datad => \U3|U1|ready_set~q\,
	combout => \U3|U1|ready_set~0_combout\);

-- Location: LCCOMB_X113_Y37_N22
\U5|count_10Khz[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_10Khz[1]~0_combout\ = \U5|count_10Khz\(1) $ (\U5|count_10Khz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|count_10Khz\(1),
	datad => \U5|count_10Khz\(0),
	combout => \U5|count_10Khz[1]~0_combout\);

-- Location: LCCOMB_X113_Y37_N10
\U5|count_10Khz~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_10Khz~1_combout\ = (!\U5|count_10Khz\(0) & ((\U5|count_10Khz\(1)) # (!\U5|count_10Khz\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_10Khz\(1),
	datac => \U5|count_10Khz\(0),
	datad => \U5|count_10Khz\(2),
	combout => \U5|count_10Khz~1_combout\);

-- Location: LCCOMB_X113_Y37_N8
\U5|count_10Khz~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_10Khz~2_combout\ = (\U5|count_10Khz\(0) & (\U5|count_10Khz\(2) $ (\U5|count_10Khz\(1)))) # (!\U5|count_10Khz\(0) & (\U5|count_10Khz\(2) & \U5|count_10Khz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_10Khz\(0),
	datac => \U5|count_10Khz\(2),
	datad => \U5|count_10Khz\(1),
	combout => \U5|count_10Khz~2_combout\);

-- Location: FF_X114_Y37_N29
\U5|count_100Khz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1Mhz_int~clkctrl_outclk\,
	d => \U5|count_100Khz[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_100Khz\(1));

-- Location: FF_X114_Y37_N19
\U5|count_100Khz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1Mhz_int~clkctrl_outclk\,
	d => \U5|count_100Khz~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_100Khz\(0));

-- Location: FF_X114_Y37_N11
\U5|count_100Khz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1Mhz_int~clkctrl_outclk\,
	d => \U5|count_100Khz~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_100Khz\(2));

-- Location: LCCOMB_X114_Y37_N16
\U5|clock_100Khz_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_100Khz_int~0_combout\ = \U5|clock_100Khz_int~q\ $ (((!\U5|count_100Khz\(1) & (\U5|count_100Khz\(2) & !\U5|count_100Khz\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|clock_100Khz_int~q\,
	datab => \U5|count_100Khz\(1),
	datac => \U5|count_100Khz\(2),
	datad => \U5|count_100Khz\(0),
	combout => \U5|clock_100Khz_int~0_combout\);

-- Location: LCCOMB_X114_Y37_N28
\U5|count_100Khz[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_100Khz[1]~0_combout\ = \U5|count_100Khz\(1) $ (\U5|count_100Khz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|count_100Khz\(1),
	datad => \U5|count_100Khz\(0),
	combout => \U5|count_100Khz[1]~0_combout\);

-- Location: LCCOMB_X114_Y37_N18
\U5|count_100Khz~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_100Khz~1_combout\ = (!\U5|count_100Khz\(0) & ((\U5|count_100Khz\(1)) # (!\U5|count_100Khz\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_100Khz\(2),
	datac => \U5|count_100Khz\(0),
	datad => \U5|count_100Khz\(1),
	combout => \U5|count_100Khz~1_combout\);

-- Location: LCCOMB_X114_Y37_N10
\U5|count_100Khz~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_100Khz~2_combout\ = (\U5|count_100Khz\(1) & (\U5|count_100Khz\(2) $ (\U5|count_100Khz\(0)))) # (!\U5|count_100Khz\(1) & (\U5|count_100Khz\(2) & \U5|count_100Khz\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_100Khz\(1),
	datac => \U5|count_100Khz\(2),
	datad => \U5|count_100Khz\(0),
	combout => \U5|count_100Khz~2_combout\);

-- Location: LCCOMB_X75_Y26_N4
\U4|U4|inst1|G~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~7_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux4~0_combout\,
	combout => \U4|U4|inst1|G~7_combout\);

-- Location: LCCOMB_X76_Y26_N28
\U4|U4|inst1|B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~7_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux7~0_combout\,
	combout => \U4|U4|inst1|B~7_combout\);

-- Location: LCCOMB_X75_Y26_N18
\U4|U4|inst1|B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~8_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (\U4|U4|inst1|Mux6~0_combout\ & !\U4|U4|inst|VIDEO_EN~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst1|Mux6~0_combout\,
	datad => \U4|U4|inst|VIDEO_EN~0_combout\,
	combout => \U4|U4|inst1|B~8_combout\);

-- Location: LCCOMB_X61_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\);

-- Location: LCCOMB_X61_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\);

-- Location: LCCOMB_X61_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\);

-- Location: LCCOMB_X61_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\);

-- Location: LCCOMB_X61_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\);

-- Location: LCCOMB_X61_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\);

-- Location: LCCOMB_X61_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\);

-- Location: LCCOMB_X63_Y44_N22
\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\);

-- Location: LCCOMB_X66_Y46_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\);

-- Location: LCCOMB_X56_Y48_N30
\U1|U1|M4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~43_combout\ = (\U1|U1|vga_char[8]~0_combout\ & (((\U1|U1|IR~5_combout\) # (!\U1|U1|IR~4_combout\)) # (!\U1|U1|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~4_combout\,
	datab => \U1|U1|IR~5_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|vga_char[8]~0_combout\,
	combout => \U1|U1|M4~43_combout\);

-- Location: LCCOMB_X52_Y44_N12
\U1|U1|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~28_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U1|U1|IR\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|ShiftRight0~28_combout\);

-- Location: LCCOMB_X56_Y44_N14
\U1|U1|M4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~45_combout\ = (\U1|U1|vga_char[10]~2_combout\ & (((\U1|U1|IR~5_combout\) # (!\U1|U1|process_0~4_combout\)) # (!\U1|U1|IR~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char[10]~2_combout\,
	datab => \U1|U1|IR~4_combout\,
	datac => \U1|U1|process_0~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|M4~45_combout\);

-- Location: LCCOMB_X47_Y43_N8
\U1|U2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux4~6_combout\ = (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\ & (!\U1|U2|Equal1~12_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[234]~109_combout\,
	datac => \U1|U2|Equal1~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux4~6_combout\);

-- Location: LCCOMB_X53_Y46_N10
\U1|U1|reg~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~539_combout\ = (\U1|U1|reg[6][0]~44_combout\ & (((!\U1|U1|Decoder0~4_combout\) # (!\U1|U1|process_0~1_combout\)) # (!\U1|U1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|reg[6][0]~44_combout\,
	datad => \U1|U1|Decoder0~4_combout\,
	combout => \U1|U1|reg~539_combout\);

-- Location: LCCOMB_X53_Y46_N12
\U1|U1|reg~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~540_combout\ = (\U1|U1|reg[5][0]~45_combout\ & (((!\U1|U1|process_0~0_combout\) # (!\U1|U1|process_0~1_combout\)) # (!\U1|U1|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~5_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|process_0~0_combout\,
	datad => \U1|U1|reg[5][0]~45_combout\,
	combout => \U1|U1|reg~540_combout\);

-- Location: LCCOMB_X53_Y46_N30
\U1|U1|reg~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~541_combout\ = (\U1|U1|reg[4][0]~46_combout\ & (((!\U1|U1|process_0~1_combout\) # (!\U1|U1|Decoder0~6_combout\)) # (!\U1|U1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Decoder0~6_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|reg[4][0]~46_combout\,
	combout => \U1|U1|reg~541_combout\);

-- Location: LCCOMB_X53_Y45_N16
\U1|U1|reg~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~542_combout\ = (\U1|U1|reg[7][0]~47_combout\ & (((!\U1|U1|Decoder0~7_combout\) # (!\U1|U1|process_0~1_combout\)) # (!\U1|U1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|reg[7][0]~47_combout\,
	datad => \U1|U1|Decoder0~7_combout\,
	combout => \U1|U1|reg~542_combout\);

-- Location: LCCOMB_X52_Y45_N22
\U1|U1|reg~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~543_combout\ = (\U1|U1|reg[1][0]~40_combout\ & (((!\U1|U1|Decoder0~0_combout\) # (!\U1|U1|process_0~0_combout\)) # (!\U1|U1|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~1_combout\,
	datab => \U1|U1|process_0~0_combout\,
	datac => \U1|U1|Decoder0~0_combout\,
	datad => \U1|U1|reg[1][0]~40_combout\,
	combout => \U1|U1|reg~543_combout\);

-- Location: LCCOMB_X53_Y45_N18
\U1|U1|reg~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~544_combout\ = (\U1|U1|reg[2][0]~41_combout\ & (((!\U1|U1|Decoder0~1_combout\) # (!\U1|U1|process_0~1_combout\)) # (!\U1|U1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|Decoder0~1_combout\,
	datad => \U1|U1|reg[2][0]~41_combout\,
	combout => \U1|U1|reg~544_combout\);

-- Location: LCCOMB_X53_Y45_N12
\U1|U1|reg~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~545_combout\ = (\U1|U1|reg[0][0]~42_combout\ & (((!\U1|U1|process_0~1_combout\) # (!\U1|U1|Decoder0~2_combout\)) # (!\U1|U1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Decoder0~2_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|reg[0][0]~42_combout\,
	combout => \U1|U1|reg~545_combout\);

-- Location: LCCOMB_X52_Y39_N4
\U1|U2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux2~6_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[236]~107_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux2~6_combout\);

-- Location: LCCOMB_X48_Y40_N12
\U1|U2|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~9_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux11~6_combout\) # ((!\U1|U2|Equal1~12_combout\ & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux0~8_combout\,
	datad => \U1|U2|Mux11~6_combout\,
	combout => \U1|U2|Mux11~9_combout\);

-- Location: LCCOMB_X46_Y38_N6
\U1|U2|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux9~9_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux9~6_combout\) # ((!\U1|U2|Equal1~12_combout\ & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux0~8_combout\,
	datad => \U1|U2|Mux9~6_combout\,
	combout => \U1|U2|Mux9~9_combout\);

-- Location: LCCOMB_X45_Y40_N12
\U1|U2|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~9_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux13~6_combout\) # ((!\U1|U2|Equal1~12_combout\ & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U2|Mux13~6_combout\,
	datad => \U1|U1|OP\(2),
	combout => \U1|U2|Mux13~9_combout\);

-- Location: LCCOMB_X45_Y41_N30
\U1|U2|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~9_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux10~6_combout\) # ((!\U1|U2|Equal1~12_combout\ & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U2|Mux10~6_combout\,
	datad => \U1|U1|OP\(2),
	combout => \U1|U2|Mux10~9_combout\);

-- Location: LCCOMB_X47_Y38_N26
\U1|U2|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux14~7_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux14~4_combout\) # ((!\U1|U2|Equal1~12_combout\ & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux0~8_combout\,
	datad => \U1|U2|Mux14~4_combout\,
	combout => \U1|U2|Mux14~7_combout\);

-- Location: LCCOMB_X53_Y44_N30
\U1|U1|FR[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[6]~62_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & ((\U1|U1|FR[6]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => \U1|U1|FR[6]~56_combout\,
	combout => \U1|U1|FR[6]~62_combout\);

-- Location: LCCOMB_X53_Y44_N4
\U1|U1|FR[8]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[8]~63_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~4_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & (\U1|U1|FR[8]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[8]~reg0_q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U1|U1|FR[8]~63_combout\);

-- Location: LCCOMB_X57_Y48_N20
\U1|U1|FR[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[11]~66_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & ((\U1|U1|FR[11]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datac => \U1|U1|FR[11]~reg0_q\,
	datad => \U1|U1|selM6\(0),
	combout => \U1|U1|FR[11]~66_combout\);

-- Location: LCCOMB_X59_Y40_N8
\U1|U1|FR[15]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[15]~68_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & ((\U1|U1|FR[15]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datac => \U1|U1|FR[15]~reg0_q\,
	datad => \U1|U1|selM6\(0),
	combout => \U1|U1|FR[15]~68_combout\);

-- Location: LCCOMB_X61_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\);

-- Location: LCCOMB_X54_Y34_N12
\U3|U2|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~12_combout\ = (\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(4) $ (((!\U3|U1|scan_code\(3) & !\U3|U1|scan_code\(2)))))) # (!\U3|U1|scan_code\(0) & (((\U3|U1|scan_code\(3) & \U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux4~12_combout\);

-- Location: LCCOMB_X54_Y34_N22
\U3|U2|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~13_combout\ = (\U3|U2|Mux4~12_combout\ & (((\U3|U1|scan_code\(1)) # (!\U3|U1|scan_code\(5))))) # (!\U3|U2|Mux4~12_combout\ & ((\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(1))) # (!\U3|U1|scan_code\(2) & ((!\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U2|Mux4~12_combout\,
	combout => \U3|U2|Mux4~13_combout\);

-- Location: LCCOMB_X56_Y34_N26
\U3|U2|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~5_combout\ = (\U3|U1|scan_code\(1) & (((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(6)))) # (!\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(6) & !\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux1~5_combout\);

-- Location: LCCOMB_X56_Y34_N12
\U3|U2|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~6_combout\ = (\U3|U2|Mux1~5_combout\ & (((\U3|U1|scan_code\(6)) # (\U3|U1|scan_code\(5))))) # (!\U3|U2|Mux1~5_combout\ & (\U3|U1|scan_code\(5) & ((\U3|U1|scan_code\(4)) # (\U3|U1|scan_code\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux1~5_combout\,
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux1~6_combout\);

-- Location: LCCOMB_X60_Y34_N24
\U3|U2|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~7_combout\ = (\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(5)) # (!\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(5) $ (((\U3|U1|scan_code\(1)) # (!\U3|U1|scan_code\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux1~7_combout\);

-- Location: LCCOMB_X56_Y34_N6
\U3|U2|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux1~8_combout\ = (\U3|U1|scan_code\(6) & (((\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(6) & ((\U3|U2|Mux1~7_combout\) # (\U3|U1|scan_code\(1) $ (!\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U2|Mux1~7_combout\,
	combout => \U3|U2|Mux1~8_combout\);

-- Location: LCCOMB_X62_Y42_N26
\U4|U3|PREVYPOS[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[2]~0_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[2]~0_combout\);

-- Location: LCCOMB_X63_Y43_N0
\U4|U3|PREVXPOS[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVXPOS[0]~5_combout\ = !\U1|U1|vga_pos\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_pos\(0),
	combout => \U4|U3|PREVXPOS[0]~5_combout\);

-- Location: LCCOMB_X62_Y42_N22
\U4|U3|PREVYPOS[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[3]~4_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[3]~4_combout\);

-- Location: LCCOMB_X54_Y47_N12
\U1|U1|SP[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[8]~16_combout\ = !\U1|U1|Add2~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~16_combout\,
	combout => \U1|U1|SP[8]~16_combout\);

-- Location: LCCOMB_X59_Y38_N18
\U1|U1|SP[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[12]~20_combout\ = !\U1|U1|Add2~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~24_combout\,
	combout => \U1|U1|SP[12]~20_combout\);

-- Location: LCCOMB_X56_Y72_N4
\U5|clock_25Mhz_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_25Mhz_int~0_combout\ = !\U5|clock_25Mhz_int~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|clock_25Mhz_int~q\,
	combout => \U5|clock_25Mhz_int~0_combout\);

-- Location: LCCOMB_X59_Y38_N10
\U1|U1|SP[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[14]~21_combout\ = !\U1|U1|Add2~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~28_combout\,
	combout => \U1|U1|SP[14]~21_combout\);

-- Location: LCCOMB_X59_Y38_N22
\U1|U1|SP[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[13]~22_combout\ = !\U1|U1|Add2~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~26_combout\,
	combout => \U1|U1|SP[13]~22_combout\);

-- Location: LCCOMB_X57_Y53_N28
\U3|U2|f3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f3~0_combout\ = !\U3|U2|state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U2|state~q\,
	combout => \U3|U2|f3~0_combout\);

-- Location: LCCOMB_X57_Y53_N2
\U3|U2|state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|state~0_combout\ = !\U3|U2|state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U2|state~q\,
	combout => \U3|U2|state~0_combout\);

-- Location: LCCOMB_X48_Y38_N6
\U1|U2|RESULT[14]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[14]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[14]~52_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[14]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[14]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[14]~52_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[14]$latch~combout\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: CLKCTRL_G10
\U3|U2|f3~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U3|U2|f3~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U3|U2|f3~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\U5|clock_1KHz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_1KHz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_1KHz~clkctrl_outclk\);

-- Location: CLKCTRL_G8
\U5|clock_100Khz_int~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_100Khz_int~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_100Khz_int~clkctrl_outclk\);

-- Location: CLKCTRL_G15
\U5|clock_1Mhz_int~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_1Mhz_int~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_1Mhz_int~clkctrl_outclk\);

-- Location: CLKCTRL_G13
\U5|clock_25Mhz_int~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_25Mhz_int~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_25Mhz_int~clkctrl_outclk\);

-- Location: CLKCTRL_G6
\U5|clock_10Khz_int~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_10Khz_int~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_10Khz_int~clkctrl_outclk\);

-- Location: LCCOMB_X62_Y42_N2
\U4|U3|PREVCOLOR[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCOLOR[1]~feeder_combout\ = \U1|U1|vga_char\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_char\(9),
	combout => \U4|U3|PREVCOLOR[1]~feeder_combout\);

-- Location: LCCOMB_X114_Y36_N8
\U5|clock_1KHz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_1KHz~feeder_combout\ = \U5|clock_1Khz_int~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|clock_1Khz_int~q\,
	combout => \U5|clock_1KHz~feeder_combout\);

-- Location: LCCOMB_X57_Y53_N6
\U3|U2|f2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f2~feeder_combout\ = \U3|U2|f2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U2|f2~0_combout\,
	combout => \U3|U2|f2~feeder_combout\);

-- Location: LCCOMB_X113_Y37_N24
\U5|clock_10Khz_int~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_10Khz_int~feeder_combout\ = \U5|clock_10Khz_int~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|clock_10Khz_int~0_combout\,
	combout => \U5|clock_10Khz_int~feeder_combout\);

-- Location: LCCOMB_X59_Y52_N8
\U3|U1|ready_set~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|ready_set~feeder_combout\ = \U3|U1|ready_set~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|ready_set~0_combout\,
	combout => \U3|U1|ready_set~feeder_combout\);

-- Location: LCCOMB_X114_Y37_N8
\U5|clock_100Khz_int~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_100Khz_int~feeder_combout\ = \U5|clock_100Khz_int~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U5|clock_100Khz_int~0_combout\,
	combout => \U5|clock_100Khz_int~feeder_combout\);

-- Location: LCCOMB_X58_Y53_N16
\U3|U2|f~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|f~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U3|U2|f~feeder_combout\);

-- Location: LCCOMB_X58_Y53_N6
\U3|U1|scan_ready~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|scan_ready~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \U3|U1|scan_ready~feeder_combout\);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst1|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U5|U1|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\VGA_R[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_R[8]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\VGA_R[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_R[9]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\VGA_G[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_G[8]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\VGA_G[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_G[9]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(0),
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(1),
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(2),
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(3),
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(4),
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(5),
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(6),
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(7),
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\VGA_B[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(8),
	devoe => ww_devoe,
	o => \VGA_B[8]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\VGA_B[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(9),
	devoe => ww_devoe,
	o => \VGA_B[9]~output_o\);

-- Location: LCCOMB_X72_Y25_N20
\U5|U1|lpm_ff_component|dffs[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|U1|lpm_ff_component|dffs[0]~0_combout\ = !\U5|U1|lpm_ff_component|dffs\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|U1|lpm_ff_component|dffs\(0),
	combout => \U5|U1|lpm_ff_component|dffs[0]~0_combout\);

-- Location: LCCOMB_X72_Y25_N18
\U5|U1|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\ = \U5|U1|lpm_ff_component|dffs[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|U1|lpm_ff_component|dffs[0]~0_combout\,
	combout => \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X72_Y25_N19
\U5|U1|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U5|U1|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|U1|lpm_ff_component|dffs\(0));

-- Location: CLKCTRL_G16
\U5|U1|lpm_ff_component|dffs[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\);

-- Location: LCCOMB_X75_Y25_N6
\U4|U4|inst|Vcnt[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[0]~10_combout\ = (\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(0) $ (VCC))) # (!\U4|U4|inst|Equal1~1_combout\ & (\U4|U4|inst|Vcnt\(0) & VCC))
-- \U4|U4|inst|Vcnt[0]~11\ = CARRY((\U4|U4|inst|Equal1~1_combout\ & \U4|U4|inst|Vcnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Equal1~1_combout\,
	datab => \U4|U4|inst|Vcnt\(0),
	datad => VCC,
	combout => \U4|U4|inst|Vcnt[0]~10_combout\,
	cout => \U4|U4|inst|Vcnt[0]~11\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X79_Y25_N16
\U4|U4|inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~16_combout\ = (\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Add0~15\ $ (GND))) # (!\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add0~15\ & VCC))
-- \U4|U4|inst|Add0~17\ = CARRY((\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add0~15\,
	combout => \U4|U4|inst|Add0~16_combout\,
	cout => \U4|U4|inst|Add0~17\);

-- Location: LCCOMB_X79_Y25_N18
\U4|U4|inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~18_combout\ = \U4|U4|inst|Hcnt\(9) $ (\U4|U4|inst|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(9),
	cin => \U4|U4|inst|Add0~17\,
	combout => \U4|U4|inst|Add0~18_combout\);

-- Location: LCCOMB_X79_Y25_N22
\U4|U4|inst|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~1_combout\ = (\U4|U4|inst|Add0~18_combout\ & !\U4|U4|inst|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add0~18_combout\,
	datac => \U4|U4|inst|Equal0~2_combout\,
	combout => \U4|U4|inst|Hcnt~1_combout\);

-- Location: FF_X79_Y25_N23
\U4|U4|inst|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(9));

-- Location: LCCOMB_X79_Y25_N0
\U4|U4|inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~0_combout\ = \U4|U4|inst|Hcnt\(0) $ (VCC)
-- \U4|U4|inst|Add0~1\ = CARRY(\U4|U4|inst|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(0),
	datad => VCC,
	combout => \U4|U4|inst|Add0~0_combout\,
	cout => \U4|U4|inst|Add0~1\);

-- Location: FF_X79_Y25_N1
\U4|U4|inst|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(0));

-- Location: LCCOMB_X79_Y25_N2
\U4|U4|inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~2_combout\ = (\U4|U4|inst|Hcnt\(1) & (!\U4|U4|inst|Add0~1\)) # (!\U4|U4|inst|Hcnt\(1) & ((\U4|U4|inst|Add0~1\) # (GND)))
-- \U4|U4|inst|Add0~3\ = CARRY((!\U4|U4|inst|Add0~1\) # (!\U4|U4|inst|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(1),
	datad => VCC,
	cin => \U4|U4|inst|Add0~1\,
	combout => \U4|U4|inst|Add0~2_combout\,
	cout => \U4|U4|inst|Add0~3\);

-- Location: FF_X79_Y25_N3
\U4|U4|inst|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(1));

-- Location: LCCOMB_X79_Y25_N4
\U4|U4|inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~4_combout\ = (\U4|U4|inst|Hcnt\(2) & (\U4|U4|inst|Add0~3\ $ (GND))) # (!\U4|U4|inst|Hcnt\(2) & (!\U4|U4|inst|Add0~3\ & VCC))
-- \U4|U4|inst|Add0~5\ = CARRY((\U4|U4|inst|Hcnt\(2) & !\U4|U4|inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Add0~3\,
	combout => \U4|U4|inst|Add0~4_combout\,
	cout => \U4|U4|inst|Add0~5\);

-- Location: FF_X79_Y25_N5
\U4|U4|inst|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(2));

-- Location: LCCOMB_X79_Y25_N6
\U4|U4|inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~6_combout\ = (\U4|U4|inst|Hcnt\(3) & (!\U4|U4|inst|Add0~5\)) # (!\U4|U4|inst|Hcnt\(3) & ((\U4|U4|inst|Add0~5\) # (GND)))
-- \U4|U4|inst|Add0~7\ = CARRY((!\U4|U4|inst|Add0~5\) # (!\U4|U4|inst|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Add0~5\,
	combout => \U4|U4|inst|Add0~6_combout\,
	cout => \U4|U4|inst|Add0~7\);

-- Location: FF_X79_Y25_N7
\U4|U4|inst|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(3));

-- Location: LCCOMB_X80_Y25_N8
\U4|U4|inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~0_combout\ = (\U4|U4|inst|Hcnt\(4) & (\U4|U4|inst|Hcnt\(3) & (\U4|U4|inst|Hcnt\(0) & \U4|U4|inst|Hcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(0),
	datad => \U4|U4|inst|Hcnt\(1),
	combout => \U4|U4|inst|Equal0~0_combout\);

-- Location: LCCOMB_X80_Y25_N20
\U4|U4|inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~1_combout\ = (!\U4|U4|inst|Hcnt\(7) & (!\U4|U4|inst|Hcnt\(5) & (\U4|U4|inst|Hcnt\(2) & \U4|U4|inst|Hcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(8),
	combout => \U4|U4|inst|Equal0~1_combout\);

-- Location: LCCOMB_X80_Y25_N30
\U4|U4|inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Equal0~2_combout\ = (!\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Hcnt\(9) & (\U4|U4|inst|Equal0~0_combout\ & \U4|U4|inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(9),
	datac => \U4|U4|inst|Equal0~0_combout\,
	datad => \U4|U4|inst|Equal0~1_combout\,
	combout => \U4|U4|inst|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y25_N24
\U4|U4|inst|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~2_combout\ = (\U4|U4|inst|Add0~10_combout\ & !\U4|U4|inst|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add0~10_combout\,
	datac => \U4|U4|inst|Equal0~2_combout\,
	combout => \U4|U4|inst|Hcnt~2_combout\);

-- Location: FF_X79_Y25_N25
\U4|U4|inst|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(5));

-- Location: LCCOMB_X79_Y25_N8
\U4|U4|inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~8_combout\ = (\U4|U4|inst|Hcnt\(4) & (\U4|U4|inst|Add0~7\ $ (GND))) # (!\U4|U4|inst|Hcnt\(4) & (!\U4|U4|inst|Add0~7\ & VCC))
-- \U4|U4|inst|Add0~9\ = CARRY((\U4|U4|inst|Hcnt\(4) & !\U4|U4|inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Add0~7\,
	combout => \U4|U4|inst|Add0~8_combout\,
	cout => \U4|U4|inst|Add0~9\);

-- Location: FF_X79_Y25_N9
\U4|U4|inst|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(4));

-- Location: LCCOMB_X79_Y25_N12
\U4|U4|inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~12_combout\ = (\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Add0~11\ $ (GND))) # (!\U4|U4|inst|Hcnt\(6) & (!\U4|U4|inst|Add0~11\ & VCC))
-- \U4|U4|inst|Add0~13\ = CARRY((\U4|U4|inst|Hcnt\(6) & !\U4|U4|inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add0~11\,
	combout => \U4|U4|inst|Add0~12_combout\,
	cout => \U4|U4|inst|Add0~13\);

-- Location: LCCOMB_X79_Y25_N14
\U4|U4|inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add0~14_combout\ = (\U4|U4|inst|Hcnt\(7) & (!\U4|U4|inst|Add0~13\)) # (!\U4|U4|inst|Hcnt\(7) & ((\U4|U4|inst|Add0~13\) # (GND)))
-- \U4|U4|inst|Add0~15\ = CARRY((!\U4|U4|inst|Add0~13\) # (!\U4|U4|inst|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Hcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add0~13\,
	combout => \U4|U4|inst|Add0~14_combout\,
	cout => \U4|U4|inst|Add0~15\);

-- Location: FF_X79_Y25_N15
\U4|U4|inst|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(7));

-- Location: LCCOMB_X79_Y25_N20
\U4|U4|inst|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Hcnt~0_combout\ = (\U4|U4|inst|Add0~16_combout\ & !\U4|U4|inst|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add0~16_combout\,
	datac => \U4|U4|inst|Equal0~2_combout\,
	combout => \U4|U4|inst|Hcnt~0_combout\);

-- Location: FF_X79_Y25_N21
\U4|U4|inst|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Hcnt~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(8));

-- Location: LCCOMB_X80_Y25_N22
\U4|U4|inst|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~2_combout\ = ((!\U4|U4|inst|Hcnt\(2) & ((!\U4|U4|inst|Hcnt\(0)) # (!\U4|U4|inst|Hcnt\(1))))) # (!\U4|U4|inst|Hcnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(1),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(0),
	datad => \U4|U4|inst|Hcnt\(5),
	combout => \U4|U4|inst|process_1~2_combout\);

-- Location: FF_X79_Y25_N13
\U4|U4|inst|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Hcnt\(6));

-- Location: LCCOMB_X80_Y25_N24
\U4|U4|inst|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~3_combout\ = (!\U4|U4|inst|Hcnt\(6) & (((\U4|U4|inst|process_1~2_combout\) # (!\U4|U4|inst|Hcnt\(3))) # (!\U4|U4|inst|Hcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|process_1~2_combout\,
	datad => \U4|U4|inst|Hcnt\(6),
	combout => \U4|U4|inst|process_1~3_combout\);

-- Location: LCCOMB_X75_Y25_N14
\U4|U4|inst|Vcnt[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[4]~18_combout\ = (\U4|U4|inst|Vcnt\(4) & (\U4|U4|inst|Vcnt[3]~17\ $ (GND))) # (!\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Vcnt[3]~17\ & VCC))
-- \U4|U4|inst|Vcnt[4]~19\ = CARRY((\U4|U4|inst|Vcnt\(4) & !\U4|U4|inst|Vcnt[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(4),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[3]~17\,
	combout => \U4|U4|inst|Vcnt[4]~18_combout\,
	cout => \U4|U4|inst|Vcnt[4]~19\);

-- Location: FF_X75_Y25_N15
\U4|U4|inst|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[4]~18_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(4));

-- Location: LCCOMB_X75_Y25_N16
\U4|U4|inst|Vcnt[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[5]~20_combout\ = (\U4|U4|inst|Vcnt\(5) & (!\U4|U4|inst|Vcnt[4]~19\)) # (!\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt[4]~19\) # (GND)))
-- \U4|U4|inst|Vcnt[5]~21\ = CARRY((!\U4|U4|inst|Vcnt[4]~19\) # (!\U4|U4|inst|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[4]~19\,
	combout => \U4|U4|inst|Vcnt[5]~20_combout\,
	cout => \U4|U4|inst|Vcnt[5]~21\);

-- Location: FF_X75_Y25_N17
\U4|U4|inst|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[5]~20_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(5));

-- Location: LCCOMB_X75_Y25_N28
\U4|U4|inst|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan11~0_combout\ = (!\U4|U4|inst|Vcnt\(7) & (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Vcnt\(4) & !\U4|U4|inst|Vcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(7),
	datab => \U4|U4|inst|Vcnt\(6),
	datac => \U4|U4|inst|Vcnt\(4),
	datad => \U4|U4|inst|Vcnt\(5),
	combout => \U4|U4|inst|LessThan11~0_combout\);

-- Location: LCCOMB_X75_Y25_N10
\U4|U4|inst|Vcnt[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[2]~14_combout\ = (\U4|U4|inst|Vcnt\(2) & (\U4|U4|inst|Vcnt[1]~13\ $ (GND))) # (!\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Vcnt[1]~13\ & VCC))
-- \U4|U4|inst|Vcnt[2]~15\ = CARRY((\U4|U4|inst|Vcnt\(2) & !\U4|U4|inst|Vcnt[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(2),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[1]~13\,
	combout => \U4|U4|inst|Vcnt[2]~14_combout\,
	cout => \U4|U4|inst|Vcnt[2]~15\);

-- Location: FF_X75_Y25_N11
\U4|U4|inst|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[2]~14_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(2));

-- Location: LCCOMB_X75_Y25_N2
\U4|U4|inst|process_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~4_combout\ = (\U4|U4|inst|Vcnt\(8)) # ((\U4|U4|inst|Vcnt\(3) & \U4|U4|inst|Vcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datac => \U4|U4|inst|Vcnt\(8),
	datad => \U4|U4|inst|Vcnt\(2),
	combout => \U4|U4|inst|process_1~4_combout\);

-- Location: LCCOMB_X76_Y25_N10
\U4|U4|inst|process_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~5_combout\ = (\U4|U4|inst|Vcnt\(9) & (\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|process_1~4_combout\) # (!\U4|U4|inst|LessThan11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|LessThan11~0_combout\,
	datac => \U4|U4|inst|Hcnt\(9),
	datad => \U4|U4|inst|process_1~4_combout\,
	combout => \U4|U4|inst|process_1~5_combout\);

-- Location: LCCOMB_X80_Y25_N26
\U4|U4|inst|process_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~6_combout\ = (\U4|U4|inst|process_1~5_combout\ & ((\U4|U4|inst|Hcnt\(8)) # ((\U4|U4|inst|Hcnt\(7) & !\U4|U4|inst|process_1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(8),
	datac => \U4|U4|inst|process_1~3_combout\,
	datad => \U4|U4|inst|process_1~5_combout\,
	combout => \U4|U4|inst|process_1~6_combout\);

-- Location: FF_X75_Y25_N7
\U4|U4|inst|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[0]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(0));

-- Location: LCCOMB_X75_Y25_N8
\U4|U4|inst|Vcnt[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[1]~12_combout\ = (\U4|U4|inst|Vcnt\(1) & (!\U4|U4|inst|Vcnt[0]~11\)) # (!\U4|U4|inst|Vcnt\(1) & ((\U4|U4|inst|Vcnt[0]~11\) # (GND)))
-- \U4|U4|inst|Vcnt[1]~13\ = CARRY((!\U4|U4|inst|Vcnt[0]~11\) # (!\U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(1),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[0]~11\,
	combout => \U4|U4|inst|Vcnt[1]~12_combout\,
	cout => \U4|U4|inst|Vcnt[1]~13\);

-- Location: FF_X75_Y25_N9
\U4|U4|inst|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[1]~12_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(1));

-- Location: LCCOMB_X75_Y25_N12
\U4|U4|inst|Vcnt[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[3]~16_combout\ = (\U4|U4|inst|Vcnt\(3) & (!\U4|U4|inst|Vcnt[2]~15\)) # (!\U4|U4|inst|Vcnt\(3) & ((\U4|U4|inst|Vcnt[2]~15\) # (GND)))
-- \U4|U4|inst|Vcnt[3]~17\ = CARRY((!\U4|U4|inst|Vcnt[2]~15\) # (!\U4|U4|inst|Vcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[2]~15\,
	combout => \U4|U4|inst|Vcnt[3]~16_combout\,
	cout => \U4|U4|inst|Vcnt[3]~17\);

-- Location: LCCOMB_X75_Y25_N18
\U4|U4|inst|Vcnt[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[6]~22_combout\ = (\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Vcnt[5]~21\ $ (GND))) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Vcnt[5]~21\ & VCC))
-- \U4|U4|inst|Vcnt[6]~23\ = CARRY((\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Vcnt[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[5]~21\,
	combout => \U4|U4|inst|Vcnt[6]~22_combout\,
	cout => \U4|U4|inst|Vcnt[6]~23\);

-- Location: FF_X75_Y25_N19
\U4|U4|inst|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[6]~22_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(6));

-- Location: LCCOMB_X75_Y25_N20
\U4|U4|inst|Vcnt[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[7]~24_combout\ = (\U4|U4|inst|Vcnt\(7) & (!\U4|U4|inst|Vcnt[6]~23\)) # (!\U4|U4|inst|Vcnt\(7) & ((\U4|U4|inst|Vcnt[6]~23\) # (GND)))
-- \U4|U4|inst|Vcnt[7]~25\ = CARRY((!\U4|U4|inst|Vcnt[6]~23\) # (!\U4|U4|inst|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[6]~23\,
	combout => \U4|U4|inst|Vcnt[7]~24_combout\,
	cout => \U4|U4|inst|Vcnt[7]~25\);

-- Location: LCCOMB_X75_Y25_N22
\U4|U4|inst|Vcnt[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[8]~26_combout\ = (\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|Vcnt[7]~25\ $ (GND))) # (!\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Vcnt[7]~25\ & VCC))
-- \U4|U4|inst|Vcnt[8]~27\ = CARRY((\U4|U4|inst|Vcnt\(8) & !\U4|U4|inst|Vcnt[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Vcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Vcnt[7]~25\,
	combout => \U4|U4|inst|Vcnt[8]~26_combout\,
	cout => \U4|U4|inst|Vcnt[8]~27\);

-- Location: FF_X75_Y25_N23
\U4|U4|inst|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[8]~26_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(8));

-- Location: LCCOMB_X75_Y25_N24
\U4|U4|inst|Vcnt[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Vcnt[9]~28_combout\ = \U4|U4|inst|Vcnt[8]~27\ $ (\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Vcnt\(9),
	cin => \U4|U4|inst|Vcnt[8]~27\,
	combout => \U4|U4|inst|Vcnt[9]~28_combout\);

-- Location: FF_X75_Y25_N25
\U4|U4|inst|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[9]~28_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(9));

-- Location: LCCOMB_X75_Y25_N0
\U4|U4|inst|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~0_combout\ = ((\U4|U4|inst|Vcnt\(1) $ (!\U4|U4|inst|Vcnt\(0))) # (!\U4|U4|inst|Vcnt\(2))) # (!\U4|U4|inst|Vcnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(3),
	datab => \U4|U4|inst|Vcnt\(1),
	datac => \U4|U4|inst|Vcnt\(2),
	datad => \U4|U4|inst|Vcnt\(0),
	combout => \U4|U4|inst|process_1~0_combout\);

-- Location: LCCOMB_X76_Y25_N8
\U4|U4|inst|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_1~1_combout\ = ((\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|process_1~0_combout\) # (\U4|U4|inst|Vcnt\(4)))) # (!\U4|U4|inst|LessThan7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|LessThan7~0_combout\,
	datab => \U4|U4|inst|Vcnt\(9),
	datac => \U4|U4|inst|process_1~0_combout\,
	datad => \U4|U4|inst|Vcnt\(4),
	combout => \U4|U4|inst|process_1~1_combout\);

-- Location: FF_X76_Y25_N9
\U4|U4|inst|VSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|process_1~1_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|VSYNC~q\);

-- Location: LCCOMB_X73_Y25_N0
\U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst|VSYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|VSYNC~q\,
	combout => \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X73_Y25_N1
\U4|U4|inst8|inst1|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst1|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst1|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X80_Y25_N12
\U4|U4|inst|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~1_combout\ = (\U4|U4|inst|Hcnt\(2)) # ((\U4|U4|inst|Hcnt\(1) & (\U4|U4|inst|Hcnt\(0) & !\U4|U4|inst|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(1),
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst|Hcnt\(0),
	datad => \U4|U4|inst|Hcnt\(5),
	combout => \U4|U4|inst|process_0~1_combout\);

-- Location: LCCOMB_X80_Y25_N14
\U4|U4|inst|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~2_combout\ = (\U4|U4|inst|Hcnt\(4) & ((\U4|U4|inst|Hcnt\(3)) # (\U4|U4|inst|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datac => \U4|U4|inst|Hcnt\(3),
	datad => \U4|U4|inst|process_0~1_combout\,
	combout => \U4|U4|inst|process_0~2_combout\);

-- Location: LCCOMB_X80_Y25_N2
\U4|U4|inst|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~0_combout\ = (\U4|U4|inst|Hcnt\(7) & (\U4|U4|inst|Hcnt\(9) & !\U4|U4|inst|Hcnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(9),
	datad => \U4|U4|inst|Hcnt\(8),
	combout => \U4|U4|inst|process_0~0_combout\);

-- Location: LCCOMB_X80_Y25_N16
\U4|U4|inst|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|process_0~3_combout\ = ((\U4|U4|inst|Hcnt\(6) & (\U4|U4|inst|Hcnt\(5) & \U4|U4|inst|process_0~2_combout\)) # (!\U4|U4|inst|Hcnt\(6) & (!\U4|U4|inst|Hcnt\(5) & !\U4|U4|inst|process_0~2_combout\))) # (!\U4|U4|inst|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(6),
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst|process_0~2_combout\,
	datad => \U4|U4|inst|process_0~0_combout\,
	combout => \U4|U4|inst|process_0~3_combout\);

-- Location: FF_X80_Y25_N17
\U4|U4|inst|HSYNC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|process_0~3_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|HSYNC~q\);

-- Location: LCCOMB_X81_Y25_N8
\U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst|HSYNC~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|HSYNC~q\,
	combout => \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X81_Y25_N9
\U4|U4|inst8|inst|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst|lpm_ff_component|dffs\(0));

-- Location: FF_X75_Y25_N21
\U4|U4|inst|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[7]~24_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(7));

-- Location: LCCOMB_X75_Y25_N26
\U4|U4|inst|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan7~0_combout\ = (\U4|U4|inst|Vcnt\(8) & (\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Vcnt\(7) & \U4|U4|inst|Vcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datab => \U4|U4|inst|Vcnt\(6),
	datac => \U4|U4|inst|Vcnt\(7),
	datad => \U4|U4|inst|Vcnt\(5),
	combout => \U4|U4|inst|LessThan7~0_combout\);

-- Location: LCCOMB_X79_Y25_N26
\U4|U4|inst|VIDEO_EN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|VIDEO_EN~0_combout\ = (\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|Hcnt\(8)) # (\U4|U4|inst|Hcnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(9),
	datab => \U4|U4|inst|Hcnt\(8),
	datac => \U4|U4|inst|Hcnt\(7),
	datad => \U4|U4|inst|Vcnt\(9),
	combout => \U4|U4|inst|VIDEO_EN~0_combout\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: FF_X75_Y25_N13
\U4|U4|inst|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst|Vcnt[3]~16_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U4|inst|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst|Vcnt\(3));

-- Location: LCCOMB_X76_Y25_N18
\U4|U4|inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~6_combout\ = (\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Add2~5\ & VCC)) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~5\)))) # (!\U4|U4|inst|Vcnt\(4) & ((\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~5\)) # 
-- (!\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Add2~5\) # (GND)))))
-- \U4|U4|inst|Add2~7\ = CARRY((\U4|U4|inst|Vcnt\(4) & (!\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Add2~5\)) # (!\U4|U4|inst|Vcnt\(4) & ((!\U4|U4|inst|Add2~5\) # (!\U4|U4|inst|Vcnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(4),
	datab => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add2~5\,
	combout => \U4|U4|inst|Add2~6_combout\,
	cout => \U4|U4|inst|Add2~7\);

-- Location: LCCOMB_X76_Y25_N20
\U4|U4|inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~8_combout\ = ((\U4|U4|inst|Vcnt\(5) $ (\U4|U4|inst|Vcnt\(7) $ (!\U4|U4|inst|Add2~7\)))) # (GND)
-- \U4|U4|inst|Add2~9\ = CARRY((\U4|U4|inst|Vcnt\(5) & ((\U4|U4|inst|Vcnt\(7)) # (!\U4|U4|inst|Add2~7\))) # (!\U4|U4|inst|Vcnt\(5) & (\U4|U4|inst|Vcnt\(7) & !\U4|U4|inst|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(5),
	datab => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add2~7\,
	combout => \U4|U4|inst|Add2~8_combout\,
	cout => \U4|U4|inst|Add2~9\);

-- Location: LCCOMB_X76_Y25_N22
\U4|U4|inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~10_combout\ = (\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Vcnt\(6) & (\U4|U4|inst|Add2~9\ & VCC)) # (!\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~9\)))) # (!\U4|U4|inst|Vcnt\(8) & ((\U4|U4|inst|Vcnt\(6) & (!\U4|U4|inst|Add2~9\)) # 
-- (!\U4|U4|inst|Vcnt\(6) & ((\U4|U4|inst|Add2~9\) # (GND)))))
-- \U4|U4|inst|Add2~11\ = CARRY((\U4|U4|inst|Vcnt\(8) & (!\U4|U4|inst|Vcnt\(6) & !\U4|U4|inst|Add2~9\)) # (!\U4|U4|inst|Vcnt\(8) & ((!\U4|U4|inst|Add2~9\) # (!\U4|U4|inst|Vcnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(8),
	datab => \U4|U4|inst|Vcnt\(6),
	datad => VCC,
	cin => \U4|U4|inst|Add2~9\,
	combout => \U4|U4|inst|Add2~10_combout\,
	cout => \U4|U4|inst|Add2~11\);

-- Location: LCCOMB_X77_Y25_N10
\U4|U4|inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~2_combout\ = (\U4|U4|inst|Hcnt\(7) & (\U4|U4|inst|Vcnt\(1) $ (VCC))) # (!\U4|U4|inst|Hcnt\(7) & (\U4|U4|inst|Vcnt\(1) & VCC))
-- \U4|U4|inst|Add3~3\ = CARRY((\U4|U4|inst|Hcnt\(7) & \U4|U4|inst|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Vcnt\(1),
	datad => VCC,
	combout => \U4|U4|inst|Add3~2_combout\,
	cout => \U4|U4|inst|Add3~3\);

-- Location: LCCOMB_X77_Y25_N12
\U4|U4|inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~4_combout\ = (\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Hcnt\(8) & (\U4|U4|inst|Add3~3\ & VCC)) # (!\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add3~3\)))) # (!\U4|U4|inst|Vcnt\(2) & ((\U4|U4|inst|Hcnt\(8) & (!\U4|U4|inst|Add3~3\)) # 
-- (!\U4|U4|inst|Hcnt\(8) & ((\U4|U4|inst|Add3~3\) # (GND)))))
-- \U4|U4|inst|Add3~5\ = CARRY((\U4|U4|inst|Vcnt\(2) & (!\U4|U4|inst|Hcnt\(8) & !\U4|U4|inst|Add3~3\)) # (!\U4|U4|inst|Vcnt\(2) & ((!\U4|U4|inst|Add3~3\) # (!\U4|U4|inst|Hcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(2),
	datab => \U4|U4|inst|Hcnt\(8),
	datad => VCC,
	cin => \U4|U4|inst|Add3~3\,
	combout => \U4|U4|inst|Add3~4_combout\,
	cout => \U4|U4|inst|Add3~5\);

-- Location: LCCOMB_X77_Y25_N14
\U4|U4|inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~6_combout\ = ((\U4|U4|inst|Add2~0_combout\ $ (\U4|U4|inst|Hcnt\(9) $ (!\U4|U4|inst|Add3~5\)))) # (GND)
-- \U4|U4|inst|Add3~7\ = CARRY((\U4|U4|inst|Add2~0_combout\ & ((\U4|U4|inst|Hcnt\(9)) # (!\U4|U4|inst|Add3~5\))) # (!\U4|U4|inst|Add2~0_combout\ & (\U4|U4|inst|Hcnt\(9) & !\U4|U4|inst|Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~0_combout\,
	datab => \U4|U4|inst|Hcnt\(9),
	datad => VCC,
	cin => \U4|U4|inst|Add3~5\,
	combout => \U4|U4|inst|Add3~6_combout\,
	cout => \U4|U4|inst|Add3~7\);

-- Location: LCCOMB_X77_Y25_N18
\U4|U4|inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~10_combout\ = (\U4|U4|inst|Add2~4_combout\ & (\U4|U4|inst|Add3~9\ $ (GND))) # (!\U4|U4|inst|Add2~4_combout\ & (!\U4|U4|inst|Add3~9\ & VCC))
-- \U4|U4|inst|Add3~11\ = CARRY((\U4|U4|inst|Add2~4_combout\ & !\U4|U4|inst|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~4_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~9\,
	combout => \U4|U4|inst|Add3~10_combout\,
	cout => \U4|U4|inst|Add3~11\);

-- Location: LCCOMB_X77_Y25_N20
\U4|U4|inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~12_combout\ = (\U4|U4|inst|Add2~6_combout\ & (!\U4|U4|inst|Add3~11\)) # (!\U4|U4|inst|Add2~6_combout\ & ((\U4|U4|inst|Add3~11\) # (GND)))
-- \U4|U4|inst|Add3~13\ = CARRY((!\U4|U4|inst|Add3~11\) # (!\U4|U4|inst|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~6_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~11\,
	combout => \U4|U4|inst|Add3~12_combout\,
	cout => \U4|U4|inst|Add3~13\);

-- Location: LCCOMB_X77_Y25_N22
\U4|U4|inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~14_combout\ = (\U4|U4|inst|Add2~8_combout\ & (\U4|U4|inst|Add3~13\ $ (GND))) # (!\U4|U4|inst|Add2~8_combout\ & (!\U4|U4|inst|Add3~13\ & VCC))
-- \U4|U4|inst|Add3~15\ = CARRY((\U4|U4|inst|Add2~8_combout\ & !\U4|U4|inst|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~8_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~13\,
	combout => \U4|U4|inst|Add3~14_combout\,
	cout => \U4|U4|inst|Add3~15\);

-- Location: LCCOMB_X77_Y25_N24
\U4|U4|inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~16_combout\ = (\U4|U4|inst|Add2~10_combout\ & (!\U4|U4|inst|Add3~15\)) # (!\U4|U4|inst|Add2~10_combout\ & ((\U4|U4|inst|Add3~15\) # (GND)))
-- \U4|U4|inst|Add3~17\ = CARRY((!\U4|U4|inst|Add3~15\) # (!\U4|U4|inst|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~10_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~15\,
	combout => \U4|U4|inst|Add3~16_combout\,
	cout => \U4|U4|inst|Add3~17\);

-- Location: LCCOMB_X75_Y25_N30
\U4|U4|inst|LessThan10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan10~0_combout\ = (\U4|U4|inst|Vcnt\(2)) # ((\U4|U4|inst|Vcnt\(3)) # ((\U4|U4|inst|Vcnt\(1)) # (\U4|U4|inst|Vcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(2),
	datab => \U4|U4|inst|Vcnt\(3),
	datac => \U4|U4|inst|Vcnt\(1),
	datad => \U4|U4|inst|Vcnt\(0),
	combout => \U4|U4|inst|LessThan10~0_combout\);

-- Location: LCCOMB_X76_Y25_N0
\U4|U4|inst6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~2_combout\ = (\U4|U4|inst|Vcnt\(9)) # ((\U4|U4|inst|LessThan7~0_combout\ & ((\U4|U4|inst|Vcnt\(4)) # (\U4|U4|inst|LessThan10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(4),
	datab => \U4|U4|inst|Vcnt\(9),
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|LessThan10~0_combout\,
	combout => \U4|U4|inst6~2_combout\);

-- Location: LCCOMB_X80_Y25_N4
\U4|U4|inst|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~0_combout\ = ((!\U4|U4|inst|Hcnt\(3) & ((!\U4|U4|inst|Hcnt\(1)) # (!\U4|U4|inst|Hcnt\(2))))) # (!\U4|U4|inst|Hcnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(4),
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst|Hcnt\(2),
	datad => \U4|U4|inst|Hcnt\(1),
	combout => \U4|U4|inst|LessThan9~0_combout\);

-- Location: LCCOMB_X80_Y25_N6
\U4|U4|inst|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|LessThan9~1_combout\ = (!\U4|U4|inst|Hcnt\(7) & (!\U4|U4|inst|Hcnt\(5) & (\U4|U4|inst|LessThan9~0_combout\ & !\U4|U4|inst|Hcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(7),
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst|LessThan9~0_combout\,
	datad => \U4|U4|inst|Hcnt\(6),
	combout => \U4|U4|inst|LessThan9~1_combout\);

-- Location: LCCOMB_X76_Y25_N2
\U4|U4|inst6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~3_combout\ = (\U4|U4|inst6~2_combout\ & (\U4|U4|inst|Hcnt\(9) & ((\U4|U4|inst|LessThan9~1_combout\) # (!\U4|U4|inst|Hcnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Hcnt\(8),
	datab => \U4|U4|inst6~2_combout\,
	datac => \U4|U4|inst|Hcnt\(9),
	datad => \U4|U4|inst|LessThan9~1_combout\,
	combout => \U4|U4|inst6~3_combout\);

-- Location: FF_X77_Y29_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1));

-- Location: FF_X77_Y29_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LCCOMB_X77_Y29_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCCOMB_X77_Y29_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))) # (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X77_Y29_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\) # ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\ & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \U4|U4|inst6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~7_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: FF_X77_Y29_N3
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LCCOMB_X77_Y29_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: FF_X77_Y29_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LCCOMB_X77_Y29_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # (!\U4|U4|inst6~4_combout\)))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((\U4|U4|inst6~4_combout\ & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (!\U4|U4|inst6~4_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LCCOMB_X77_Y29_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1))))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~2_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X77_Y29_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\ & (((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X77_Y29_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LCCOMB_X72_Y25_N8
\U4|U4|inst6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~0_combout\ = (!\CLOCK_50~input_o\ & \U5|U1|lpm_ff_component|dffs\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CLOCK_50~input_o\,
	datad => \U5|U1|lpm_ff_component|dffs\(0),
	combout => \U4|U4|inst6~0_combout\);

-- Location: LCCOMB_X76_Y25_N30
\U4|U4|inst6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst6~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((\U4|U4|inst6~0_combout\) # ((\U4|U4|inst6~1_combout\ & \U4|U4|inst6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~1_combout\,
	datab => \U4|U4|inst6~3_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|empty_dff~q\,
	datad => \U4|U4|inst6~0_combout\,
	combout => \U4|U4|inst6~4_combout\);

-- Location: LCCOMB_X76_Y31_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) $ (((VCC) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) $ 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X76_Y31_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) & ((VCC)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) $ (((VCC) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8) $ (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\);

-- Location: LCCOMB_X76_Y31_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) $ (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9)) # ((GND))))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT\);

-- Location: LCCOMB_X76_Y31_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\);

-- Location: LCCOMB_X61_Y40_N18
\U4|U3|STATE[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[1]~0_combout\ = (!\U4|U3|STATE\(2) & ((\U4|U3|STATE\(0)) # ((\U4|U3|process_0~1_combout\ & \U4|U3|STATE\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~1_combout\,
	datab => \U4|U3|STATE\(0),
	datac => \U4|U3|STATE\(1),
	datad => \U4|U3|STATE\(2),
	combout => \U4|U3|STATE[1]~0_combout\);

-- Location: FF_X61_Y40_N19
\U4|U3|STATE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|STATE[1]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(1));

-- Location: FF_X57_Y48_N7
\U1|U1|IR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(13));

-- Location: FF_X57_Y48_N13
\U1|U1|MAR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[14]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(14));

-- Location: FF_X56_Y48_N19
\U1|U1|IR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(14));

-- Location: FF_X57_Y48_N11
\U1|U1|MAR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[15]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(15));

-- Location: FF_X57_Y48_N23
\U1|U1|MAR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[13]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(13));

-- Location: LCCOMB_X57_Y48_N22
\U1|U1|RAM_ADDRESS[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[13]~2_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(13),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	combout => \U1|U1|RAM_ADDRESS[13]~2_combout\);

-- Location: LCCOMB_X46_Y44_N12
\U1|U1|RAM_ADDRESS[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[13]~feeder_combout\ = \U1|U1|RAM_ADDRESS[13]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[13]~2_combout\,
	combout => \U1|U1|RAM_ADDRESS[13]~feeder_combout\);

-- Location: FF_X56_Y48_N23
\U1|U1|IR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|IR~6_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(11));

-- Location: LCCOMB_X41_Y44_N18
\U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \U1|U1|RAM_ADDRESS\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X41_Y44_N19
\U2|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X42_Y44_N3
\U2|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LCCOMB_X46_Y44_N10
\U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: LCCOMB_X46_Y44_N22
\U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & !\U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: LCCOMB_X46_Y44_N14
\U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: LCCOMB_X46_Y44_N20
\U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (!\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: LCCOMB_X61_Y45_N0
\U1|U1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~0_combout\ = (\U1|U1|IncPC~q\ & (\U1|U1|PC~15_combout\ $ (VCC))) # (!\U1|U1|IncPC~q\ & (\U1|U1|PC~15_combout\ & VCC))
-- \U1|U1|Add0~1\ = CARRY((\U1|U1|IncPC~q\ & \U1|U1|PC~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IncPC~q\,
	datab => \U1|U1|PC~15_combout\,
	datad => VCC,
	combout => \U1|U1|Add0~0_combout\,
	cout => \U1|U1|Add0~1\);

-- Location: FF_X61_Y45_N1
\U1|U1|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(0));

-- Location: LCCOMB_X46_Y44_N0
\U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(15) & \U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: FF_X56_Y47_N7
\U1|U1|IR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(10));

-- Location: LCCOMB_X56_Y47_N6
\U1|U1|IR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~3_combout\ = (\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(10),
	combout => \U1|U1|IR~3_combout\);

-- Location: FF_X62_Y46_N11
\U1|U1|IR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|IR~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(15));

-- Location: LCCOMB_X56_Y48_N22
\U1|U1|IR~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~4_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U1|U1|IR\(15),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	combout => \U1|U1|IR~4_combout\);

-- Location: LCCOMB_X56_Y48_N0
\U1|U1|Equal29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal29~0_combout\ = (!\U1|U1|IR~7_combout\ & (!\U1|U1|IR~4_combout\ & !\U1|U1|IR~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|Equal29~0_combout\);

-- Location: LCCOMB_X61_Y46_N0
\U1|U1|Equal30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal30~0_combout\ = (\U1|U1|OP[2]~0_combout\ & (!\U1|U1|IR~6_combout\ & (\U1|U1|IR~3_combout\ & \U1|U1|Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|Equal30~0_combout\);

-- Location: LCCOMB_X53_Y44_N16
\U1|U1|IR~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~10_combout\ = (\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datac => \U1|U1|IR\(6),
	datad => \U1|U1|LoadIR~q\,
	combout => \U1|U1|IR~10_combout\);

-- Location: FF_X53_Y44_N17
\U1|U1|IR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(6));

-- Location: LCCOMB_X53_Y44_N26
\U1|U1|RAM_DATA_OUT[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[2]~20_combout\ = ((\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(6))))) # (!\U1|U1|Equal30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U1|U1|Equal30~0_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => \U1|U1|IR\(6),
	combout => \U1|U1|RAM_DATA_OUT[2]~20_combout\);

-- Location: FF_X56_Y43_N11
\U1|U1|IR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(7));

-- Location: LCCOMB_X56_Y43_N10
\U1|U1|IR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~1_combout\ = (\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~14_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datac => \U1|U1|IR\(7),
	datad => \U1|U1|LoadIR~q\,
	combout => \U1|U1|IR~1_combout\);

-- Location: FF_X56_Y43_N7
\U1|U1|IR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(8));

-- Location: LCCOMB_X61_Y45_N16
\U1|U1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~16_combout\ = (\U1|U1|PC~7_combout\ & (\U1|U1|Add0~15\ $ (GND))) # (!\U1|U1|PC~7_combout\ & (!\U1|U1|Add0~15\ & VCC))
-- \U1|U1|Add0~17\ = CARRY((\U1|U1|PC~7_combout\ & !\U1|U1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~7_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~15\,
	combout => \U1|U1|Add0~16_combout\,
	cout => \U1|U1|Add0~17\);

-- Location: FF_X57_Y48_N25
\U1|U1|IR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|OP[2]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(12));

-- Location: LCCOMB_X53_Y37_N20
\U1|U1|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~7_combout\ = (\U1|U1|FR[1]~reg0_q\ & (\U1|U1|IR~0_combout\ & (!\U1|U1|IR~10_combout\ & !\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[1]~reg0_q\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~10_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|process_0~7_combout\);

-- Location: LCCOMB_X61_Y45_N4
\U1|U1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~4_combout\ = (\U1|U1|PC~13_combout\ & (\U1|U1|Add0~3\ $ (GND))) # (!\U1|U1|PC~13_combout\ & (!\U1|U1|Add0~3\ & VCC))
-- \U1|U1|Add0~5\ = CARRY((\U1|U1|PC~13_combout\ & !\U1|U1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~13_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~3\,
	combout => \U1|U1|Add0~4_combout\,
	cout => \U1|U1|Add0~5\);

-- Location: LCCOMB_X53_Y47_N18
\U1|U1|RAM_DATA_OUT[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[2]~18_combout\ = (\U1|U1|Equal30~0_combout\ & ((\U1|U1|IR~10_combout\) # (\U1|U1|IR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|IR~0_combout\,
	datad => \U1|U1|Equal30~0_combout\,
	combout => \U1|U1|RAM_DATA_OUT[2]~18_combout\);

-- Location: FF_X57_Y38_N31
\U1|U1|reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][2]~59_combout\,
	asdata => \U1|U1|reg~390_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][2]~q\);

-- Location: FF_X56_Y40_N1
\U1|U1|IR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(1));

-- Location: LCCOMB_X56_Y40_N0
\U1|U1|IR~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~12_combout\ = (\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	datac => \U1|U1|IR\(1),
	datad => \U1|U1|LoadIR~q\,
	combout => \U1|U1|IR~12_combout\);

-- Location: LCCOMB_X56_Y48_N4
\U1|U1|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~3_combout\ = (!\U1|U1|IR~7_combout\ & (!\U1|U1|IR~3_combout\ & (\U1|U1|OP[2]~0_combout\ $ (!\U1|U1|IR~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datab => \U1|U1|OP[2]~0_combout\,
	datac => \U1|U1|IR~6_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|process_0~3_combout\);

-- Location: LCCOMB_X56_Y48_N12
\U1|U1|Equal20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal20~4_combout\ = (!\U1|U1|IR~4_combout\ & ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~4_combout\,
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(14),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	combout => \U1|U1|Equal20~4_combout\);

-- Location: LCCOMB_X49_Y40_N22
\U1|U1|selM2[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[2]~0_combout\ = (!\U1|U1|Equal18~4_combout\ & (!\U1|U1|state.exec~q\ & ((\U1|U1|process_0~3_combout\) # (!\U1|U1|Equal20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal18~4_combout\,
	datab => \U1|U1|state.exec~q\,
	datac => \U1|U1|process_0~3_combout\,
	datad => \U1|U1|Equal20~4_combout\,
	combout => \U1|U1|selM2[2]~0_combout\);

-- Location: LCCOMB_X61_Y41_N16
\U1|U1|selM2[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[2]~1_combout\ = (\U1|U1|IR~11_combout\ & (!\U1|U1|IR~12_combout\ & (\U1|U1|Equal15~0_combout\ & \U1|U1|selM2[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|Equal15~0_combout\,
	datad => \U1|U1|selM2[2]~0_combout\,
	combout => \U1|U1|selM2[2]~1_combout\);

-- Location: LCCOMB_X61_Y46_N4
\U1|U1|Equal51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal51~0_combout\ = (\U1|U1|OP[2]~0_combout\ & (\U1|U1|IR~6_combout\ & (!\U1|U1|IR~3_combout\ & \U1|U1|Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|Equal51~0_combout\);

-- Location: LCCOMB_X56_Y47_N30
\U1|U1|Equal8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal8~3_combout\ = (!\U1|U1|OP[2]~0_combout\ & ((\U1|U1|LoadIR~q\ & (!\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)) # (!\U1|U1|LoadIR~q\ & ((!\U1|U1|IR\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|LoadIR~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datad => \U1|U1|IR\(10),
	combout => \U1|U1|Equal8~3_combout\);

-- Location: LCCOMB_X56_Y47_N18
\U1|U1|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal11~0_combout\ = (\U1|U1|IR~7_combout\) # ((!\U1|U1|Equal7~0_combout\) # (!\U1|U1|Equal8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal8~3_combout\,
	datad => \U1|U1|Equal7~0_combout\,
	combout => \U1|U1|Equal11~0_combout\);

-- Location: LCCOMB_X61_Y41_N12
\U1|U1|selM2[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[2]~2_combout\ = (\U1|U1|state.exec~q\ & ((\U1|U1|Equal51~0_combout\ & (!\U1|U1|IR~10_combout\)) # (!\U1|U1|Equal51~0_combout\ & ((!\U1|U1|Equal11~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Equal51~0_combout\,
	datac => \U1|U1|state.exec~q\,
	datad => \U1|U1|Equal11~0_combout\,
	combout => \U1|U1|selM2[2]~2_combout\);

-- Location: LCCOMB_X61_Y41_N2
\U1|U1|selM2[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[2]~4_combout\ = (\U1|U1|state.fetch~q\ & ((\U1|U1|selM2[2]~2_combout\) # ((!\U1|U1|state.exec~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.exec~q\,
	datab => \U1|U1|Selector24~0_combout\,
	datac => \U1|U1|state.fetch~q\,
	datad => \U1|U1|selM2[2]~2_combout\,
	combout => \U1|U1|selM2[2]~4_combout\);

-- Location: FF_X61_Y41_N17
\U1|U1|selM2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|selM2[2]~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U1|U1|selM2[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|selM2\(2));

-- Location: LCCOMB_X62_Y43_N14
\U1|U1|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal7~1_combout\ = (\U1|U1|OP[2]~0_combout\ & (!\U1|U1|IR~7_combout\ & (\U1|U1|Equal7~0_combout\ & \U1|U1|IR~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal7~0_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|Equal7~1_combout\);

-- Location: LCCOMB_X61_Y41_N20
\U1|U1|selM2[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[1]~5_combout\ = (\U1|U1|Equal15~0_combout\ & (((\U1|U1|Equal7~1_combout\ & \U1|U1|IR~12_combout\)) # (!\U1|U1|IR~11_combout\))) # (!\U1|U1|Equal15~0_combout\ & (((\U1|U1|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|Equal7~1_combout\,
	datac => \U1|U1|Equal15~0_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|selM2[1]~5_combout\);

-- Location: LCCOMB_X56_Y48_N14
\U1|U1|selM2[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[2]~3_combout\ = (\U1|U1|IR~4_combout\ & ((\U1|U1|IR~5_combout\))) # (!\U1|U1|IR~4_combout\ & ((\U1|U1|process_0~3_combout\) # (!\U1|U1|IR~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|process_0~3_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|selM2[2]~3_combout\);

-- Location: LCCOMB_X61_Y41_N18
\U1|U1|selM2[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM2[1]~6_combout\ = (\U1|U1|selM2[1]~5_combout\ & (!\U1|U1|state.exec~q\ & \U1|U1|selM2[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|selM2[1]~5_combout\,
	datac => \U1|U1|state.exec~q\,
	datad => \U1|U1|selM2[2]~3_combout\,
	combout => \U1|U1|selM2[1]~6_combout\);

-- Location: FF_X61_Y41_N19
\U1|U1|selM2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|selM2[1]~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U1|U1|selM2[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|selM2\(1));

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LCCOMB_X59_Y52_N4
\U3|U1|READ_CHAR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|READ_CHAR~0_combout\ = (\U3|U1|READ_CHAR~q\ & (\U3|U1|LessThan0~0_combout\)) # (!\U3|U1|READ_CHAR~q\ & ((!\PS2_DAT~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|LessThan0~0_combout\,
	datab => \PS2_DAT~input_o\,
	datac => \U3|U1|READ_CHAR~q\,
	combout => \U3|U1|READ_CHAR~0_combout\);

-- Location: FF_X59_Y52_N5
\U3|U1|READ_CHAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|READ_CHAR~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|READ_CHAR~q\);

-- Location: LCCOMB_X60_Y52_N8
\U3|U1|INCNT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~0_combout\ = (\KEY[0]~input_o\ & (!\U3|U1|INCNT\(0) & \U3|U1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \U3|U1|INCNT\(0),
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|INCNT~0_combout\);

-- Location: LCCOMB_X59_Y52_N18
\U3|U1|INCNT[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT[3]~1_combout\ = (\U3|U1|READ_CHAR~q\) # (!\KEY[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|READ_CHAR~q\,
	datac => \KEY[0]~input_o\,
	combout => \U3|U1|INCNT[3]~1_combout\);

-- Location: FF_X60_Y52_N9
\U3|U1|INCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~0_combout\,
	ena => \U3|U1|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(0));

-- Location: LCCOMB_X60_Y52_N12
\U3|U1|INCNT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~3_combout\ = (\U3|U1|Add0~0_combout\ & (\KEY[0]~input_o\ & \U3|U1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|Add0~0_combout\,
	datac => \KEY[0]~input_o\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|INCNT~3_combout\);

-- Location: FF_X60_Y52_N13
\U3|U1|INCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~3_combout\,
	ena => \U3|U1|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(2));

-- Location: LCCOMB_X60_Y52_N2
\U3|U1|INCNT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~2_combout\ = (\KEY[0]~input_o\ & (\U3|U1|LessThan0~0_combout\ & (\U3|U1|INCNT\(0) $ (\U3|U1|INCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U3|U1|INCNT\(0),
	datac => \U3|U1|INCNT\(1),
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|INCNT~2_combout\);

-- Location: FF_X60_Y52_N3
\U3|U1|INCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~2_combout\,
	ena => \U3|U1|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(1));

-- Location: LCCOMB_X59_Y52_N24
\U3|U1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|Add0~1_combout\ = \U3|U1|INCNT\(3) $ (((\U3|U1|INCNT\(2) & (\U3|U1|INCNT\(0) & \U3|U1|INCNT\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(2),
	datab => \U3|U1|INCNT\(0),
	datac => \U3|U1|INCNT\(1),
	datad => \U3|U1|INCNT\(3),
	combout => \U3|U1|Add0~1_combout\);

-- Location: LCCOMB_X60_Y52_N22
\U3|U1|INCNT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|INCNT~4_combout\ = (\U3|U1|Add0~1_combout\ & (\KEY[0]~input_o\ & \U3|U1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|Add0~1_combout\,
	datac => \KEY[0]~input_o\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|INCNT~4_combout\);

-- Location: FF_X60_Y52_N23
\U3|U1|INCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|INCNT~4_combout\,
	ena => \U3|U1|INCNT[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|INCNT\(3));

-- Location: LCCOMB_X59_Y52_N12
\U3|U1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|LessThan0~0_combout\ = ((!\U3|U1|INCNT\(1) & (!\U3|U1|INCNT\(0) & !\U3|U1|INCNT\(2)))) # (!\U3|U1|INCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|INCNT\(1),
	datab => \U3|U1|INCNT\(0),
	datac => \U3|U1|INCNT\(2),
	datad => \U3|U1|INCNT\(3),
	combout => \U3|U1|LessThan0~0_combout\);

-- Location: LCCOMB_X59_Y52_N20
\U3|U1|SHIFTIN[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[7]~0_combout\ = (\KEY[0]~input_o\ & (\U3|U1|READ_CHAR~q\ & \U3|U1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \U3|U1|READ_CHAR~q\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|SHIFTIN[7]~0_combout\);

-- Location: FF_X57_Y34_N21
\U3|U1|SHIFTIN[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \PS2_DAT~input_o\,
	sload => VCC,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(8));

-- Location: LCCOMB_X57_Y34_N8
\U3|U1|SHIFTIN[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[7]~feeder_combout\ = \U3|U1|SHIFTIN\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(8),
	combout => \U3|U1|SHIFTIN[7]~feeder_combout\);

-- Location: FF_X57_Y34_N9
\U3|U1|SHIFTIN[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[7]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(7));

-- Location: LCCOMB_X57_Y34_N16
\U3|U1|SHIFTIN[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[6]~feeder_combout\ = \U3|U1|SHIFTIN\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(7),
	combout => \U3|U1|SHIFTIN[6]~feeder_combout\);

-- Location: FF_X57_Y34_N17
\U3|U1|SHIFTIN[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[6]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(6));

-- Location: LCCOMB_X59_Y52_N30
\U3|U1|scan_code[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|scan_code[7]~0_combout\ = (\KEY[0]~input_o\ & (\U3|U1|READ_CHAR~q\ & !\U3|U1|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \U3|U1|READ_CHAR~q\,
	datad => \U3|U1|LessThan0~0_combout\,
	combout => \U3|U1|scan_code[7]~0_combout\);

-- Location: FF_X59_Y34_N3
\U3|U1|scan_code[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(6),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(6));

-- Location: LCCOMB_X57_Y34_N0
\U3|U1|SHIFTIN[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[5]~feeder_combout\ = \U3|U1|SHIFTIN\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(6),
	combout => \U3|U1|SHIFTIN[5]~feeder_combout\);

-- Location: FF_X57_Y34_N1
\U3|U1|SHIFTIN[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[5]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(5));

-- Location: LCCOMB_X57_Y34_N26
\U3|U1|SHIFTIN[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[4]~feeder_combout\ = \U3|U1|SHIFTIN\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(5),
	combout => \U3|U1|SHIFTIN[4]~feeder_combout\);

-- Location: FF_X57_Y34_N27
\U3|U1|SHIFTIN[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[4]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(4));

-- Location: LCCOMB_X57_Y34_N4
\U3|U1|SHIFTIN[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[3]~feeder_combout\ = \U3|U1|SHIFTIN\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|SHIFTIN\(4),
	combout => \U3|U1|SHIFTIN[3]~feeder_combout\);

-- Location: FF_X57_Y34_N5
\U3|U1|SHIFTIN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[3]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(3));

-- Location: LCCOMB_X57_Y34_N2
\U3|U1|SHIFTIN[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[2]~feeder_combout\ = \U3|U1|SHIFTIN\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|SHIFTIN\(3),
	combout => \U3|U1|SHIFTIN[2]~feeder_combout\);

-- Location: FF_X57_Y34_N3
\U3|U1|SHIFTIN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[2]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(2));

-- Location: FF_X59_Y34_N5
\U3|U1|scan_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(2),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(2));

-- Location: LCCOMB_X57_Y34_N14
\U3|U1|SHIFTIN[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[1]~feeder_combout\ = \U3|U1|SHIFTIN\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U3|U1|SHIFTIN\(2),
	combout => \U3|U1|SHIFTIN[1]~feeder_combout\);

-- Location: FF_X57_Y34_N15
\U3|U1|SHIFTIN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[1]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(1));

-- Location: FF_X57_Y34_N11
\U3|U1|scan_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(1),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(1));

-- Location: LCCOMB_X57_Y34_N22
\U3|U1|SHIFTIN[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U1|SHIFTIN[0]~feeder_combout\ = \U3|U1|SHIFTIN\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|SHIFTIN\(1),
	combout => \U3|U1|SHIFTIN[0]~feeder_combout\);

-- Location: FF_X57_Y34_N23
\U3|U1|SHIFTIN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	d => \U3|U1|SHIFTIN[0]~feeder_combout\,
	ena => \U3|U1|SHIFTIN[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|SHIFTIN\(0));

-- Location: FF_X59_Y34_N9
\U3|U1|scan_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(0),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(0));

-- Location: FF_X59_Y34_N15
\U3|U1|scan_code[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(5),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(5));

-- Location: LCCOMB_X56_Y34_N4
\U3|U2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~0_combout\ = (\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(4) $ (!\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(1) $ (((\U3|U1|scan_code\(4) & !\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux5~0_combout\);

-- Location: FF_X57_Y34_N25
\U3|U1|scan_code[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(4),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(4));

-- Location: LCCOMB_X57_Y34_N24
\U3|U2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~2_combout\ = (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(0) & \U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(4) & ((!\U3|U1|scan_code\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux5~2_combout\);

-- Location: FF_X57_Y34_N31
\U3|U1|scan_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(3),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(3));

-- Location: LCCOMB_X56_Y34_N14
\U3|U2|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~1_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(0) $ (\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(4) $ (\U3|U1|scan_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux5~1_combout\);

-- Location: LCCOMB_X57_Y34_N28
\U3|U2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~3_combout\ = (\U3|U1|scan_code\(2) & (((\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(3) & ((!\U3|U2|Mux5~1_combout\))) # (!\U3|U1|scan_code\(3) & (!\U3|U2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U2|Mux5~2_combout\,
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U2|Mux5~1_combout\,
	combout => \U3|U2|Mux5~3_combout\);

-- Location: LCCOMB_X57_Y34_N12
\U3|U2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux5~3_combout\ & (\U3|U2|Mux5~4_combout\)) # (!\U3|U2|Mux5~3_combout\ & ((!\U3|U2|Mux5~0_combout\))))) # (!\U3|U1|scan_code\(2) & (((\U3|U2|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux5~4_combout\,
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U2|Mux5~0_combout\,
	datad => \U3|U2|Mux5~3_combout\,
	combout => \U3|U2|Mux5~5_combout\);

-- Location: FF_X56_Y34_N11
\U3|U1|scan_code[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PS2_CLK~input_o\,
	asdata => \U3|U1|SHIFTIN\(7),
	sload => VCC,
	ena => \U3|U1|scan_code[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U1|scan_code\(7));

-- Location: LCCOMB_X55_Y34_N14
\U3|U2|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~6_combout\ = (\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(7) & (!\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|process_0~6_combout\);

-- Location: LCCOMB_X55_Y34_N28
\U3|U2|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~5_combout\ = (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(5) & !\U3|U1|scan_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|process_0~5_combout\);

-- Location: LCCOMB_X55_Y34_N0
\U3|U2|cc[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|cc[1]~0_combout\ = (\U3|U2|cc\(0) & ((\U3|U2|cc\(1)) # ((\U3|U2|process_0~6_combout\ & \U3|U2|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|cc\(0),
	datab => \U3|U2|process_0~6_combout\,
	datac => \U3|U2|cc\(1),
	datad => \U3|U2|process_0~5_combout\,
	combout => \U3|U2|cc[1]~0_combout\);

-- Location: FF_X55_Y34_N1
\U3|U2|cc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|cc[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|cc\(1));

-- Location: LCCOMB_X55_Y34_N20
\U3|U2|bin_digit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~3_combout\ = (!\U3|U1|scan_code\(7) & !\U3|U2|cc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U1|scan_code\(7),
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~3_combout\);

-- Location: LCCOMB_X55_Y34_N12
\U3|U2|bin_digit~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~8_combout\ = ((\U3|U1|scan_code\(6) & ((\U3|U2|Mux5~5_combout\))) # (!\U3|U1|scan_code\(6) & (\U3|U2|Mux5~11_combout\))) # (!\U3|U2|bin_digit~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux5~11_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux5~5_combout\,
	datad => \U3|U2|bin_digit~3_combout\,
	combout => \U3|U2|bin_digit~8_combout\);

-- Location: FF_X55_Y34_N13
\U3|U2|bin_digit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(2));

-- Location: LCCOMB_X61_Y41_N4
\U1|U1|TECLADO[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|TECLADO[7]~2_combout\ = (\KEY[0]~input_o\ & (\U1|U1|state.decode~q\ & \U1|U1|Equal7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|state.decode~q\,
	datad => \U1|U1|Equal7~1_combout\,
	combout => \U1|U1|TECLADO[7]~2_combout\);

-- Location: FF_X45_Y40_N27
\U1|U1|TECLADO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(2),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(2));

-- Location: LCCOMB_X56_Y48_N20
\U1|U1|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~0_combout\ = (!\U1|U1|IR~7_combout\ & (\U1|U1|IR~5_combout\ & (!\U1|U1|IR~4_combout\ & !\U1|U1|IR~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datab => \U1|U1|IR~5_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|process_0~0_combout\);

-- Location: LCCOMB_X61_Y46_N30
\U1|U1|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~6_combout\ = (\U1|U1|OP[2]~0_combout\ & (\U1|U1|IR~6_combout\ & \U1|U1|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|process_0~0_combout\,
	combout => \U1|U1|process_0~6_combout\);

-- Location: LCCOMB_X61_Y41_N6
\U1|U1|OP[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP[5]~8_combout\ = (\KEY[0]~input_o\ & (\U1|U1|state.decode~q\ & ((\U1|U1|process_0~6_combout\) # (!\U1|U1|selM2[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|state.decode~q\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|selM2[2]~3_combout\,
	combout => \U1|U1|OP[5]~8_combout\);

-- Location: FF_X56_Y48_N15
\U1|U1|OP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~q\,
	asdata => \U1|U1|IR~4_combout\,
	sload => VCC,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(5));

-- Location: FF_X48_Y37_N5
\U1|U1|OP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|IR~5_combout\,
	sload => VCC,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(4));

-- Location: LCCOMB_X53_Y37_N2
\U1|U2|RESULT[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[14]~7_combout\ = \U1|U1|OP\(5) $ (\U1|U1|OP\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(5),
	datad => \U1|U1|OP\(4),
	combout => \U1|U2|RESULT[14]~7_combout\);

-- Location: CLKCTRL_G11
\U1|U2|RESULT[14]~7clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U1|U2|RESULT[14]~7clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U1|U2|RESULT[14]~7clkctrl_outclk\);

-- Location: LCCOMB_X45_Y40_N14
\U1|U2|RESULT[2]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[2]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[2]~41_combout\)) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[2]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[2]~41_combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[2]$latch~combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[2]$latch~combout\);

-- Location: LCCOMB_X45_Y40_N24
\U1|U1|M2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~40_combout\ = (\U1|U1|selM2\(0) & (!\U1|U1|selM2\(1) & (\U1|U2|RESULT[2]$latch~combout\))) # (!\U1|U1|selM2\(0) & ((\U1|U1|selM2\(1)) # ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U1|U1|selM2\(1),
	datac => \U1|U2|RESULT[2]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	combout => \U1|U1|M2~40_combout\);

-- Location: LCCOMB_X45_Y40_N26
\U1|U1|M2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~41_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M2~40_combout\ & ((\U1|U1|TECLADO\(2)))) # (!\U1|U1|M2~40_combout\ & (\U1|U1|M4\(2))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|M2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(2),
	datab => \U1|U1|selM2\(1),
	datac => \U1|U1|TECLADO\(2),
	datad => \U1|U1|M2~40_combout\,
	combout => \U1|U1|M2~41_combout\);

-- Location: LCCOMB_X56_Y42_N20
\U1|U1|M2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~42_combout\ = (\U1|U1|M2~39_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~39_combout\,
	datab => \U1|U1|selM2\(2),
	datad => \U1|U1|M2~41_combout\,
	combout => \U1|U1|M2~42_combout\);

-- Location: LCCOMB_X57_Y38_N30
\U1|U1|reg[3][2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][2]~59_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][2]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[3][2]~59_combout\);

-- Location: FF_X52_Y44_N1
\U1|U1|IR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~13_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(2));

-- Location: LCCOMB_X52_Y44_N0
\U1|U1|IR~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~13_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	combout => \U1|U1|IR~13_combout\);

-- Location: LCCOMB_X62_Y46_N22
\U1|U1|Equal18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal18~4_combout\ = (!\U1|U1|IR~5_combout\ & ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(15),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datac => \U1|U1|LoadIR~q\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|Equal18~4_combout\);

-- Location: LCCOMB_X56_Y48_N2
\U1|U1|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~1_combout\ = (!\U1|U1|OP[2]~0_combout\ & ((\U1|U1|LoadIR~q\ & (!\U2|altsyncram_component|auto_generated|mux2|_~24_combout\)) # (!\U1|U1|LoadIR~q\ & ((!\U1|U1|IR\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(11),
	datad => \U1|U1|OP[2]~0_combout\,
	combout => \U1|U1|process_0~1_combout\);

-- Location: LCCOMB_X56_Y48_N6
\U1|U1|OP~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP~4_combout\ = (\U1|U1|OP~3_combout\ & (((\U1|U1|process_0~1_combout\ & !\U1|U1|IR~7_combout\)) # (!\U1|U1|Equal20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP~3_combout\,
	datab => \U1|U1|Equal20~4_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|IR~7_combout\,
	combout => \U1|U1|OP~4_combout\);

-- Location: LCCOMB_X47_Y42_N24
\U1|U1|OP~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP~5_combout\ = (\U1|U1|OP~4_combout\) # ((\U1|U1|IR~3_combout\ & ((\U1|U1|Equal20~4_combout\) # (\U1|U1|Equal18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~3_combout\,
	datab => \U1|U1|Equal20~4_combout\,
	datac => \U1|U1|Equal18~4_combout\,
	datad => \U1|U1|OP~4_combout\,
	combout => \U1|U1|OP~5_combout\);

-- Location: LCCOMB_X52_Y39_N28
\U1|U1|Y[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y[11]~0_combout\ = (\KEY[0]~input_o\ & \U1|U1|state.decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \U1|U1|state.decode~q\,
	combout => \U1|U1|Y[11]~0_combout\);

-- Location: FF_X47_Y42_N25
\U1|U1|OP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|OP~5_combout\,
	ena => \U1|U1|Y[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(0));

-- Location: LCCOMB_X61_Y41_N0
\U1|U1|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector23~0_combout\ = (\U1|U1|state.exec~q\ & (((!\U1|U1|IR~10_combout\ & \U1|U1|Equal51~0_combout\)) # (!\U1|U1|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Equal51~0_combout\,
	datac => \U1|U1|state.exec~q\,
	datad => \U1|U1|Equal11~0_combout\,
	combout => \U1|U1|Selector23~0_combout\);

-- Location: LCCOMB_X56_Y43_N20
\U1|U1|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector27~0_combout\ = (\U1|U1|Decoder0~3_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.decode~q\,
	datab => \U1|U1|Decoder0~3_combout\,
	datac => \U1|U1|Selector24~0_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector27~0_combout\);

-- Location: FF_X56_Y43_N21
\U1|U1|LoadReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector27~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(3));

-- Location: LCCOMB_X56_Y43_N4
\U1|U1|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector26~0_combout\ = (\U1|U1|Decoder0~1_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~1_combout\,
	datab => \U1|U1|state.decode~q\,
	datac => \U1|U1|Selector24~0_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector26~0_combout\);

-- Location: FF_X56_Y43_N5
\U1|U1|LoadReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector26~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(2));

-- Location: LCCOMB_X56_Y43_N26
\U1|U1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux0~0_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|LoadReg\(2)) # (\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|LoadReg\(0) & ((!\U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadReg\(0),
	datab => \U1|U1|LoadReg\(2),
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux0~0_combout\);

-- Location: LCCOMB_X56_Y43_N22
\U1|U1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux0~1_combout\ = (\U1|U1|Mux0~0_combout\ & (((\U1|U1|LoadReg\(3)) # (!\U1|U1|IR~1_combout\)))) # (!\U1|U1|Mux0~0_combout\ & (\U1|U1|LoadReg\(1) & ((\U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadReg\(1),
	datab => \U1|U1|LoadReg\(3),
	datac => \U1|U1|Mux0~0_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux0~1_combout\);

-- Location: LCCOMB_X57_Y43_N10
\U1|U1|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~0_combout\ = (!\U1|U1|IR~0_combout\ & (!\U1|U1|IR~2_combout\ & \U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~0_combout\);

-- Location: LCCOMB_X56_Y42_N16
\U1|U1|reg~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~166_combout\ = ((\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~3_combout\)) # (!\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~1_combout\)))) # (!\U1|U1|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux0~3_combout\,
	datac => \U1|U1|Mux0~1_combout\,
	datad => \U1|U1|Decoder0~0_combout\,
	combout => \U1|U1|reg~166_combout\);

-- Location: FF_X53_Y44_N15
\U1|U1|IR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(5));

-- Location: LCCOMB_X52_Y46_N16
\U1|U1|selM6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|selM6~2_combout\ = (\U1|U1|Equal51~0_combout\ & ((\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datac => \U1|U1|Equal51~0_combout\,
	datad => \U1|U1|IR\(6),
	combout => \U1|U1|selM6~2_combout\);

-- Location: FF_X52_Y46_N17
\U1|U1|selM6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|selM6~2_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U1|U1|ALT_INV_state.exec~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|selM6\(0));

-- Location: FF_X49_Y40_N19
\U1|U1|OP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|IR~6_combout\,
	sload => VCC,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(1));

-- Location: LCCOMB_X58_Y2_N4
\U5|count_1Mhz[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[0]~5_combout\ = \U5|count_1Mhz\(0) $ (VCC)
-- \U5|count_1Mhz[0]~6\ = CARRY(\U5|count_1Mhz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Mhz\(0),
	datad => VCC,
	combout => \U5|count_1Mhz[0]~5_combout\,
	cout => \U5|count_1Mhz[0]~6\);

-- Location: LCCOMB_X58_Y2_N10
\U5|count_1Mhz[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[3]~11_combout\ = (\U5|count_1Mhz\(3) & (!\U5|count_1Mhz[2]~10\)) # (!\U5|count_1Mhz\(3) & ((\U5|count_1Mhz[2]~10\) # (GND)))
-- \U5|count_1Mhz[3]~12\ = CARRY((!\U5|count_1Mhz[2]~10\) # (!\U5|count_1Mhz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_1Mhz\(3),
	datad => VCC,
	cin => \U5|count_1Mhz[2]~10\,
	combout => \U5|count_1Mhz[3]~11_combout\,
	cout => \U5|count_1Mhz[3]~12\);

-- Location: LCCOMB_X58_Y2_N12
\U5|count_1Mhz[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[4]~13_combout\ = \U5|count_1Mhz[3]~12\ $ (!\U5|count_1Mhz\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U5|count_1Mhz\(4),
	cin => \U5|count_1Mhz[3]~12\,
	combout => \U5|count_1Mhz[4]~13_combout\);

-- Location: FF_X58_Y2_N13
\U5|count_1Mhz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[4]~13_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(4));

-- Location: LCCOMB_X58_Y2_N0
\U5|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan0~0_combout\ = (\U5|count_1Mhz\(3) & \U5|count_1Mhz\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|count_1Mhz\(3),
	datad => \U5|count_1Mhz\(4),
	combout => \U5|LessThan0~0_combout\);

-- Location: FF_X58_Y2_N5
\U5|count_1Mhz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[0]~5_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(0));

-- Location: LCCOMB_X58_Y2_N8
\U5|count_1Mhz[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|count_1Mhz[2]~9_combout\ = (\U5|count_1Mhz\(2) & (\U5|count_1Mhz[1]~8\ $ (GND))) # (!\U5|count_1Mhz\(2) & (!\U5|count_1Mhz[1]~8\ & VCC))
-- \U5|count_1Mhz[2]~10\ = CARRY((\U5|count_1Mhz\(2) & !\U5|count_1Mhz[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U5|count_1Mhz\(2),
	datad => VCC,
	cin => \U5|count_1Mhz[1]~8\,
	combout => \U5|count_1Mhz[2]~9_combout\,
	cout => \U5|count_1Mhz[2]~10\);

-- Location: FF_X58_Y2_N9
\U5|count_1Mhz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[2]~9_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(2));

-- Location: FF_X58_Y2_N11
\U5|count_1Mhz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|count_1Mhz[3]~11_combout\,
	sclr => \U5|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|count_1Mhz\(3));

-- Location: LCCOMB_X58_Y2_N26
\U5|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|LessThan1~0_combout\ = (\U5|count_1Mhz\(4)) # ((\U5|count_1Mhz\(3) & \U5|count_1Mhz\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U5|count_1Mhz\(4),
	datab => \U5|count_1Mhz\(3),
	datac => \U5|count_1Mhz\(2),
	combout => \U5|LessThan1~0_combout\);

-- Location: FF_X58_Y2_N27
\U5|clock_1Mhz_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_1Mhz_int~q\);

-- Location: LCCOMB_X58_Y2_N14
\U5|clock_1MHz~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U5|clock_1MHz~feeder_combout\ = \U5|clock_1Mhz_int~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U5|clock_1Mhz_int~q\,
	combout => \U5|clock_1MHz~feeder_combout\);

-- Location: FF_X58_Y2_N15
\U5|clock_1MHz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_25Mhz_int~clkctrl_outclk\,
	d => \U5|clock_1MHz~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U5|clock_1MHz~q\);

-- Location: CLKCTRL_G17
\U5|clock_1MHz~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U5|clock_1MHz~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U5|clock_1MHz~clkctrl_outclk\);

-- Location: FF_X52_Y45_N17
\U1|U1|M2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~46_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(0));

-- Location: FF_X52_Y44_N31
\U1|U1|IR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(0));

-- Location: LCCOMB_X52_Y44_N30
\U1|U1|IR~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~11_combout\ = (\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~74_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	datac => \U1|U1|IR\(0),
	datad => \U1|U1|LoadIR~q\,
	combout => \U1|U1|IR~11_combout\);

-- Location: LCCOMB_X59_Y38_N0
\U1|U1|LoadSP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|LoadSP~0_combout\ = (\U1|U1|Equal15~0_combout\ & (\U1|U1|IR~12_combout\ & \U1|U1|IR~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Equal15~0_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|IR~11_combout\,
	combout => \U1|U1|LoadSP~0_combout\);

-- Location: FF_X59_Y38_N1
\U1|U1|LoadSP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|LoadSP~0_combout\,
	sclr => \U1|U1|ALT_INV_state.decode~q\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadSP~q\);

-- Location: FF_X60_Y38_N1
\U1|U1|SP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(0));

-- Location: LCCOMB_X58_Y38_N18
\U1|U1|SP~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~8_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(0))) # (!\U1|U1|LoadSP~q\ & ((\U1|U1|SP\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(0),
	datac => \U1|U1|LoadSP~q\,
	datad => \U1|U1|SP\(0),
	combout => \U1|U1|SP~8_combout\);

-- Location: LCCOMB_X61_Y38_N0
\U1|U1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~0_combout\ = (\U1|U1|IncSP~q\ & (\U1|U1|SP~8_combout\ $ (VCC))) # (!\U1|U1|IncSP~q\ & (\U1|U1|SP~8_combout\ & VCC))
-- \U1|U1|Add1~1\ = CARRY((\U1|U1|IncSP~q\ & \U1|U1|SP~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IncSP~q\,
	datab => \U1|U1|SP~8_combout\,
	datad => VCC,
	combout => \U1|U1|Add1~0_combout\,
	cout => \U1|U1|Add1~1\);

-- Location: LCCOMB_X60_Y38_N0
\U1|U1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~0_combout\ = (\U1|U1|DecSP~q\ & (\U1|U1|Add1~0_combout\ $ (VCC))) # (!\U1|U1|DecSP~q\ & (\U1|U1|Add1~0_combout\ & VCC))
-- \U1|U1|Add2~1\ = CARRY((\U1|U1|DecSP~q\ & \U1|U1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~0_combout\,
	datad => VCC,
	combout => \U1|U1|Add2~0_combout\,
	cout => \U1|U1|Add2~1\);

-- Location: LCCOMB_X61_Y41_N10
\U1|U1|M2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~43_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & (\U1|U1|M2\(0))) # (!\U1|U1|M2~5_combout\ & ((\U1|U1|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|M2\(0),
	datac => \U1|U1|Add2~0_combout\,
	datad => \U1|U1|selM2\(2),
	combout => \U1|U1|M2~43_combout\);

-- Location: LCCOMB_X56_Y48_N28
\U1|U1|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~4_combout\ = (!\U1|U1|IR~7_combout\ & (\U1|U1|OP[2]~0_combout\ & (!\U1|U1|IR~6_combout\ & !\U1|U1|IR~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datab => \U1|U1|OP[2]~0_combout\,
	datac => \U1|U1|IR~6_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|process_0~4_combout\);

-- Location: LCCOMB_X56_Y48_N24
\U1|U1|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~5_combout\ = (\U1|U1|process_0~4_combout\ & (\U1|U1|IR~4_combout\ & !\U1|U1|IR~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|process_0~4_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|process_0~5_combout\);

-- Location: FF_X52_Y45_N15
\U1|U1|reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][0]~43_combout\,
	asdata => \U1|U1|reg~428_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][0]~q\);

-- Location: LCCOMB_X52_Y45_N14
\U1|U1|reg[3][0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][0]~43_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][0]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[3][0]~43_combout\);

-- Location: LCCOMB_X57_Y43_N4
\U1|U1|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~1_combout\ = (\U1|U1|IR~2_combout\ & (!\U1|U1|IR~0_combout\ & !\U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~1_combout\);

-- Location: LCCOMB_X56_Y43_N8
\U1|U1|reg~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~167_combout\ = ((\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~3_combout\))) # (!\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~1_combout\))) # (!\U1|U1|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux0~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux0~3_combout\,
	datad => \U1|U1|Decoder0~1_combout\,
	combout => \U1|U1|reg~167_combout\);

-- Location: LCCOMB_X53_Y44_N0
\U1|U1|Equal28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal28~4_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => \U1|U1|IR\(6),
	combout => \U1|U1|Equal28~4_combout\);

-- Location: LCCOMB_X53_Y45_N0
\U1|U1|reg~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~420_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Decoder0~1_combout\) # (\U1|U1|Equal28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|Decoder0~1_combout\,
	datad => \U1|U1|Equal28~4_combout\,
	combout => \U1|U1|reg~420_combout\);

-- Location: FF_X58_Y45_N19
\U1|U1|IR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(4));

-- Location: LCCOMB_X58_Y45_N18
\U1|U1|IR~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~8_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(4),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	combout => \U1|U1|IR~8_combout\);

-- Location: LCCOMB_X58_Y40_N0
\U1|U1|reg~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~404_combout\ = (!\U1|U1|IR~10_combout\ & ((\U1|U1|reg~403_combout\ & ((\U1|U1|X[0]~15_combout\))) # (!\U1|U1|reg~403_combout\ & (\U1|U1|IR~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~403_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|IR~8_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|reg~404_combout\);

-- Location: LCCOMB_X57_Y43_N8
\U1|U1|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~6_combout\ = (\U1|U1|IR~0_combout\ & (!\U1|U1|IR~2_combout\ & !\U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~6_combout\);

-- Location: LCCOMB_X56_Y42_N4
\U1|U1|reg~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~172_combout\ = ((\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~3_combout\)) # (!\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~1_combout\)))) # (!\U1|U1|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux0~3_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux0~1_combout\,
	datad => \U1|U1|Decoder0~6_combout\,
	combout => \U1|U1|reg~172_combout\);

-- Location: LCCOMB_X59_Y45_N30
\U1|U1|reg~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~489_combout\ = (\U1|U1|IR~8_combout\ & (!\U1|U1|IR~9_combout\ & !\U1|U1|IR~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|IR~10_combout\,
	combout => \U1|U1|reg~489_combout\);

-- Location: LCCOMB_X55_Y40_N0
\U1|U1|reg~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~522_combout\ = (\U1|U1|reg[4][15]~126_combout\ & (((!\U1|U1|Decoder0~6_combout\ & \U1|U1|reg~489_combout\)) # (!\U1|U1|reg~521_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~521_combout\,
	datab => \U1|U1|reg[4][15]~126_combout\,
	datac => \U1|U1|Decoder0~6_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~522_combout\);

-- Location: FF_X59_Y43_N11
\U1|U1|IR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(3));

-- Location: LCCOMB_X59_Y43_N10
\U1|U1|IR~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~14_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(3),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	combout => \U1|U1|IR~14_combout\);

-- Location: LCCOMB_X53_Y47_N14
\U1|U1|reg~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~496_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|IR~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|IR~10_combout\,
	combout => \U1|U1|reg~496_combout\);

-- Location: LCCOMB_X55_Y44_N20
\U1|U1|ShiftLeft1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~17_combout\ = (\U1|U1|IR~14_combout\) # ((\U1|U1|IR~12_combout\ & !\U1|U1|IR~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|ShiftLeft1~17_combout\);

-- Location: LCCOMB_X56_Y41_N12
\U1|U1|ShiftLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~5_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|X[6]~9_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[6]~9_combout\,
	datab => \U1|U1|IR~12_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X54_Y42_N22
\U1|U1|reg~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~533_combout\ = (((\U1|U1|IR~0_combout\) # (!\U1|U1|reg~174_combout\)) # (!\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~533_combout\);

-- Location: LCCOMB_X53_Y44_N6
\U1|U1|reg~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~529_combout\ = ((\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(6))))) # (!\U1|U1|IR~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datad => \U1|U1|IR\(6),
	combout => \U1|U1|reg~529_combout\);

-- Location: LCCOMB_X54_Y42_N12
\U1|U1|reg~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~530_combout\ = (\U1|U1|IR~2_combout\) # (((\U1|U1|IR~0_combout\) # (!\U1|U1|reg~174_combout\)) # (!\U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~530_combout\);

-- Location: LCCOMB_X57_Y43_N28
\U1|U1|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~4_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|IR~2_combout\ & !\U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~4_combout\);

-- Location: LCCOMB_X56_Y43_N14
\U1|U1|reg~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~170_combout\ = ((\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~3_combout\))) # (!\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~1_combout\))) # (!\U1|U1|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux0~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux0~3_combout\,
	datad => \U1|U1|Decoder0~4_combout\,
	combout => \U1|U1|reg~170_combout\);

-- Location: LCCOMB_X54_Y45_N26
\U1|U1|reg~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~534_combout\ = (\U1|U1|IR~1_combout\) # (((!\U1|U1|reg~174_combout\) # (!\U1|U1|IR~0_combout\)) # (!\U1|U1|IR~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~534_combout\);

-- Location: LCCOMB_X61_Y46_N2
\U1|U1|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~2_combout\ = (\U1|U1|process_0~0_combout\ & \U1|U1|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|process_0~0_combout\,
	datac => \U1|U1|process_0~1_combout\,
	combout => \U1|U1|process_0~2_combout\);

-- Location: LCCOMB_X59_Y40_N26
\U1|U1|reg~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~194_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|process_0~2_combout\)) # (!\U1|U1|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|Decoder0~4_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~194_combout\);

-- Location: LCCOMB_X59_Y46_N8
\U1|U1|reg~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~434_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (((\U1|U1|reg~194_combout\)))) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~534_combout\ & (\U1|U1|reg~194_combout\)) # (!\U1|U1|reg~534_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~26_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|reg~194_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~434_combout\);

-- Location: LCCOMB_X52_Y44_N22
\U1|U1|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~29_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|LoadIR~q\ & ((!\U2|altsyncram_component|auto_generated|mux2|_~74_combout\))) # (!\U1|U1|LoadIR~q\ & (!\U1|U1|IR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(0),
	datab => \U1|U1|LoadIR~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|ShiftRight0~29_combout\);

-- Location: LCCOMB_X58_Y44_N28
\U1|U1|ShiftLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~2_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[1]~14_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[3]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[1]~14_combout\,
	datad => \U1|U1|X[3]~12_combout\,
	combout => \U1|U1|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X58_Y44_N8
\U1|U1|ShiftLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~4_combout\ = (\U1|U1|ShiftLeft0~2_combout\) # ((\U1|U1|ShiftLeft0~3_combout\ & !\U1|U1|IR~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~3_combout\,
	datab => \U1|U1|IR~11_combout\,
	datad => \U1|U1|ShiftLeft0~2_combout\,
	combout => \U1|U1|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X59_Y43_N18
\U1|U1|ShiftLeft1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~19_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|X[0]~15_combout\) # ((!\U1|U1|ShiftRight0~29_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|X[0]~15_combout\,
	datac => \U1|U1|ShiftRight0~29_combout\,
	datad => \U1|U1|ShiftLeft0~4_combout\,
	combout => \U1|U1|ShiftLeft1~19_combout\);

-- Location: LCCOMB_X59_Y43_N26
\U1|U1|ShiftLeft1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~33_combout\ = (\U1|U1|ShiftLeft1~19_combout\) # ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(3),
	datab => \U1|U1|LoadIR~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datad => \U1|U1|ShiftLeft1~19_combout\,
	combout => \U1|U1|ShiftLeft1~33_combout\);

-- Location: LCCOMB_X54_Y45_N0
\U1|U1|reg~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~185_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|process_0~2_combout\)) # (!\U1|U1|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|Decoder0~1_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~185_combout\);

-- Location: LCCOMB_X54_Y45_N30
\U1|U1|reg~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~531_combout\ = (\U1|U1|IR~1_combout\) # (((\U1|U1|IR~0_combout\) # (!\U1|U1|reg~174_combout\)) # (!\U1|U1|IR~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~531_combout\);

-- Location: LCCOMB_X59_Y43_N6
\U1|U1|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~20_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|X[0]~15_combout\ & (\U1|U1|ShiftRight0~29_combout\))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|X[0]~15_combout\,
	datac => \U1|U1|ShiftRight0~29_combout\,
	datad => \U1|U1|ShiftLeft0~4_combout\,
	combout => \U1|U1|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X59_Y43_N4
\U1|U1|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~30_combout\ = (\U1|U1|ShiftLeft0~20_combout\ & ((\U1|U1|LoadIR~q\ & ((!\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadIR~q\ & (!\U1|U1|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(3),
	datab => \U1|U1|LoadIR~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datad => \U1|U1|ShiftLeft0~20_combout\,
	combout => \U1|U1|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X56_Y41_N16
\U1|U1|RotateRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~8_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[9]~7_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[8]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[9]~7_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|RotateRight0~8_combout\);

-- Location: FF_X47_Y43_N19
\U1|U1|M2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~15_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(11));

-- Location: LCCOMB_X61_Y41_N26
\U1|U1|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector23~2_combout\ = (!\U1|U1|state.exec~q\ & (\U1|U1|state.decode~q\ & (!\U1|U1|M4[15]~24_combout\ & \U1|U1|selM2[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.exec~q\,
	datab => \U1|U1|state.decode~q\,
	datac => \U1|U1|M4[15]~24_combout\,
	datad => \U1|U1|selM2[2]~3_combout\,
	combout => \U1|U1|Selector23~2_combout\);

-- Location: LCCOMB_X57_Y39_N18
\U1|U1|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector23~1_combout\ = (\U1|U1|Selector23~0_combout\) # ((!\U1|U1|selM2\(0) & ((\U1|U1|state.exec~q\) # (!\U1|U1|state.decode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U1|U1|state.exec~q\,
	datac => \U1|U1|state.decode~q\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector23~1_combout\);

-- Location: LCCOMB_X57_Y39_N26
\U1|U1|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector23~3_combout\ = (!\U1|U1|Selector23~1_combout\ & (((\U1|U1|Selector19~0_combout\ & \U1|U1|selM2\(0))) # (!\U1|U1|Selector23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~0_combout\,
	datab => \U1|U1|Selector23~2_combout\,
	datac => \U1|U1|selM2\(0),
	datad => \U1|U1|Selector23~1_combout\,
	combout => \U1|U1|Selector23~3_combout\);

-- Location: FF_X57_Y39_N27
\U1|U1|selM2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector23~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|selM2\(0));

-- Location: LCCOMB_X52_Y40_N22
\U1|U1|M2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~2_combout\ = (\U1|U1|selM2\(2)) # ((!\U1|U1|selM2\(0) & !\U1|U1|selM2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|selM2\(0),
	datad => \U1|U1|selM2\(1),
	combout => \U1|U1|M2~2_combout\);

-- Location: LCCOMB_X52_Y40_N28
\U1|U1|M2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~1_combout\ = (\U1|U1|selM2\(2)) # ((\U1|U1|selM2\(0) & \U1|U1|selM2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|selM2\(0),
	datad => \U1|U1|selM2\(1),
	combout => \U1|U1|M2~1_combout\);

-- Location: LCCOMB_X56_Y48_N10
\U1|U1|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~1_combout\ = (\U1|U1|IR~4_combout\ & (((\U1|U1|process_0~4_combout\) # (\U1|U1|IR~5_combout\)))) # (!\U1|U1|IR~4_combout\ & ((\U1|U1|process_0~3_combout\) # ((!\U1|U1|IR~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~4_combout\,
	datab => \U1|U1|process_0~3_combout\,
	datac => \U1|U1|process_0~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|Selector19~1_combout\);

-- Location: LCCOMB_X59_Y45_N2
\U1|U1|reg~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~176_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\) # (\U1|U1|IR~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|IR~10_combout\,
	combout => \U1|U1|reg~176_combout\);

-- Location: LCCOMB_X59_Y43_N14
\U1|U1|reg~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~538_combout\ = (\U1|U1|reg~529_combout\) # ((\U1|U1|LoadIR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~64_combout\)) # (!\U1|U1|LoadIR~q\ & ((\U1|U1|IR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|reg~529_combout\,
	datad => \U1|U1|IR\(3),
	combout => \U1|U1|reg~538_combout\);

-- Location: LCCOMB_X53_Y41_N16
\U1|U1|RotateLeft0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~1_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[9]~7_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[10]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[9]~7_combout\,
	datad => \U1|U1|X[10]~6_combout\,
	combout => \U1|U1|RotateLeft0~1_combout\);

-- Location: LCCOMB_X54_Y45_N14
\U1|U1|reg~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~537_combout\ = (((!\U1|U1|reg~174_combout\) # (!\U1|U1|IR~0_combout\)) # (!\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~537_combout\);

-- Location: LCCOMB_X58_Y44_N14
\U1|U1|RotateLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~38_combout\ = (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|ShiftLeft0~3_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|ShiftLeft0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|ShiftLeft0~9_combout\,
	datad => \U1|U1|ShiftLeft0~3_combout\,
	combout => \U1|U1|RotateLeft0~38_combout\);

-- Location: LCCOMB_X55_Y44_N28
\U1|U1|ShiftLeft1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~22_combout\ = (\U1|U1|RotateLeft0~38_combout\) # ((\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\) # (\U1|U1|RotateLeft0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~38_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|ShiftLeft1~22_combout\);

-- Location: LCCOMB_X59_Y43_N30
\U1|U1|ShiftLeft1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~34_combout\ = (\U1|U1|ShiftLeft1~22_combout\) # ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(3),
	datab => \U1|U1|LoadIR~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datad => \U1|U1|ShiftLeft1~22_combout\,
	combout => \U1|U1|ShiftLeft1~34_combout\);

-- Location: LCCOMB_X52_Y44_N28
\U1|U1|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~24_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~38_combout\) # ((\U1|U1|ShiftRight0~28_combout\ & \U1|U1|RotateLeft0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~28_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~10_combout\,
	datad => \U1|U1|RotateLeft0~38_combout\,
	combout => \U1|U1|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X60_Y42_N20
\U1|U1|reg~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~361_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~537_combout\) # ((\U1|U1|ShiftLeft1~34_combout\)))) # (!\U1|U1|reg~203_combout\ & (!\U1|U1|reg~537_combout\ & ((\U1|U1|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~203_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~361_combout\);

-- Location: LCCOMB_X60_Y42_N30
\U1|U1|reg~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~362_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~361_combout\ & ((\U1|U1|reg[7][5]~87_combout\))) # (!\U1|U1|reg~361_combout\ & (\U1|U1|reg~346_combout\)))) # (!\U1|U1|reg~537_combout\ & (((\U1|U1|reg~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~346_combout\,
	datab => \U1|U1|reg[7][5]~87_combout\,
	datac => \U1|U1|reg~537_combout\,
	datad => \U1|U1|reg~361_combout\,
	combout => \U1|U1|reg~362_combout\);

-- Location: FF_X60_Y42_N15
\U1|U1|reg[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][5]~87_combout\,
	asdata => \U1|U1|reg~362_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][5]~q\);

-- Location: LCCOMB_X55_Y44_N24
\U1|U1|RotateLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~37_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~12_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~12_combout\,
	datad => \U1|U1|ShiftLeft0~13_combout\,
	combout => \U1|U1|RotateLeft0~37_combout\);

-- Location: LCCOMB_X58_Y43_N18
\U1|U1|RotateLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~9_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[14]~2_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[14]~2_combout\,
	datad => \U1|U1|X[15]~1_combout\,
	combout => \U1|U1|RotateLeft0~9_combout\);

-- Location: LCCOMB_X55_Y44_N0
\U1|U1|RotateLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~11_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateLeft0~9_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~9_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|RotateLeft0~11_combout\);

-- Location: LCCOMB_X55_Y44_N26
\U1|U1|RotateLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~39_combout\ = (\U1|U1|RotateLeft0~38_combout\) # ((\U1|U1|IR~13_combout\ & \U1|U1|RotateLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~38_combout\,
	datad => \U1|U1|RotateLeft0~11_combout\,
	combout => \U1|U1|RotateLeft0~39_combout\);

-- Location: LCCOMB_X52_Y44_N18
\U1|U1|RotateLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~40_combout\ = (\U1|U1|RotateLeft0~37_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~37_combout\,
	datad => \U1|U1|RotateLeft0~39_combout\,
	combout => \U1|U1|RotateLeft0~40_combout\);

-- Location: LCCOMB_X56_Y44_N22
\U1|U1|RotateRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~13_combout\ = (\U1|U1|RotateRight0~11_combout\) # ((\U1|U1|IR~12_combout\ & \U1|U1|RotateRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~11_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|RotateRight0~12_combout\,
	combout => \U1|U1|RotateRight0~13_combout\);

-- Location: FF_X54_Y39_N15
\U1|U1|M2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~30_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(6));

-- Location: LCCOMB_X54_Y45_N16
\U1|U1|reg~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~200_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|Decoder0~6_combout\)) # (!\U1|U1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg~174_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|Decoder0~6_combout\,
	combout => \U1|U1|reg~200_combout\);

-- Location: LCCOMB_X58_Y43_N16
\U1|U1|ShiftLeft1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~12_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[1]~14_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[2]~13_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[1]~14_combout\,
	combout => \U1|U1|ShiftLeft1~12_combout\);

-- Location: LCCOMB_X58_Y43_N26
\U1|U1|ShiftLeft1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~13_combout\ = (\U1|U1|ShiftLeft1~12_combout\) # ((\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\) # (\U1|U1|X[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|ShiftLeft1~12_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|ShiftLeft1~13_combout\);

-- Location: LCCOMB_X55_Y39_N8
\U1|U1|ShiftLeft1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~21_combout\ = (\U1|U1|IR~14_combout\) # ((\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft1~13_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|ShiftLeft1~13_combout\,
	combout => \U1|U1|ShiftLeft1~21_combout\);

-- Location: LCCOMB_X54_Y45_N20
\U1|U1|reg~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~536_combout\ = (\U1|U1|IR~1_combout\) # ((\U1|U1|IR~2_combout\) # ((!\U1|U1|reg~174_combout\) # (!\U1|U1|IR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~536_combout\);

-- Location: LCCOMB_X52_Y44_N26
\U1|U1|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~27_combout\ = (\U1|U1|IR~12_combout\) # ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U1|U1|IR\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|ShiftRight0~27_combout\);

-- Location: LCCOMB_X55_Y43_N28
\U1|U1|RotateRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~6_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[15]~1_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|X[15]~1_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[14]~2_combout\,
	combout => \U1|U1|RotateRight0~6_combout\);

-- Location: LCCOMB_X55_Y43_N8
\U1|U1|reg~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~325_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~176_combout\)))) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|ShiftRight0~27_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|ShiftRight0~27_combout\ & ((\U1|U1|RotateRight0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|ShiftRight0~27_combout\,
	datac => \U1|U1|reg~176_combout\,
	datad => \U1|U1|RotateRight0~6_combout\,
	combout => \U1|U1|reg~325_combout\);

-- Location: LCCOMB_X58_Y43_N12
\U1|U1|RotateLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~22_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[15]~1_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[15]~1_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|RotateLeft0~22_combout\);

-- Location: LCCOMB_X58_Y41_N8
\U1|U1|RotateLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~36_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|RotateLeft0~22_combout\) # (\U1|U1|ShiftLeft1~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~17_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~22_combout\,
	datad => \U1|U1|ShiftLeft1~12_combout\,
	combout => \U1|U1|RotateLeft0~36_combout\);

-- Location: LCCOMB_X56_Y45_N20
\U1|U1|RotateLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~19_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[11]~5_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[12]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[11]~5_combout\,
	datad => \U1|U1|X[12]~4_combout\,
	combout => \U1|U1|RotateLeft0~19_combout\);

-- Location: LCCOMB_X55_Y43_N26
\U1|U1|RotateLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~20_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[13]~3_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[13]~3_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[14]~2_combout\,
	combout => \U1|U1|RotateLeft0~20_combout\);

-- Location: LCCOMB_X53_Y41_N2
\U1|U1|RotateLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~14_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[7]~8_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[8]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[7]~8_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|RotateLeft0~14_combout\);

-- Location: LCCOMB_X53_Y41_N20
\U1|U1|RotateLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~15_combout\ = (\U1|U1|RotateLeft0~14_combout\) # ((\U1|U1|RotateLeft0~1_combout\ & !\U1|U1|IR~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RotateLeft0~1_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|RotateLeft0~14_combout\,
	combout => \U1|U1|RotateLeft0~15_combout\);

-- Location: LCCOMB_X58_Y41_N6
\U1|U1|RotateLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~35_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|RotateLeft0~15_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~19_combout\) # ((\U1|U1|RotateLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|RotateLeft0~19_combout\,
	datac => \U1|U1|RotateLeft0~20_combout\,
	datad => \U1|U1|RotateLeft0~15_combout\,
	combout => \U1|U1|RotateLeft0~35_combout\);

-- Location: LCCOMB_X58_Y41_N18
\U1|U1|reg~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~326_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|reg~325_combout\) # ((\U1|U1|RotateLeft0~35_combout\)))) # (!\U1|U1|IR~14_combout\ & (!\U1|U1|reg~325_combout\ & (\U1|U1|RotateLeft0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|reg~325_combout\,
	datac => \U1|U1|RotateLeft0~36_combout\,
	datad => \U1|U1|RotateLeft0~35_combout\,
	combout => \U1|U1|reg~326_combout\);

-- Location: LCCOMB_X58_Y43_N6
\U1|U1|ShiftRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~19_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[15]~1_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[14]~2_combout\,
	datad => \U1|U1|X[15]~1_combout\,
	combout => \U1|U1|ShiftRight0~19_combout\);

-- Location: LCCOMB_X58_Y44_N4
\U1|U1|RotateRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~4_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[3]~12_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[3]~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[2]~13_combout\,
	combout => \U1|U1|RotateRight0~4_combout\);

-- Location: LCCOMB_X57_Y44_N0
\U1|U1|RotateRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~26_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~1_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~1_combout\,
	datab => \U1|U1|IR~12_combout\,
	datad => \U1|U1|RotateRight0~4_combout\,
	combout => \U1|U1|RotateRight0~26_combout\);

-- Location: LCCOMB_X57_Y44_N8
\U1|U1|RotateRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~45_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|RotateRight0~26_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~28_combout\) # ((\U1|U1|ShiftRight0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~28_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|ShiftRight0~19_combout\,
	datad => \U1|U1|RotateRight0~26_combout\,
	combout => \U1|U1|RotateRight0~45_combout\);

-- Location: LCCOMB_X58_Y40_N4
\U1|U1|reg~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~327_combout\ = (\U1|U1|reg~529_combout\ & ((!\U1|U1|reg~325_combout\) # (!\U1|U1|RotateRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|RotateRight0~45_combout\,
	datad => \U1|U1|reg~325_combout\,
	combout => \U1|U1|reg~327_combout\);

-- Location: LCCOMB_X55_Y43_N22
\U1|U1|RotateRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~7_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[13]~3_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[12]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[13]~3_combout\,
	datad => \U1|U1|X[12]~4_combout\,
	combout => \U1|U1|RotateRight0~7_combout\);

-- Location: LCCOMB_X56_Y44_N0
\U1|U1|RotateRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~44_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~7_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateRight0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~7_combout\,
	datad => \U1|U1|RotateRight0~9_combout\,
	combout => \U1|U1|RotateRight0~44_combout\);

-- Location: LCCOMB_X53_Y41_N22
\U1|U1|RotateRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~24_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|X[9]~7_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|X[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[7]~8_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|X[9]~7_combout\,
	combout => \U1|U1|RotateRight0~24_combout\);

-- Location: LCCOMB_X56_Y41_N0
\U1|U1|RotateRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~23_combout\ = (!\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & ((\U1|U1|X[8]~0_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|X[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[6]~9_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|RotateRight0~23_combout\);

-- Location: LCCOMB_X56_Y41_N18
\U1|U1|RotateRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~25_combout\ = (\U1|U1|RotateRight0~23_combout\) # ((\U1|U1|IR~11_combout\ & \U1|U1|RotateRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|RotateRight0~24_combout\,
	datad => \U1|U1|RotateRight0~23_combout\,
	combout => \U1|U1|RotateRight0~25_combout\);

-- Location: LCCOMB_X58_Y40_N10
\U1|U1|ShiftRight1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~11_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~44_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~44_combout\,
	datad => \U1|U1|RotateRight0~25_combout\,
	combout => \U1|U1|ShiftRight1~11_combout\);

-- Location: LCCOMB_X58_Y41_N28
\U1|U1|reg~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~328_combout\ = (\U1|U1|reg~325_combout\ & ((\U1|U1|ShiftRight1~11_combout\) # ((\U1|U1|reg~326_combout\ & !\U1|U1|reg~327_combout\)))) # (!\U1|U1|reg~325_combout\ & ((\U1|U1|reg~327_combout\ & (\U1|U1|reg~326_combout\)) # 
-- (!\U1|U1|reg~327_combout\ & ((\U1|U1|ShiftRight1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~325_combout\,
	datab => \U1|U1|reg~326_combout\,
	datac => \U1|U1|reg~327_combout\,
	datad => \U1|U1|ShiftRight1~11_combout\,
	combout => \U1|U1|reg~328_combout\);

-- Location: LCCOMB_X58_Y43_N2
\U1|U1|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~15_combout\ = (\U1|U1|ShiftLeft1~12_combout\) # ((!\U1|U1|IR~11_combout\ & (\U1|U1|IR~12_combout\ & \U1|U1|X[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|ShiftLeft1~12_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X58_Y41_N30
\U1|U1|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~23_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~15_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|ShiftLeft0~15_combout\,
	combout => \U1|U1|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X54_Y39_N24
\U1|U1|reg~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~341_combout\ = (\U1|U1|reg~200_combout\ & (\U1|U1|reg~536_combout\)) # (!\U1|U1|reg~200_combout\ & ((\U1|U1|reg~536_combout\ & (\U1|U1|reg~328_combout\)) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|ShiftLeft0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|reg~328_combout\,
	datad => \U1|U1|ShiftLeft0~23_combout\,
	combout => \U1|U1|reg~341_combout\);

-- Location: LCCOMB_X54_Y39_N18
\U1|U1|reg~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~342_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~341_combout\ & (\U1|U1|reg[4][6]~94_combout\)) # (!\U1|U1|reg~341_combout\ & ((\U1|U1|ShiftLeft1~21_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][6]~94_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft1~21_combout\,
	datad => \U1|U1|reg~341_combout\,
	combout => \U1|U1|reg~342_combout\);

-- Location: FF_X54_Y39_N29
\U1|U1|reg[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][6]~94_combout\,
	asdata => \U1|U1|reg~342_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][6]~q\);

-- Location: LCCOMB_X54_Y39_N28
\U1|U1|reg[4][6]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][6]~94_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][6]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~30_combout\,
	datac => \U1|U1|reg[4][6]~q\,
	datad => \U1|U1|reg~172_combout\,
	combout => \U1|U1|reg[4][6]~94_combout\);

-- Location: LCCOMB_X54_Y39_N20
\U1|U1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux10~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg[5][6]~93_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[4][6]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[4][6]~94_combout\,
	datad => \U1|U1|reg[5][6]~93_combout\,
	combout => \U1|U1|Mux10~0_combout\);

-- Location: LCCOMB_X57_Y43_N26
\U1|U1|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~7_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|IR~2_combout\ & \U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~7_combout\);

-- Location: LCCOMB_X56_Y42_N22
\U1|U1|reg~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~173_combout\ = ((\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~3_combout\))) # (!\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~1_combout\))) # (!\U1|U1|Decoder0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux0~1_combout\,
	datab => \U1|U1|Mux0~3_combout\,
	datac => \U1|U1|Decoder0~7_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|reg~173_combout\);

-- Location: LCCOMB_X59_Y40_N20
\U1|U1|reg~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~203_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|Decoder0~7_combout\)) # (!\U1|U1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|process_0~2_combout\,
	datac => \U1|U1|Decoder0~7_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~203_combout\);

-- Location: LCCOMB_X55_Y39_N16
\U1|U1|reg~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~343_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~203_combout\) # ((\U1|U1|reg~328_combout\)))) # (!\U1|U1|reg~537_combout\ & (!\U1|U1|reg~203_combout\ & (\U1|U1|ShiftLeft0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft0~23_combout\,
	datad => \U1|U1|reg~328_combout\,
	combout => \U1|U1|reg~343_combout\);

-- Location: LCCOMB_X55_Y39_N26
\U1|U1|reg~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~344_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~343_combout\ & (\U1|U1|reg[7][6]~95_combout\)) # (!\U1|U1|reg~343_combout\ & ((\U1|U1|ShiftLeft1~21_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][6]~95_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft1~21_combout\,
	datad => \U1|U1|reg~343_combout\,
	combout => \U1|U1|reg~344_combout\);

-- Location: FF_X55_Y39_N11
\U1|U1|reg[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][6]~95_combout\,
	asdata => \U1|U1|reg~344_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][6]~q\);

-- Location: LCCOMB_X55_Y39_N10
\U1|U1|reg[7][6]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][6]~95_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][6]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][6]~q\,
	datad => \U1|U1|M2~30_combout\,
	combout => \U1|U1|reg[7][6]~95_combout\);

-- Location: LCCOMB_X54_Y39_N12
\U1|U1|reg~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~339_combout\ = (\U1|U1|reg~194_combout\ & (\U1|U1|reg~534_combout\)) # (!\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\ & (\U1|U1|reg~328_combout\)) # (!\U1|U1|reg~534_combout\ & ((\U1|U1|ShiftLeft0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|reg~328_combout\,
	datad => \U1|U1|ShiftLeft0~23_combout\,
	combout => \U1|U1|reg~339_combout\);

-- Location: LCCOMB_X54_Y39_N30
\U1|U1|reg~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~340_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~339_combout\ & (\U1|U1|reg[6][6]~92_combout\)) # (!\U1|U1|reg~339_combout\ & ((\U1|U1|ShiftLeft1~21_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg[6][6]~92_combout\,
	datac => \U1|U1|ShiftLeft1~21_combout\,
	datad => \U1|U1|reg~339_combout\,
	combout => \U1|U1|reg~340_combout\);

-- Location: FF_X54_Y39_N3
\U1|U1|reg[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][6]~92_combout\,
	asdata => \U1|U1|reg~340_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][6]~q\);

-- Location: LCCOMB_X54_Y39_N2
\U1|U1|reg[6][6]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][6]~92_combout\ = (\U1|U1|reg~170_combout\ & ((\U1|U1|reg[6][6]~q\))) # (!\U1|U1|reg~170_combout\ & (\U1|U1|M2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~30_combout\,
	datac => \U1|U1|reg[6][6]~q\,
	datad => \U1|U1|reg~170_combout\,
	combout => \U1|U1|reg[6][6]~92_combout\);

-- Location: LCCOMB_X55_Y39_N0
\U1|U1|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux10~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux10~0_combout\ & (\U1|U1|reg[7][6]~95_combout\)) # (!\U1|U1|Mux10~0_combout\ & ((\U1|U1|reg[6][6]~92_combout\))))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|Mux10~0_combout\,
	datac => \U1|U1|reg[7][6]~95_combout\,
	datad => \U1|U1|reg[6][6]~92_combout\,
	combout => \U1|U1|Mux10~1_combout\);

-- Location: LCCOMB_X55_Y39_N18
\U1|U1|M4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~32_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & ((\U1|U1|Mux10~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux10~3_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux10~1_combout\,
	datad => \U1|U1|process_0~5_combout\,
	combout => \U1|U1|M4~32_combout\);

-- Location: LCCOMB_X52_Y41_N12
\U1|U1|M4[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[6]~11_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~32_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux27~4_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|M4~32_combout\,
	combout => \U1|U1|M4[6]~11_combout\);

-- Location: LCCOMB_X61_Y41_N22
\U1|U1|M4[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~26_combout\ = (\U1|U1|process_0~6_combout\) # ((\U1|U1|M4[15]~25_combout\ & \U1|U1|selM2[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4[15]~25_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|selM2[2]~3_combout\,
	combout => \U1|U1|M4[15]~26_combout\);

-- Location: LCCOMB_X62_Y46_N28
\U1|U1|M4[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~29_combout\ = (\U1|U1|Equal18~4_combout\) # ((\U1|U1|Equal15~0_combout\ & ((\U1|U1|IR~12_combout\) # (!\U1|U1|IR~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal18~4_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|Equal15~0_combout\,
	combout => \U1|U1|M4[15]~29_combout\);

-- Location: LCCOMB_X62_Y46_N0
\U1|U1|Equal47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal47~0_combout\ = (!\U1|U1|IR~3_combout\ & (!\U1|U1|OP[2]~0_combout\ & !\U1|U1|IR~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~3_combout\,
	datac => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|IR~6_combout\,
	combout => \U1|U1|Equal47~0_combout\);

-- Location: LCCOMB_X62_Y46_N18
\U1|U1|M4[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~28_combout\ = (\U1|U1|Equal20~4_combout\ & ((\U1|U1|IR~7_combout\) # (!\U1|U1|Equal47~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal20~4_combout\,
	datad => \U1|U1|Equal47~0_combout\,
	combout => \U1|U1|M4[15]~28_combout\);

-- Location: LCCOMB_X62_Y46_N6
\U1|U1|M4[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~30_combout\ = (\U1|U1|Y[11]~0_combout\ & ((\U1|U1|M4[15]~27_combout\) # ((\U1|U1|M4[15]~29_combout\) # (\U1|U1|M4[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4[15]~27_combout\,
	datab => \U1|U1|M4[15]~29_combout\,
	datac => \U1|U1|Y[11]~0_combout\,
	datad => \U1|U1|M4[15]~28_combout\,
	combout => \U1|U1|M4[15]~30_combout\);

-- Location: FF_X52_Y41_N13
\U1|U1|M4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[6]~11_combout\,
	asdata => \U1|U1|X[6]~9_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(6));

-- Location: LCCOMB_X60_Y37_N2
\U1|U1|SP~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~2_combout\ = (\U1|U1|LoadSP~q\ & ((\U1|U1|M4\(6)))) # (!\U1|U1|LoadSP~q\ & (\U1|U1|SP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP\(6),
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(6),
	combout => \U1|U1|SP~2_combout\);

-- Location: LCCOMB_X58_Y42_N18
\U1|U1|reg~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~302_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~203_combout\) # ((\U1|U1|reg~287_combout\)))) # (!\U1|U1|reg~537_combout\ & (!\U1|U1|reg~203_combout\ & (\U1|U1|ShiftLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft0~30_combout\,
	datad => \U1|U1|reg~287_combout\,
	combout => \U1|U1|reg~302_combout\);

-- Location: LCCOMB_X58_Y42_N12
\U1|U1|reg~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~303_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~302_combout\ & (\U1|U1|reg[7][4]~79_combout\)) # (!\U1|U1|reg~302_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][4]~79_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft1~33_combout\,
	datad => \U1|U1|reg~302_combout\,
	combout => \U1|U1|reg~303_combout\);

-- Location: FF_X58_Y42_N21
\U1|U1|reg[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][4]~79_combout\,
	asdata => \U1|U1|reg~303_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][4]~q\);

-- Location: LCCOMB_X58_Y42_N20
\U1|U1|reg[7][4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][4]~79_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][4]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~22_combout\,
	datac => \U1|U1|reg[7][4]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][4]~79_combout\);

-- Location: FF_X52_Y40_N25
\U1|U1|M2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~22_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(4));

-- Location: LCCOMB_X47_Y40_N8
\U1|U1|M2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~5_combout\ = (\U1|U1|selM2\(1)) # (!\U1|U1|selM2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datad => \U1|U1|selM2\(0),
	combout => \U1|U1|M2~5_combout\);

-- Location: LCCOMB_X52_Y40_N18
\U1|U1|M2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~19_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & ((\U1|U1|M2\(4)))) # (!\U1|U1|M2~5_combout\ & (\U1|U1|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~8_combout\,
	datab => \U1|U1|M2\(4),
	datac => \U1|U1|M2~5_combout\,
	datad => \U1|U1|selM2\(2),
	combout => \U1|U1|M2~19_combout\);

-- Location: LCCOMB_X61_Y34_N24
\U3|U2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~4_combout\ = (\U3|U1|scan_code\(1)) # ((\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(6))) # (!\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~4_combout\);

-- Location: LCCOMB_X61_Y34_N8
\U3|U2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~0_combout\ = (\U3|U1|scan_code\(0)) # ((\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(1) $ (!\U3|U1|scan_code\(3)))) # (!\U3|U1|scan_code\(6) & ((\U3|U1|scan_code\(1)) # (\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y34_N26
\U3|U2|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~1_combout\ = (\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(1) & ((!\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(6) & ((\U3|U1|scan_code\(1)) # ((\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~1_combout\);

-- Location: LCCOMB_X61_Y34_N28
\U3|U2|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~2_combout\ = ((\U3|U1|scan_code\(6) & !\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~2_combout\);

-- Location: LCCOMB_X61_Y34_N6
\U3|U2|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~3_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(2)) # ((!\U3|U2|Mux3~1_combout\)))) # (!\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(2) & ((\U3|U2|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U2|Mux3~1_combout\,
	datad => \U3|U2|Mux3~2_combout\,
	combout => \U3|U2|Mux3~3_combout\);

-- Location: LCCOMB_X61_Y34_N2
\U3|U2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux3~3_combout\ & (\U3|U2|Mux3~4_combout\)) # (!\U3|U2|Mux3~3_combout\ & ((\U3|U2|Mux3~0_combout\))))) # (!\U3|U1|scan_code\(2) & (((\U3|U2|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U2|Mux3~4_combout\,
	datac => \U3|U2|Mux3~0_combout\,
	datad => \U3|U2|Mux3~3_combout\,
	combout => \U3|U2|Mux3~5_combout\);

-- Location: LCCOMB_X61_Y34_N12
\U3|U2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~6_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(4) $ (((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(3)))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~6_combout\);

-- Location: LCCOMB_X61_Y34_N22
\U3|U2|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~10_combout\ = (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(1) & !\U3|U1|scan_code\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(1),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux3~10_combout\);

-- Location: LCCOMB_X57_Y34_N18
\U3|U2|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~11_combout\ = (\U3|U2|Mux3~9_combout\ & (((!\U3|U2|Mux3~10_combout\)) # (!\U3|U1|scan_code\(6)))) # (!\U3|U2|Mux3~9_combout\ & (\U3|U1|scan_code\(6) & (!\U3|U2|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux3~9_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux3~6_combout\,
	datad => \U3|U2|Mux3~10_combout\,
	combout => \U3|U2|Mux3~11_combout\);

-- Location: LCCOMB_X55_Y34_N18
\U3|U2|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux3~12_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U1|scan_code\(5) & (\U3|U2|Mux3~5_combout\)) # (!\U3|U1|scan_code\(5) & ((\U3|U2|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U2|Mux3~5_combout\,
	datad => \U3|U2|Mux3~11_combout\,
	combout => \U3|U2|Mux3~12_combout\);

-- Location: LCCOMB_X55_Y36_N24
\U3|U2|bin_digit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~2_combout\ = (\U3|U2|Mux3~12_combout\) # (\U3|U2|cc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U2|Mux3~12_combout\,
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~2_combout\);

-- Location: FF_X55_Y36_N25
\U3|U2|bin_digit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(4));

-- Location: FF_X52_Y40_N7
\U1|U1|TECLADO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(4),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(4));

-- Location: LCCOMB_X48_Y37_N24
\U1|U2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal0~0_combout\ = (!\U1|U1|OP\(4) & \U1|U1|OP\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|OP\(4),
	datad => \U1|U1|OP\(5),
	combout => \U1|U2|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y46_N8
\U1|U1|OP[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP[2]~feeder_combout\ = \U1|U1|OP[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|OP[2]~0_combout\,
	combout => \U1|U1|OP[2]~feeder_combout\);

-- Location: LCCOMB_X61_Y46_N20
\U1|U1|Selector19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~10_combout\ = (\U1|U1|process_0~5_combout\) # ((\U1|U1|process_0~0_combout\ & (\U1|U1|IR~6_combout\ & \U1|U1|OP[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|process_0~5_combout\,
	datad => \U1|U1|OP[2]~0_combout\,
	combout => \U1|U1|Selector19~10_combout\);

-- Location: FF_X61_Y46_N9
\U1|U1|OP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|OP[2]~feeder_combout\,
	asdata => \U1|U1|process_0~6_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(2));

-- Location: LCCOMB_X48_Y37_N4
\U1|U2|RESULT[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]~1_combout\ = (\U1|U1|OP\(2) & ((\U1|U1|OP\(1)) # (!\U1|U1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|OP\(2),
	datad => \U1|U1|OP\(1),
	combout => \U1|U2|RESULT[15]~1_combout\);

-- Location: FF_X49_Y40_N1
\U1|U1|OP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|IR~7_combout\,
	sload => VCC,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(3));

-- Location: LCCOMB_X48_Y37_N10
\U1|U2|RESULT[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[12]~5_combout\ = (!\U1|U2|RESULT[15]~0_combout\ & (\U1|U2|Equal0~0_combout\ & (!\U1|U2|RESULT[15]~1_combout\ & !\U1|U1|OP\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~0_combout\,
	datab => \U1|U2|Equal0~0_combout\,
	datac => \U1|U2|RESULT[15]~1_combout\,
	datad => \U1|U1|OP\(3),
	combout => \U1|U2|RESULT[12]~5_combout\);

-- Location: FF_X52_Y39_N31
\U1|U1|M2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~56_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(13));

-- Location: LCCOMB_X56_Y46_N14
\U1|U1|M2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~0_combout\ = (\U1|U1|selM2\(2)) # (\U1|U1|selM2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datad => \U1|U1|selM2\(1),
	combout => \U1|U1|M2~0_combout\);

-- Location: LCCOMB_X52_Y39_N22
\U1|U2|RESULT[13]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[13]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[13]~55_combout\)) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[13]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[13]~55_combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[13]$latch~combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[13]$latch~combout\);

-- Location: LCCOMB_X52_Y39_N0
\U1|U1|M2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~55_combout\ = (\U1|U1|M2~54_combout\ & ((\U1|U1|M2~0_combout\) # ((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\)))) # (!\U1|U1|M2~54_combout\ & (!\U1|U1|M2~0_combout\ & (\U1|U2|RESULT[13]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~54_combout\,
	datab => \U1|U1|M2~0_combout\,
	datac => \U1|U2|RESULT[13]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	combout => \U1|U1|M2~55_combout\);

-- Location: LCCOMB_X52_Y39_N30
\U1|U1|M2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~56_combout\ = (\U1|U1|M2~5_combout\ & ((\U1|U1|selM2\(2) & (\U1|U1|M2\(13))) # (!\U1|U1|selM2\(2) & ((\U1|U1|M2~55_combout\))))) # (!\U1|U1|M2~5_combout\ & (((\U1|U1|M2~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2\(13),
	datad => \U1|U1|M2~55_combout\,
	combout => \U1|U1|M2~56_combout\);

-- Location: LCCOMB_X55_Y43_N12
\U1|U1|ShiftRight1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~2_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[14]~2_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[13]~3_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[14]~2_combout\,
	combout => \U1|U1|ShiftRight1~2_combout\);

-- Location: LCCOMB_X55_Y43_N14
\U1|U1|ShiftRight1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~3_combout\ = (\U1|U1|ShiftRight1~2_combout\) # ((\U1|U1|IR~12_combout\ & ((\U1|U1|X[15]~1_combout\) # (\U1|U1|IR~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|X[15]~1_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|ShiftRight1~2_combout\,
	combout => \U1|U1|ShiftRight1~3_combout\);

-- Location: LCCOMB_X55_Y43_N16
\U1|U1|ShiftRight0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~14_combout\ = (\U1|U1|ShiftRight1~2_combout\) # ((\U1|U1|IR~12_combout\ & (\U1|U1|X[15]~1_combout\ & !\U1|U1|IR~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|X[15]~1_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|ShiftRight1~2_combout\,
	combout => \U1|U1|ShiftRight0~14_combout\);

-- Location: LCCOMB_X55_Y43_N30
\U1|U1|reg~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~471_combout\ = (\U1|U1|reg~470_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~470_combout\ & ((\U1|U1|reg~176_combout\ & (\U1|U1|ShiftRight1~3_combout\)) # (!\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~470_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight1~3_combout\,
	datad => \U1|U1|ShiftRight0~14_combout\,
	combout => \U1|U1|reg~471_combout\);

-- Location: LCCOMB_X58_Y44_N26
\U1|U1|RotateRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~17_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[2]~13_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[1]~14_combout\,
	datad => \U1|U1|X[2]~13_combout\,
	combout => \U1|U1|RotateRight0~17_combout\);

-- Location: LCCOMB_X58_Y44_N22
\U1|U1|RotateRight0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~19_combout\ = (\U1|U1|RotateRight0~17_combout\) # ((\U1|U1|RotateRight0~18_combout\ & \U1|U1|IR~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~18_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|RotateRight0~17_combout\,
	combout => \U1|U1|RotateRight0~19_combout\);

-- Location: LCCOMB_X58_Y43_N30
\U1|U1|RotateRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~20_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[0]~15_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[15]~1_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|RotateRight0~20_combout\);

-- Location: LCCOMB_X54_Y44_N4
\U1|U1|RotateRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~54_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|RotateRight0~19_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftRight1~2_combout\) # ((\U1|U1|RotateRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|ShiftRight1~2_combout\,
	datac => \U1|U1|RotateRight0~19_combout\,
	datad => \U1|U1|RotateRight0~20_combout\,
	combout => \U1|U1|RotateRight0~54_combout\);

-- Location: LCCOMB_X54_Y44_N24
\U1|U1|RotateRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~46_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~13_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~13_combout\,
	datad => \U1|U1|RotateRight0~16_combout\,
	combout => \U1|U1|RotateRight0~46_combout\);

-- Location: LCCOMB_X54_Y44_N22
\U1|U1|RotateRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~55_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|RotateRight0~46_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|RotateRight0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~54_combout\,
	datad => \U1|U1|RotateRight0~46_combout\,
	combout => \U1|U1|RotateRight0~55_combout\);

-- Location: LCCOMB_X55_Y44_N10
\U1|U1|RotateLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~48_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~12_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|ShiftLeft0~12_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft0~13_combout\,
	combout => \U1|U1|RotateLeft0~48_combout\);

-- Location: LCCOMB_X52_Y44_N14
\U1|U1|RotateLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~49_combout\ = (\U1|U1|RotateLeft0~48_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~48_combout\,
	datad => \U1|U1|RotateLeft0~39_combout\,
	combout => \U1|U1|RotateLeft0~49_combout\);

-- Location: LCCOMB_X53_Y42_N28
\U1|U1|reg~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~472_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~471_combout\ & (\U1|U1|RotateRight0~55_combout\)) # (!\U1|U1|reg~471_combout\ & ((\U1|U1|RotateLeft0~49_combout\))))) # (!\U1|U1|reg~529_combout\ & (\U1|U1|reg~471_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~471_combout\,
	datac => \U1|U1|RotateRight0~55_combout\,
	datad => \U1|U1|RotateLeft0~49_combout\,
	combout => \U1|U1|reg~472_combout\);

-- Location: LCCOMB_X52_Y44_N24
\U1|U1|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~28_combout\ = (\U1|U1|RotateLeft0~38_combout\) # ((\U1|U1|ShiftRight0~28_combout\ & \U1|U1|RotateLeft0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~28_combout\,
	datac => \U1|U1|RotateLeft0~10_combout\,
	datad => \U1|U1|RotateLeft0~38_combout\,
	combout => \U1|U1|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X52_Y44_N2
\U1|U1|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~29_combout\ = (\U1|U1|RotateLeft0~48_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|ShiftLeft0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~48_combout\,
	datad => \U1|U1|ShiftLeft0~28_combout\,
	combout => \U1|U1|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X53_Y42_N0
\U1|U1|reg~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~487_combout\ = (\U1|U1|reg~537_combout\ & (((\U1|U1|reg~203_combout\)))) # (!\U1|U1|reg~537_combout\ & ((\U1|U1|reg~203_combout\ & ((!\U1|U1|ShiftLeft1~29_combout\))) # (!\U1|U1|reg~203_combout\ & (\U1|U1|ShiftLeft0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|ShiftLeft0~29_combout\,
	datac => \U1|U1|reg~203_combout\,
	datad => \U1|U1|ShiftLeft1~29_combout\,
	combout => \U1|U1|reg~487_combout\);

-- Location: LCCOMB_X53_Y42_N26
\U1|U1|reg~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~488_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~487_combout\ & (\U1|U1|reg[7][13]~111_combout\)) # (!\U1|U1|reg~487_combout\ & ((\U1|U1|reg~472_combout\))))) # (!\U1|U1|reg~537_combout\ & (((\U1|U1|reg~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][13]~111_combout\,
	datab => \U1|U1|reg~472_combout\,
	datac => \U1|U1|reg~537_combout\,
	datad => \U1|U1|reg~487_combout\,
	combout => \U1|U1|reg~488_combout\);

-- Location: FF_X54_Y42_N7
\U1|U1|reg[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][13]~111_combout\,
	asdata => \U1|U1|reg~488_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][13]~q\);

-- Location: LCCOMB_X54_Y42_N6
\U1|U1|reg[7][13]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][13]~111_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][13]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[7][13]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][13]~111_combout\);

-- Location: LCCOMB_X54_Y45_N22
\U1|U1|reg~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~197_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|process_0~2_combout\)) # (!\U1|U1|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~5_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~197_combout\);

-- Location: LCCOMB_X53_Y42_N8
\U1|U1|reg~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~483_combout\ = (\U1|U1|reg~535_combout\ & (\U1|U1|reg~197_combout\)) # (!\U1|U1|reg~535_combout\ & ((\U1|U1|reg~197_combout\ & (!\U1|U1|ShiftLeft1~29_combout\)) # (!\U1|U1|reg~197_combout\ & ((\U1|U1|ShiftLeft0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg~197_combout\,
	datac => \U1|U1|ShiftLeft1~29_combout\,
	datad => \U1|U1|ShiftLeft0~29_combout\,
	combout => \U1|U1|reg~483_combout\);

-- Location: LCCOMB_X53_Y42_N2
\U1|U1|reg~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~484_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~483_combout\ & (\U1|U1|reg[5][13]~109_combout\)) # (!\U1|U1|reg~483_combout\ & ((\U1|U1|reg~472_combout\))))) # (!\U1|U1|reg~535_combout\ & (((\U1|U1|reg~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg[5][13]~109_combout\,
	datac => \U1|U1|reg~483_combout\,
	datad => \U1|U1|reg~472_combout\,
	combout => \U1|U1|reg~484_combout\);

-- Location: FF_X53_Y42_N25
\U1|U1|reg[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][13]~109_combout\,
	asdata => \U1|U1|reg~484_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][13]~q\);

-- Location: LCCOMB_X57_Y43_N14
\U1|U1|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~5_combout\ = (!\U1|U1|IR~2_combout\ & (\U1|U1|IR~0_combout\ & \U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~5_combout\);

-- Location: LCCOMB_X56_Y42_N10
\U1|U1|reg~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~171_combout\ = ((\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~3_combout\)) # (!\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~1_combout\)))) # (!\U1|U1|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux0~3_combout\,
	datac => \U1|U1|Mux0~1_combout\,
	datad => \U1|U1|Decoder0~5_combout\,
	combout => \U1|U1|reg~171_combout\);

-- Location: LCCOMB_X53_Y42_N24
\U1|U1|reg[5][13]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][13]~109_combout\ = (\U1|U1|reg~171_combout\ & ((\U1|U1|reg[5][13]~q\))) # (!\U1|U1|reg~171_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[5][13]~q\,
	datad => \U1|U1|reg~171_combout\,
	combout => \U1|U1|reg[5][13]~109_combout\);

-- Location: LCCOMB_X52_Y42_N14
\U1|U1|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux20~1_combout\ = (\U1|U1|Mux20~0_combout\ & (((\U1|U1|reg[7][13]~111_combout\)) # (!\U1|U1|IR~12_combout\))) # (!\U1|U1|Mux20~0_combout\ & (\U1|U1|IR~12_combout\ & ((\U1|U1|reg[5][13]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux20~0_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[7][13]~111_combout\,
	datad => \U1|U1|reg[5][13]~109_combout\,
	combout => \U1|U1|Mux20~1_combout\);

-- Location: LCCOMB_X52_Y42_N20
\U1|U1|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux20~4_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|Mux20~1_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|Mux20~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux20~3_combout\,
	datab => \U1|U1|Mux20~1_combout\,
	datad => \U1|U1|IR~14_combout\,
	combout => \U1|U1|Mux20~4_combout\);

-- Location: LCCOMB_X50_Y41_N6
\U1|U1|Y~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~5_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[13]~3_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux20~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[13]~3_combout\,
	datad => \U1|U1|Mux20~4_combout\,
	combout => \U1|U1|Y~5_combout\);

-- Location: FF_X50_Y41_N7
\U1|U1|Y[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~5_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X56_Y38_N30
\U1|U1|reg~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~535_combout\ = (\U1|U1|IR~2_combout\) # (((!\U1|U1|IR~1_combout\) # (!\U1|U1|reg~174_combout\)) # (!\U1|U1|IR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|reg~174_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|reg~535_combout\);

-- Location: LCCOMB_X58_Y40_N18
\U1|U1|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~26_combout\ = (\U1|U1|IR~12_combout\) # ((\U1|U1|IR~14_combout\) # (\U1|U1|IR~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|ShiftRight0~26_combout\);

-- Location: LCCOMB_X58_Y40_N8
\U1|U1|reg~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~451_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[15]~1_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[14]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[15]~1_combout\,
	datad => \U1|U1|X[14]~2_combout\,
	combout => \U1|U1|reg~451_combout\);

-- Location: LCCOMB_X58_Y40_N26
\U1|U1|reg~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~452_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~529_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|reg~451_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~176_combout\,
	datab => \U1|U1|ShiftRight0~26_combout\,
	datac => \U1|U1|reg~451_combout\,
	datad => \U1|U1|reg~529_combout\,
	combout => \U1|U1|reg~452_combout\);

-- Location: LCCOMB_X58_Y41_N26
\U1|U1|RotateLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~47_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|RotateLeft0~36_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~36_combout\,
	datad => \U1|U1|RotateLeft0~35_combout\,
	combout => \U1|U1|RotateLeft0~47_combout\);

-- Location: LCCOMB_X58_Y40_N12
\U1|U1|RotateRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~53_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~44_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~44_combout\,
	datad => \U1|U1|RotateRight0~25_combout\,
	combout => \U1|U1|RotateRight0~53_combout\);

-- Location: LCCOMB_X58_Y40_N22
\U1|U1|reg~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~450_combout\ = (\U1|U1|RotateRight0~53_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|RotateRight0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~45_combout\,
	datad => \U1|U1|RotateRight0~53_combout\,
	combout => \U1|U1|reg~450_combout\);

-- Location: LCCOMB_X55_Y38_N24
\U1|U1|reg~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~453_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~452_combout\ & ((\U1|U1|reg~450_combout\))) # (!\U1|U1|reg~452_combout\ & (\U1|U1|RotateLeft0~47_combout\)))) # (!\U1|U1|reg~529_combout\ & (\U1|U1|reg~452_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~452_combout\,
	datac => \U1|U1|RotateLeft0~47_combout\,
	datad => \U1|U1|reg~450_combout\,
	combout => \U1|U1|reg~453_combout\);

-- Location: LCCOMB_X56_Y38_N20
\U1|U1|reg~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~464_combout\ = (\U1|U1|reg~535_combout\ & (((\U1|U1|reg~197_combout\) # (\U1|U1|reg~453_combout\)))) # (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~27_combout\ & (!\U1|U1|reg~197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~27_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|reg~197_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~464_combout\);

-- Location: LCCOMB_X56_Y38_N22
\U1|U1|reg~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~465_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~464_combout\ & (\U1|U1|reg[5][14]~117_combout\)) # (!\U1|U1|reg~464_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg[5][14]~117_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~464_combout\,
	combout => \U1|U1|reg~465_combout\);

-- Location: FF_X56_Y38_N3
\U1|U1|reg[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][14]~117_combout\,
	asdata => \U1|U1|reg~465_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][14]~q\);

-- Location: LCCOMB_X56_Y38_N2
\U1|U1|reg[5][14]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][14]~117_combout\ = (\U1|U1|reg~171_combout\ & ((\U1|U1|reg[5][14]~q\))) # (!\U1|U1|reg~171_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[5][14]~q\,
	datad => \U1|U1|reg~171_combout\,
	combout => \U1|U1|reg[5][14]~117_combout\);

-- Location: LCCOMB_X58_Y41_N12
\U1|U1|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~26_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~15_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|ShiftLeft0~15_combout\,
	combout => \U1|U1|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X58_Y41_N14
\U1|U1|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~27_combout\ = (\U1|U1|ShiftLeft0~26_combout\) # ((\U1|U1|RotateLeft0~35_combout\ & !\U1|U1|IR~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~35_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft0~26_combout\,
	combout => \U1|U1|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X55_Y38_N18
\U1|U1|reg~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~466_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~200_combout\) # ((\U1|U1|reg~453_combout\)))) # (!\U1|U1|reg~536_combout\ & (!\U1|U1|reg~200_combout\ & (\U1|U1|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft0~27_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~466_combout\);

-- Location: LCCOMB_X56_Y38_N24
\U1|U1|reg~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~467_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~466_combout\ & (\U1|U1|reg[4][14]~118_combout\)) # (!\U1|U1|reg~466_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][14]~118_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~466_combout\,
	combout => \U1|U1|reg~467_combout\);

-- Location: FF_X56_Y38_N13
\U1|U1|reg[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][14]~118_combout\,
	asdata => \U1|U1|reg~467_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][14]~q\);

-- Location: LCCOMB_X56_Y38_N12
\U1|U1|reg[4][14]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][14]~118_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][14]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[4][14]~q\,
	datad => \U1|U1|reg~172_combout\,
	combout => \U1|U1|reg[4][14]~118_combout\);

-- Location: LCCOMB_X54_Y38_N4
\U1|U1|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux19~0_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|reg[6][14]~116_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|reg[4][14]~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][14]~116_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[4][14]~118_combout\,
	combout => \U1|U1|Mux19~0_combout\);

-- Location: LCCOMB_X56_Y38_N10
\U1|U1|reg~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~468_combout\ = (\U1|U1|reg~537_combout\ & (((\U1|U1|reg~203_combout\) # (\U1|U1|reg~453_combout\)))) # (!\U1|U1|reg~537_combout\ & (\U1|U1|ShiftLeft0~27_combout\ & (!\U1|U1|reg~203_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~27_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|reg~203_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~468_combout\);

-- Location: LCCOMB_X56_Y38_N4
\U1|U1|reg~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~469_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~468_combout\ & (\U1|U1|reg[7][14]~119_combout\)) # (!\U1|U1|reg~468_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~203_combout\,
	datab => \U1|U1|reg[7][14]~119_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~468_combout\,
	combout => \U1|U1|reg~469_combout\);

-- Location: FF_X56_Y38_N15
\U1|U1|reg[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][14]~119_combout\,
	asdata => \U1|U1|reg~469_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][14]~q\);

-- Location: LCCOMB_X56_Y38_N14
\U1|U1|reg[7][14]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][14]~119_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][14]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[7][14]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][14]~119_combout\);

-- Location: LCCOMB_X54_Y38_N14
\U1|U1|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux19~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux19~0_combout\ & ((\U1|U1|reg[7][14]~119_combout\))) # (!\U1|U1|Mux19~0_combout\ & (\U1|U1|reg[5][14]~117_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[5][14]~117_combout\,
	datac => \U1|U1|Mux19~0_combout\,
	datad => \U1|U1|reg[7][14]~119_combout\,
	combout => \U1|U1|Mux19~1_combout\);

-- Location: LCCOMB_X55_Y38_N6
\U1|U1|reg~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~456_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~185_combout\) # ((\U1|U1|reg~453_combout\)))) # (!\U1|U1|reg~531_combout\ & (!\U1|U1|reg~185_combout\ & (\U1|U1|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft0~27_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~456_combout\);

-- Location: LCCOMB_X55_Y38_N0
\U1|U1|reg~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~457_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~456_combout\ & (\U1|U1|reg[2][14]~113_combout\)) # (!\U1|U1|reg~456_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][14]~113_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~456_combout\,
	combout => \U1|U1|reg~457_combout\);

-- Location: FF_X55_Y38_N27
\U1|U1|reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][14]~113_combout\,
	asdata => \U1|U1|reg~457_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][14]~q\);

-- Location: LCCOMB_X55_Y38_N26
\U1|U1|reg[2][14]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][14]~113_combout\ = (\U1|U1|reg~167_combout\ & ((\U1|U1|reg[2][14]~q\))) # (!\U1|U1|reg~167_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[2][14]~q\,
	datad => \U1|U1|reg~167_combout\,
	combout => \U1|U1|reg[2][14]~113_combout\);

-- Location: LCCOMB_X54_Y38_N0
\U1|U1|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux19~2_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[2][14]~113_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[0][14]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][14]~114_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[2][14]~113_combout\,
	combout => \U1|U1|Mux19~2_combout\);

-- Location: LCCOMB_X55_Y38_N10
\U1|U1|reg~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~454_combout\ = (\U1|U1|reg~175_combout\ & (((\U1|U1|reg~530_combout\)))) # (!\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\ & ((\U1|U1|reg~453_combout\))) # (!\U1|U1|reg~530_combout\ & (\U1|U1|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|ShiftLeft0~27_combout\,
	datac => \U1|U1|reg~530_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~454_combout\);

-- Location: LCCOMB_X55_Y38_N20
\U1|U1|reg~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~455_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~454_combout\ & (\U1|U1|reg[1][14]~112_combout\)) # (!\U1|U1|reg~454_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~175_combout\ & (((\U1|U1|reg~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg[1][14]~112_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~454_combout\,
	combout => \U1|U1|reg~455_combout\);

-- Location: FF_X55_Y38_N17
\U1|U1|reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][14]~112_combout\,
	asdata => \U1|U1|reg~455_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][14]~q\);

-- Location: LCCOMB_X55_Y38_N16
\U1|U1|reg[1][14]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][14]~112_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][14]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[1][14]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][14]~112_combout\);

-- Location: LCCOMB_X54_Y38_N2
\U1|U1|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux19~3_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux19~2_combout\ & (\U1|U1|reg[3][14]~115_combout\)) # (!\U1|U1|Mux19~2_combout\ & ((\U1|U1|reg[1][14]~112_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][14]~115_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|Mux19~2_combout\,
	datad => \U1|U1|reg[1][14]~112_combout\,
	combout => \U1|U1|Mux19~3_combout\);

-- Location: LCCOMB_X54_Y38_N20
\U1|U1|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux19~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux19~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux19~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux19~1_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|Mux19~3_combout\,
	combout => \U1|U1|Mux19~4_combout\);

-- Location: LCCOMB_X50_Y41_N8
\U1|U1|Y~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~6_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[14]~2_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux19~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[14]~2_combout\,
	datad => \U1|U1|Mux19~4_combout\,
	combout => \U1|U1|Y~6_combout\);

-- Location: FF_X50_Y41_N9
\U1|U1|Y[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~6_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[14]~_Duplicate_1_q\);

-- Location: FF_X61_Y41_N29
\U1|U1|M2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~18_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(12));

-- Location: FF_X56_Y45_N3
\U1|U1|X[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[12]~4_combout\,
	asdata => \U1|U1|Mux4~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(12));

-- Location: LCCOMB_X46_Y38_N10
\U1|U2|RESULT[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[12]~17_combout\ = (\U1|U1|OP\(2) & (\U1|U1|X\(12) $ (((\U1|U1|Y[12]~_Duplicate_1_q\) # (\U1|U1|OP\(0)))))) # (!\U1|U1|OP\(2) & ((\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U1|OP\(0)) # (\U1|U1|X\(12)))) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & 
-- (\U1|U1|OP\(0) & \U1|U1|X\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|X\(12),
	combout => \U1|U2|RESULT[12]~17_combout\);

-- Location: LCCOMB_X47_Y43_N30
\U1|U2|RESULT[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[12]~18_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(12))) # (!\U1|U2|RESULT[15]~2_combout\ & (((!\U1|U2|Equal0~0_combout\ & \U1|U2|RESULT[12]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~2_combout\,
	datab => \U1|U1|X\(12),
	datac => \U1|U2|Equal0~0_combout\,
	datad => \U1|U2|RESULT[12]~17_combout\,
	combout => \U1|U2|RESULT[12]~18_combout\);

-- Location: LCCOMB_X55_Y40_N14
\U1|U1|reg~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~509_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & ((!\U1|U1|IR~10_combout\))) # (!\U1|U1|reg~489_combout\ & (\U1|U1|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~2_combout\,
	datab => \U1|U1|Decoder0~3_combout\,
	datac => \U1|U1|IR~10_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~509_combout\);

-- Location: LCCOMB_X58_Y44_N24
\U1|U1|RotateLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~16_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|X[4]~11_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|X[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[6]~9_combout\,
	datad => \U1|U1|X[4]~11_combout\,
	combout => \U1|U1|RotateLeft0~16_combout\);

-- Location: LCCOMB_X59_Y44_N20
\U1|U1|RotateLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~30_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|RotateLeft0~16_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|RotateLeft0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RotateLeft0~0_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|RotateLeft0~16_combout\,
	combout => \U1|U1|RotateLeft0~30_combout\);

-- Location: LCCOMB_X54_Y40_N6
\U1|U1|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~22_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~26_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|RotateLeft0~30_combout\,
	combout => \U1|U1|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X55_Y43_N18
\U1|U1|RotateLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~8_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|X[12]~4_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[13]~3_combout\,
	datad => \U1|U1|X[12]~4_combout\,
	combout => \U1|U1|RotateLeft0~8_combout\);

-- Location: LCCOMB_X59_Y44_N10
\U1|U1|RotateLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~29_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateLeft0~8_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateLeft0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~8_combout\,
	datad => \U1|U1|RotateLeft0~9_combout\,
	combout => \U1|U1|RotateLeft0~29_combout\);

-- Location: LCCOMB_X56_Y41_N20
\U1|U1|RotateLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~27_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[8]~0_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[9]~7_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|RotateLeft0~27_combout\);

-- Location: LCCOMB_X59_Y44_N30
\U1|U1|RotateLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~28_combout\ = (\U1|U1|RotateLeft0~27_combout\) # ((!\U1|U1|IR~12_combout\ & \U1|U1|RotateLeft0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~7_combout\,
	datad => \U1|U1|RotateLeft0~27_combout\,
	combout => \U1|U1|RotateLeft0~28_combout\);

-- Location: LCCOMB_X54_Y40_N12
\U1|U1|reg~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~304_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~28_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|RotateLeft0~29_combout\,
	datac => \U1|U1|RotateLeft0~28_combout\,
	combout => \U1|U1|reg~304_combout\);

-- Location: LCCOMB_X54_Y40_N8
\U1|U1|reg~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~497_combout\ = (!\U1|U1|reg~496_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|ShiftLeft0~22_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~304_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~496_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~22_combout\,
	datad => \U1|U1|reg~304_combout\,
	combout => \U1|U1|reg~497_combout\);

-- Location: LCCOMB_X55_Y40_N10
\U1|U1|reg~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~511_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~3_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~3_combout\,
	datac => \U1|U1|reg~498_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~511_combout\);

-- Location: LCCOMB_X58_Y40_N30
\U1|U1|reg~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~403_combout\ = (!\U1|U1|IR~12_combout\ & (!\U1|U1|IR~14_combout\ & (!\U1|U1|IR~11_combout\ & !\U1|U1|IR~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|reg~403_combout\);

-- Location: LCCOMB_X58_Y40_N14
\U1|U1|reg~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~492_combout\ = (!\U1|U1|IR~10_combout\ & ((\U1|U1|reg~403_combout\ & (\U1|U1|X[15]~1_combout\)) # (!\U1|U1|reg~403_combout\ & ((\U1|U1|IR~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[15]~1_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|IR~8_combout\,
	datad => \U1|U1|reg~403_combout\,
	combout => \U1|U1|reg~492_combout\);

-- Location: LCCOMB_X58_Y43_N22
\U1|U1|RotateRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~32_combout\ = (!\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[1]~14_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|X[1]~14_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[15]~1_combout\,
	combout => \U1|U1|RotateRight0~32_combout\);

-- Location: LCCOMB_X58_Y44_N12
\U1|U1|RotateRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~18_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|X[4]~11_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[3]~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[4]~11_combout\,
	combout => \U1|U1|RotateRight0~18_combout\);

-- Location: LCCOMB_X56_Y41_N2
\U1|U1|RotateRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~36_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~15_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~15_combout\,
	datad => \U1|U1|RotateRight0~18_combout\,
	combout => \U1|U1|RotateRight0~36_combout\);

-- Location: LCCOMB_X57_Y41_N8
\U1|U1|RotateRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~42_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|RotateRight0~36_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~31_combout\) # ((\U1|U1|RotateRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~31_combout\,
	datab => \U1|U1|RotateRight0~32_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~36_combout\,
	combout => \U1|U1|RotateRight0~42_combout\);

-- Location: LCCOMB_X57_Y41_N24
\U1|U1|ShiftRight1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~7_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[14]~2_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[14]~2_combout\,
	datad => \U1|U1|X[13]~3_combout\,
	combout => \U1|U1|ShiftRight1~7_combout\);

-- Location: LCCOMB_X57_Y41_N28
\U1|U1|RotateRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~41_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|ShiftRight1~7_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~12_combout\,
	datad => \U1|U1|ShiftRight1~7_combout\,
	combout => \U1|U1|RotateRight0~41_combout\);

-- Location: LCCOMB_X56_Y41_N30
\U1|U1|RotateRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~34_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[10]~6_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[8]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|X[10]~6_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[8]~0_combout\,
	combout => \U1|U1|RotateRight0~34_combout\);

-- Location: LCCOMB_X56_Y41_N8
\U1|U1|RotateRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~35_combout\ = (\U1|U1|RotateRight0~34_combout\) # ((!\U1|U1|IR~11_combout\ & \U1|U1|RotateRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|RotateRight0~34_combout\,
	datad => \U1|U1|RotateRight0~24_combout\,
	combout => \U1|U1|RotateRight0~35_combout\);

-- Location: LCCOMB_X58_Y40_N16
\U1|U1|reg~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~493_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~41_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~41_combout\,
	datad => \U1|U1|RotateRight0~35_combout\,
	combout => \U1|U1|reg~493_combout\);

-- Location: LCCOMB_X58_Y40_N2
\U1|U1|reg~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~494_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|reg~493_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|RotateRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|RotateRight0~42_combout\,
	datad => \U1|U1|reg~493_combout\,
	combout => \U1|U1|reg~494_combout\);

-- Location: LCCOMB_X58_Y40_N28
\U1|U1|reg~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~495_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|reg~492_combout\) # (\U1|U1|reg~494_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~492_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg~494_combout\,
	combout => \U1|U1|reg~495_combout\);

-- Location: LCCOMB_X57_Y40_N26
\U1|U1|reg~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~512_combout\ = (\U1|U1|reg~510_combout\) # ((\U1|U1|reg~509_combout\ & ((\U1|U1|reg~511_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~510_combout\,
	datab => \U1|U1|reg~509_combout\,
	datac => \U1|U1|reg~511_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~512_combout\);

-- Location: FF_X57_Y40_N5
\U1|U1|reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][15]~123_combout\,
	asdata => \U1|U1|reg~512_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][15]~q\);

-- Location: LCCOMB_X57_Y40_N4
\U1|U1|reg[3][15]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][15]~123_combout\ = (\U1|U1|reg~169_combout\ & ((\U1|U1|reg[3][15]~q\))) # (!\U1|U1|reg~169_combout\ & (\U1|U1|M2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~59_combout\,
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][15]~q\,
	combout => \U1|U1|reg[3][15]~123_combout\);

-- Location: LCCOMB_X57_Y40_N18
\U1|U1|reg~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~501_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & (!\U1|U1|IR~10_combout\)) # (!\U1|U1|reg~489_combout\ & ((\U1|U1|Decoder0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|Decoder0~1_combout\,
	datad => \U1|U1|process_0~2_combout\,
	combout => \U1|U1|reg~501_combout\);

-- Location: LCCOMB_X57_Y40_N22
\U1|U1|reg~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~503_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~1_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~1_combout\,
	datac => \U1|U1|reg~498_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~503_combout\);

-- Location: LCCOMB_X57_Y40_N8
\U1|U1|reg~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~504_combout\ = (\U1|U1|reg~502_combout\) # ((\U1|U1|reg~501_combout\ & ((\U1|U1|reg~503_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~502_combout\,
	datab => \U1|U1|reg~501_combout\,
	datac => \U1|U1|reg~503_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~504_combout\);

-- Location: FF_X57_Y40_N17
\U1|U1|reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][15]~121_combout\,
	asdata => \U1|U1|reg~504_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][15]~q\);

-- Location: LCCOMB_X57_Y40_N16
\U1|U1|reg[2][15]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][15]~121_combout\ = (\U1|U1|reg~167_combout\ & ((\U1|U1|reg[2][15]~q\))) # (!\U1|U1|reg~167_combout\ & (\U1|U1|M2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~59_combout\,
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][15]~q\,
	combout => \U1|U1|reg[2][15]~121_combout\);

-- Location: LCCOMB_X57_Y40_N2
\U1|U1|reg~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~505_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & ((!\U1|U1|IR~10_combout\))) # (!\U1|U1|reg~489_combout\ & (\U1|U1|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~2_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|reg~489_combout\,
	datad => \U1|U1|process_0~2_combout\,
	combout => \U1|U1|reg~505_combout\);

-- Location: LCCOMB_X57_Y40_N14
\U1|U1|reg~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~507_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~2_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~2_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg~498_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~507_combout\);

-- Location: LCCOMB_X57_Y40_N0
\U1|U1|reg~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~508_combout\ = (\U1|U1|reg~506_combout\) # ((\U1|U1|reg~505_combout\ & ((\U1|U1|reg~507_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~506_combout\,
	datab => \U1|U1|reg~505_combout\,
	datac => \U1|U1|reg~507_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~508_combout\);

-- Location: FF_X57_Y40_N11
\U1|U1|reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][15]~122_combout\,
	asdata => \U1|U1|reg~508_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][15]~q\);

-- Location: LCCOMB_X57_Y43_N6
\U1|U1|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~2_combout\ = (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~0_combout\ & !\U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Decoder0~2_combout\);

-- Location: LCCOMB_X56_Y43_N2
\U1|U1|reg~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~168_combout\ = ((\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~3_combout\))) # (!\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~1_combout\))) # (!\U1|U1|Decoder0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux0~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux0~3_combout\,
	datad => \U1|U1|Decoder0~2_combout\,
	combout => \U1|U1|reg~168_combout\);

-- Location: LCCOMB_X57_Y40_N10
\U1|U1|reg[0][15]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][15]~122_combout\ = (\U1|U1|reg~168_combout\ & ((\U1|U1|reg[0][15]~q\))) # (!\U1|U1|reg~168_combout\ & (\U1|U1|M2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~59_combout\,
	datac => \U1|U1|reg[0][15]~q\,
	datad => \U1|U1|reg~168_combout\,
	combout => \U1|U1|reg[0][15]~122_combout\);

-- Location: LCCOMB_X56_Y40_N28
\U1|U1|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux18~2_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|reg[2][15]~121_combout\) # ((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|reg[0][15]~122_combout\ & !\U1|U1|IR~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[2][15]~121_combout\,
	datac => \U1|U1|reg[0][15]~122_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|Mux18~2_combout\);

-- Location: LCCOMB_X56_Y40_N14
\U1|U1|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux18~3_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux18~2_combout\ & ((\U1|U1|reg[3][15]~123_combout\))) # (!\U1|U1|Mux18~2_combout\ & (\U1|U1|reg[1][15]~120_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][15]~120_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[3][15]~123_combout\,
	datad => \U1|U1|Mux18~2_combout\,
	combout => \U1|U1|Mux18~3_combout\);

-- Location: LCCOMB_X55_Y40_N18
\U1|U1|reg~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~519_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~5_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~5_combout\,
	datac => \U1|U1|reg~498_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~519_combout\);

-- Location: LCCOMB_X55_Y40_N30
\U1|U1|reg~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~517_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & ((!\U1|U1|IR~10_combout\))) # (!\U1|U1|reg~489_combout\ & (\U1|U1|Decoder0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~5_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~517_combout\);

-- Location: LCCOMB_X55_Y40_N8
\U1|U1|reg~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~518_combout\ = (\U1|U1|reg[5][15]~125_combout\ & (((!\U1|U1|Decoder0~5_combout\ & \U1|U1|reg~489_combout\)) # (!\U1|U1|reg~517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~5_combout\,
	datab => \U1|U1|reg[5][15]~125_combout\,
	datac => \U1|U1|reg~517_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~518_combout\);

-- Location: LCCOMB_X55_Y40_N4
\U1|U1|reg~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~520_combout\ = (\U1|U1|reg~518_combout\) # ((\U1|U1|reg~517_combout\ & ((\U1|U1|reg~519_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~517_combout\,
	datab => \U1|U1|reg~519_combout\,
	datac => \U1|U1|reg~518_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~520_combout\);

-- Location: FF_X55_Y40_N25
\U1|U1|reg[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][15]~125_combout\,
	asdata => \U1|U1|reg~520_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][15]~q\);

-- Location: FF_X57_Y40_N31
\U1|U1|M2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~59_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(15));

-- Location: LCCOMB_X59_Y44_N24
\U1|U1|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~18_combout\ = (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~26_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|RotateLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~28_combout\,
	datad => \U1|U1|RotateLeft0~26_combout\,
	combout => \U1|U1|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X59_Y44_N18
\U1|U1|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~19_combout\ = (\U1|U1|ShiftLeft0~18_combout\) # ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~30_combout\ & !\U1|U1|IR~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|RotateLeft0~30_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft0~18_combout\,
	combout => \U1|U1|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X59_Y44_N6
\U1|U1|ShiftLeft1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~15_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & ((!\U1|U1|RotateLeft0~30_combout\))) # (!\U1|U1|IR~13_combout\ & (!\U1|U1|RotateLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~28_combout\,
	datad => \U1|U1|RotateLeft0~30_combout\,
	combout => \U1|U1|ShiftLeft1~15_combout\);

-- Location: LCCOMB_X59_Y44_N8
\U1|U1|ShiftLeft1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~16_combout\ = (\U1|U1|ShiftLeft1~15_combout\) # ((!\U1|U1|IR~13_combout\ & (!\U1|U1|RotateLeft0~26_combout\ & \U1|U1|IR~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|RotateLeft0~26_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft1~15_combout\,
	combout => \U1|U1|ShiftLeft1~16_combout\);

-- Location: LCCOMB_X55_Y46_N18
\U1|U1|reg~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~259_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~536_combout\) # ((!\U1|U1|ShiftLeft1~16_combout\)))) # (!\U1|U1|reg~200_combout\ & (!\U1|U1|reg~536_combout\ & (\U1|U1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~259_combout\);

-- Location: LCCOMB_X55_Y45_N4
\U1|U1|reg~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~260_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~259_combout\ & (\U1|U1|reg[4][11]~30_combout\)) # (!\U1|U1|reg~259_combout\ & ((\U1|U1|reg~246_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][11]~30_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|reg~259_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~260_combout\);

-- Location: FF_X55_Y45_N9
\U1|U1|reg[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][11]~30_combout\,
	asdata => \U1|U1|reg~260_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][11]~q\);

-- Location: LCCOMB_X55_Y45_N8
\U1|U1|reg[4][11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][11]~30_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][11]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~15_combout\,
	datac => \U1|U1|reg[4][11]~q\,
	datad => \U1|U1|reg~172_combout\,
	combout => \U1|U1|reg[4][11]~30_combout\);

-- Location: LCCOMB_X56_Y45_N14
\U1|U1|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux22~0_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][11]~28_combout\) # ((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (((!\U1|U1|IR~12_combout\ & \U1|U1|reg[4][11]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][11]~28_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[4][11]~30_combout\,
	combout => \U1|U1|Mux22~0_combout\);

-- Location: LCCOMB_X55_Y46_N22
\U1|U1|reg~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~257_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~535_combout\) # ((!\U1|U1|ShiftLeft1~16_combout\)))) # (!\U1|U1|reg~197_combout\ & (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~257_combout\);

-- Location: LCCOMB_X55_Y46_N24
\U1|U1|reg~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~258_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~257_combout\ & (\U1|U1|reg[5][11]~29_combout\)) # (!\U1|U1|reg~257_combout\ & ((\U1|U1|reg~246_combout\))))) # (!\U1|U1|reg~535_combout\ & (((\U1|U1|reg~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][11]~29_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|reg~257_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~258_combout\);

-- Location: FF_X55_Y46_N17
\U1|U1|reg[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][11]~29_combout\,
	asdata => \U1|U1|reg~258_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][11]~q\);

-- Location: LCCOMB_X55_Y46_N16
\U1|U1|reg[5][11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][11]~29_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][11]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][11]~q\,
	datad => \U1|U1|M2~15_combout\,
	combout => \U1|U1|reg[5][11]~29_combout\);

-- Location: LCCOMB_X56_Y45_N24
\U1|U1|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux22~1_combout\ = (\U1|U1|Mux22~0_combout\ & ((\U1|U1|reg[7][11]~31_combout\) # ((!\U1|U1|IR~12_combout\)))) # (!\U1|U1|Mux22~0_combout\ & (((\U1|U1|reg[5][11]~29_combout\ & \U1|U1|IR~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][11]~31_combout\,
	datab => \U1|U1|Mux22~0_combout\,
	datac => \U1|U1|reg[5][11]~29_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|Mux22~1_combout\);

-- Location: LCCOMB_X54_Y46_N8
\U1|U1|reg~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~250_combout\ = (\U1|U1|reg~249_combout\ & (((\U1|U1|reg[2][11]~25_combout\)) # (!\U1|U1|reg~531_combout\))) # (!\U1|U1|reg~249_combout\ & (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~249_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|reg[2][11]~25_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~250_combout\);

-- Location: FF_X55_Y46_N11
\U1|U1|reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][11]~25_combout\,
	asdata => \U1|U1|reg~250_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][11]~q\);

-- Location: LCCOMB_X55_Y46_N10
\U1|U1|reg[2][11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][11]~25_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][11]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][11]~q\,
	datad => \U1|U1|M2~15_combout\,
	combout => \U1|U1|reg[2][11]~25_combout\);

-- Location: LCCOMB_X56_Y45_N28
\U1|U1|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux22~3_combout\ = (\U1|U1|Mux22~2_combout\ & (((\U1|U1|reg[3][11]~27_combout\)) # (!\U1|U1|IR~13_combout\))) # (!\U1|U1|Mux22~2_combout\ & (\U1|U1|IR~13_combout\ & ((\U1|U1|reg[2][11]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux22~2_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[3][11]~27_combout\,
	datad => \U1|U1|reg[2][11]~25_combout\,
	combout => \U1|U1|Mux22~3_combout\);

-- Location: LCCOMB_X56_Y45_N22
\U1|U1|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux22~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux22~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux22~1_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|Mux22~3_combout\,
	combout => \U1|U1|Mux22~4_combout\);

-- Location: LCCOMB_X50_Y41_N24
\U1|U1|Y~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~9_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[11]~5_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux22~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[11]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[11]~5_combout\,
	datad => \U1|U1|Mux22~4_combout\,
	combout => \U1|U1|Y~9_combout\);

-- Location: FF_X50_Y41_N25
\U1|U1|Y[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~9_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y43_N24
\U1|U2|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~10_combout\ = (!\U1|U1|Y[11]~_Duplicate_1_q\ & \U1|U2|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => \U1|U2|Equal1~0_combout\,
	combout => \U1|U2|Equal1~10_combout\);

-- Location: LCCOMB_X41_Y41_N24
\U1|U2|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~9_combout\ = (!\U1|U1|Y[10]~_Duplicate_1_q\ & (!\U1|U1|Y[11]~_Duplicate_1_q\ & \U1|U2|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datac => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => \U1|U2|Equal1~0_combout\,
	combout => \U1|U2|Equal1~9_combout\);

-- Location: LCCOMB_X55_Y44_N12
\U1|U1|RotateLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~6_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~10_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~10_combout\,
	datad => \U1|U1|ShiftLeft0~12_combout\,
	combout => \U1|U1|RotateLeft0~6_combout\);

-- Location: LCCOMB_X54_Y42_N14
\U1|U1|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~14_combout\ = (\U1|U1|RotateLeft0~6_combout\) # ((\U1|U1|RotateLeft0~10_combout\ & (!\U1|U1|ShiftRight0~27_combout\ & \U1|U1|IR~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~10_combout\,
	datab => \U1|U1|ShiftRight0~27_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|RotateLeft0~6_combout\,
	combout => \U1|U1|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X54_Y42_N20
\U1|U1|ShiftLeft1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~10_combout\ = (\U1|U1|RotateLeft0~6_combout\) # ((\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~10_combout\) # (\U1|U1|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~10_combout\,
	datab => \U1|U1|ShiftRight0~27_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|RotateLeft0~6_combout\,
	combout => \U1|U1|ShiftLeft1~10_combout\);

-- Location: LCCOMB_X57_Y42_N14
\U1|U1|reg~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~220_combout\ = (\U1|U1|reg~536_combout\ & (\U1|U1|reg~200_combout\)) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|reg~200_combout\ & ((\U1|U1|ShiftLeft1~10_combout\))) # (!\U1|U1|reg~200_combout\ & (\U1|U1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft0~14_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~220_combout\);

-- Location: LCCOMB_X57_Y42_N0
\U1|U1|reg~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~221_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~220_combout\ & (\U1|U1|reg[4][9]~14_combout\)) # (!\U1|U1|reg~220_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg[4][9]~14_combout\,
	datac => \U1|U1|reg~220_combout\,
	datad => \U1|U1|reg~207_combout\,
	combout => \U1|U1|reg~221_combout\);

-- Location: FF_X56_Y42_N29
\U1|U1|reg[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][9]~14_combout\,
	asdata => \U1|U1|reg~221_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][9]~q\);

-- Location: FF_X56_Y42_N25
\U1|U1|M2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~9_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(9));

-- Location: LCCOMB_X57_Y42_N22
\U1|U1|reg~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~216_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\) # ((\U1|U1|ShiftLeft1~10_combout\)))) # (!\U1|U1|reg~194_combout\ & (!\U1|U1|reg~534_combout\ & (\U1|U1|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|ShiftLeft0~14_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~216_combout\);

-- Location: LCCOMB_X57_Y42_N24
\U1|U1|reg~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~217_combout\ = (\U1|U1|reg~534_combout\ & ((\U1|U1|reg~216_combout\ & (\U1|U1|reg[6][9]~12_combout\)) # (!\U1|U1|reg~216_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~534_combout\ & (((\U1|U1|reg~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|reg[6][9]~12_combout\,
	datac => \U1|U1|reg~216_combout\,
	datad => \U1|U1|reg~207_combout\,
	combout => \U1|U1|reg~217_combout\);

-- Location: FF_X57_Y42_N17
\U1|U1|reg[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][9]~12_combout\,
	asdata => \U1|U1|reg~217_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][9]~q\);

-- Location: LCCOMB_X57_Y42_N16
\U1|U1|reg[6][9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][9]~12_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][9]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[6][9]~12_combout\);

-- Location: LCCOMB_X54_Y42_N28
\U1|U1|reg~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~222_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~537_combout\) # ((\U1|U1|ShiftLeft1~10_combout\)))) # (!\U1|U1|reg~203_combout\ & (!\U1|U1|reg~537_combout\ & (\U1|U1|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~203_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|ShiftLeft0~14_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~222_combout\);

-- Location: LCCOMB_X57_Y42_N10
\U1|U1|reg~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~223_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~222_combout\ & (\U1|U1|reg[7][9]~15_combout\)) # (!\U1|U1|reg~222_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~537_combout\ & (((\U1|U1|reg~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][9]~15_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|reg~222_combout\,
	datad => \U1|U1|reg~207_combout\,
	combout => \U1|U1|reg~223_combout\);

-- Location: FF_X56_Y42_N15
\U1|U1|reg[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][9]~15_combout\,
	asdata => \U1|U1|reg~223_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][9]~q\);

-- Location: LCCOMB_X56_Y42_N14
\U1|U1|reg[7][9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][9]~15_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][9]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[7][9]~15_combout\);

-- Location: LCCOMB_X57_Y42_N4
\U1|U1|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux7~3_combout\ = (\U1|U1|Mux7~2_combout\ & (((\U1|U1|reg[7][9]~15_combout\) # (!\U1|U1|IR~2_combout\)))) # (!\U1|U1|Mux7~2_combout\ & (\U1|U1|reg[6][9]~12_combout\ & (\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux7~2_combout\,
	datab => \U1|U1|reg[6][9]~12_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[7][9]~15_combout\,
	combout => \U1|U1|Mux7~3_combout\);

-- Location: LCCOMB_X54_Y42_N0
\U1|U1|reg~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~208_combout\ = (\U1|U1|reg~530_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|reg~175_combout\ & ((\U1|U1|ShiftLeft1~10_combout\))) # (!\U1|U1|reg~175_combout\ & (\U1|U1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|ShiftLeft0~14_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~208_combout\);

-- Location: LCCOMB_X54_Y42_N10
\U1|U1|reg~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~209_combout\ = (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~208_combout\ & (\U1|U1|reg[1][9]~8_combout\)) # (!\U1|U1|reg~208_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~530_combout\ & (((\U1|U1|reg~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg[1][9]~8_combout\,
	datac => \U1|U1|reg~207_combout\,
	datad => \U1|U1|reg~208_combout\,
	combout => \U1|U1|reg~209_combout\);

-- Location: FF_X56_Y42_N9
\U1|U1|reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][9]~8_combout\,
	asdata => \U1|U1|reg~209_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][9]~q\);

-- Location: LCCOMB_X56_Y42_N8
\U1|U1|reg[1][9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][9]~8_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][9]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[1][9]~8_combout\);

-- Location: LCCOMB_X54_Y45_N24
\U1|U1|reg~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~532_combout\ = (\U1|U1|IR~1_combout\) # ((\U1|U1|IR~0_combout\) # ((\U1|U1|IR~2_combout\) # (!\U1|U1|reg~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~532_combout\);

-- Location: LCCOMB_X54_Y45_N18
\U1|U1|reg~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~188_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|Decoder0~2_combout\)) # (!\U1|U1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg~174_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|Decoder0~2_combout\,
	combout => \U1|U1|reg~188_combout\);

-- Location: LCCOMB_X55_Y42_N6
\U1|U1|reg~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~212_combout\ = (\U1|U1|reg~532_combout\ & (((\U1|U1|reg~188_combout\)))) # (!\U1|U1|reg~532_combout\ & ((\U1|U1|reg~188_combout\ & ((\U1|U1|ShiftLeft1~10_combout\))) # (!\U1|U1|reg~188_combout\ & (\U1|U1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~14_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|reg~188_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~212_combout\);

-- Location: LCCOMB_X55_Y42_N24
\U1|U1|reg~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~213_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~212_combout\ & (\U1|U1|reg[0][9]~10_combout\)) # (!\U1|U1|reg~212_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~532_combout\ & (((\U1|U1|reg~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][9]~10_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|reg~207_combout\,
	datad => \U1|U1|reg~212_combout\,
	combout => \U1|U1|reg~213_combout\);

-- Location: FF_X55_Y42_N11
\U1|U1|reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][9]~10_combout\,
	asdata => \U1|U1|reg~213_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][9]~q\);

-- Location: LCCOMB_X55_Y42_N10
\U1|U1|reg[0][9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][9]~10_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][9]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[0][9]~10_combout\);

-- Location: LCCOMB_X55_Y42_N12
\U1|U1|reg~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~211_combout\ = (\U1|U1|reg~210_combout\ & ((\U1|U1|reg[2][9]~9_combout\) # ((!\U1|U1|reg~531_combout\)))) # (!\U1|U1|reg~210_combout\ & (((\U1|U1|reg~207_combout\ & \U1|U1|reg~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~210_combout\,
	datab => \U1|U1|reg[2][9]~9_combout\,
	datac => \U1|U1|reg~207_combout\,
	datad => \U1|U1|reg~531_combout\,
	combout => \U1|U1|reg~211_combout\);

-- Location: FF_X55_Y42_N9
\U1|U1|reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][9]~9_combout\,
	asdata => \U1|U1|reg~211_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][9]~q\);

-- Location: LCCOMB_X55_Y42_N8
\U1|U1|reg[2][9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][9]~9_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][9]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[2][9]~9_combout\);

-- Location: LCCOMB_X55_Y42_N14
\U1|U1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux7~0_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][9]~9_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[0][9]~10_combout\,
	datad => \U1|U1|reg[2][9]~9_combout\,
	combout => \U1|U1|Mux7~0_combout\);

-- Location: LCCOMB_X55_Y42_N0
\U1|U1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux7~1_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux7~0_combout\ & ((\U1|U1|reg[3][9]~11_combout\))) # (!\U1|U1|Mux7~0_combout\ & (\U1|U1|reg[1][9]~8_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][9]~8_combout\,
	datac => \U1|U1|Mux7~0_combout\,
	datad => \U1|U1|reg[3][9]~11_combout\,
	combout => \U1|U1|Mux7~1_combout\);

-- Location: LCCOMB_X57_Y43_N2
\U1|U1|vga_char[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|vga_char[9]~1_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|Mux7~3_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux7~3_combout\,
	datad => \U1|U1|Mux7~1_combout\,
	combout => \U1|U1|vga_char[9]~1_combout\);

-- Location: LCCOMB_X56_Y48_N16
\U1|U1|M4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~44_combout\ = (\U1|U1|vga_char[9]~1_combout\ & (((\U1|U1|IR~5_combout\) # (!\U1|U1|IR~4_combout\)) # (!\U1|U1|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~4_combout\,
	datab => \U1|U1|vga_char[9]~1_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|M4~44_combout\);

-- Location: LCCOMB_X58_Y38_N4
\U1|U1|M4[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[9]~1_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~44_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~1_combout\,
	datab => \U1|U1|Mux24~4_combout\,
	datad => \U1|U1|M4~44_combout\,
	combout => \U1|U1|M4[9]~1_combout\);

-- Location: FF_X58_Y38_N5
\U1|U1|M4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[9]~1_combout\,
	asdata => \U1|U1|X[9]~7_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(9));

-- Location: LCCOMB_X59_Y38_N2
\U1|U1|SP[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[9]~17_combout\ = !\U1|U1|Add2~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~18_combout\,
	combout => \U1|U1|SP[9]~17_combout\);

-- Location: FF_X59_Y38_N3
\U1|U1|SP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[9]~17_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(9));

-- Location: LCCOMB_X59_Y38_N4
\U1|U1|SP~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~9_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(9))) # (!\U1|U1|LoadSP~q\ & ((!\U1|U1|SP\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(9),
	datad => \U1|U1|SP\(9),
	combout => \U1|U1|SP~9_combout\);

-- Location: FF_X48_Y39_N25
\U1|U1|M2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~6_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(8));

-- Location: LCCOMB_X59_Y38_N8
\U1|U1|ShiftRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~12_combout\ = (\U1|U1|IR~11_combout\) # ((\U1|U1|IR~12_combout\) # (\U1|U1|IR~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|ShiftRight0~12_combout\);

-- Location: LCCOMB_X59_Y43_N12
\U1|U1|ShiftLeft1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~8_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~4_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~4_combout\,
	datad => \U1|U1|ShiftLeft0~6_combout\,
	combout => \U1|U1|ShiftLeft1~8_combout\);

-- Location: LCCOMB_X55_Y41_N16
\U1|U1|ShiftLeft1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~9_combout\ = (\U1|U1|ShiftLeft1~8_combout\) # ((\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight0~12_combout\) # (\U1|U1|X[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight0~12_combout\,
	datac => \U1|U1|X[0]~15_combout\,
	datad => \U1|U1|ShiftLeft1~8_combout\,
	combout => \U1|U1|ShiftLeft1~9_combout\);

-- Location: LCCOMB_X55_Y43_N0
\U1|U1|ShiftRight0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~13_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|RotateRight0~6_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~7_combout\,
	datad => \U1|U1|RotateRight0~6_combout\,
	combout => \U1|U1|ShiftRight0~13_combout\);

-- Location: LCCOMB_X54_Y43_N30
\U1|U1|reg~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~179_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftRight0~13_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~10_combout\,
	datac => \U1|U1|ShiftRight0~13_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|reg~179_combout\);

-- Location: LCCOMB_X54_Y43_N16
\U1|U1|reg~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~180_combout\ = (\U1|U1|IR~14_combout\ & (((\U1|U1|reg~176_combout\)))) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~179_combout\) # ((\U1|U1|reg~529_combout\ & !\U1|U1|reg~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|reg~179_combout\,
	datad => \U1|U1|reg~176_combout\,
	combout => \U1|U1|reg~180_combout\);

-- Location: LCCOMB_X58_Y44_N2
\U1|U1|RotateRight0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~1_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[5]~10_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[5]~10_combout\,
	datab => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[4]~11_combout\,
	combout => \U1|U1|RotateRight0~1_combout\);

-- Location: LCCOMB_X54_Y45_N4
\U1|U1|reg~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~191_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|Decoder0~3_combout\)) # (!\U1|U1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~2_combout\,
	datab => \U1|U1|Decoder0~3_combout\,
	datac => \U1|U1|IR~8_combout\,
	datad => \U1|U1|reg~174_combout\,
	combout => \U1|U1|reg~191_combout\);

-- Location: LCCOMB_X54_Y41_N28
\U1|U1|reg~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~315_combout\ = (\U1|U1|reg~533_combout\ & (((\U1|U1|reg~191_combout\)))) # (!\U1|U1|reg~533_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|reg~191_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|reg~191_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~315_combout\);

-- Location: LCCOMB_X57_Y41_N30
\U1|U1|ShiftRight1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~10_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~41_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~35_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~41_combout\,
	combout => \U1|U1|ShiftRight1~10_combout\);

-- Location: LCCOMB_X54_Y40_N4
\U1|U1|RotateRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~43_combout\ = (\U1|U1|ShiftRight1~10_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|RotateRight0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftRight1~10_combout\,
	datad => \U1|U1|RotateRight0~42_combout\,
	combout => \U1|U1|RotateRight0~43_combout\);

-- Location: LCCOMB_X54_Y40_N24
\U1|U1|RotateLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~34_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|reg~304_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|ShiftLeft0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~22_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|reg~304_combout\,
	combout => \U1|U1|RotateLeft0~34_combout\);

-- Location: LCCOMB_X54_Y40_N14
\U1|U1|reg~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~308_combout\ = (\U1|U1|reg~307_combout\ & (((\U1|U1|RotateRight0~43_combout\)) # (!\U1|U1|reg~529_combout\))) # (!\U1|U1|reg~307_combout\ & (\U1|U1|reg~529_combout\ & ((\U1|U1|RotateLeft0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~307_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|RotateRight0~43_combout\,
	datad => \U1|U1|RotateLeft0~34_combout\,
	combout => \U1|U1|reg~308_combout\);

-- Location: LCCOMB_X54_Y41_N30
\U1|U1|reg~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~316_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~315_combout\ & (\U1|U1|reg[3][7]~99_combout\)) # (!\U1|U1|reg~315_combout\ & ((\U1|U1|reg~308_combout\))))) # (!\U1|U1|reg~533_combout\ & (\U1|U1|reg~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~315_combout\,
	datac => \U1|U1|reg[3][7]~99_combout\,
	datad => \U1|U1|reg~308_combout\,
	combout => \U1|U1|reg~316_combout\);

-- Location: FF_X53_Y40_N15
\U1|U1|reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][7]~99_combout\,
	asdata => \U1|U1|reg~316_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][7]~q\);

-- Location: FF_X53_Y40_N1
\U1|U1|M2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~26_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(7));

-- Location: LCCOMB_X52_Y40_N8
\U1|U1|M2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~23_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & ((\U1|U1|M2\(7)))) # (!\U1|U1|M2~5_combout\ & (\U1|U1|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~14_combout\,
	datab => \U1|U1|M2\(7),
	datac => \U1|U1|M2~5_combout\,
	datad => \U1|U1|selM2\(2),
	combout => \U1|U1|M2~23_combout\);

-- Location: LCCOMB_X54_Y41_N18
\U1|U1|reg~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~309_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~530_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|reg~530_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~309_combout\);

-- Location: LCCOMB_X53_Y40_N4
\U1|U1|reg~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~310_combout\ = (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~309_combout\ & (\U1|U1|reg[1][7]~96_combout\)) # (!\U1|U1|reg~309_combout\ & ((\U1|U1|reg~308_combout\))))) # (!\U1|U1|reg~530_combout\ & (((\U1|U1|reg~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg[1][7]~96_combout\,
	datac => \U1|U1|reg~308_combout\,
	datad => \U1|U1|reg~309_combout\,
	combout => \U1|U1|reg~310_combout\);

-- Location: FF_X53_Y40_N9
\U1|U1|reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][7]~96_combout\,
	asdata => \U1|U1|reg~310_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][7]~q\);

-- Location: LCCOMB_X53_Y40_N8
\U1|U1|reg[1][7]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][7]~96_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][7]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~26_combout\,
	datac => \U1|U1|reg[1][7]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][7]~96_combout\);

-- Location: LCCOMB_X53_Y47_N10
\U1|U1|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux9~3_combout\ = (\U1|U1|Mux9~2_combout\ & ((\U1|U1|reg[3][7]~99_combout\) # ((!\U1|U1|IR~1_combout\)))) # (!\U1|U1|Mux9~2_combout\ & (((\U1|U1|reg[1][7]~96_combout\ & \U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux9~2_combout\,
	datab => \U1|U1|reg[3][7]~99_combout\,
	datac => \U1|U1|reg[1][7]~96_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux9~3_combout\);

-- Location: LCCOMB_X59_Y41_N16
\U1|U1|M4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~31_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & (\U1|U1|Mux9~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux9~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux9~3_combout\,
	datad => \U1|U1|process_0~5_combout\,
	combout => \U1|U1|M4~31_combout\);

-- Location: LCCOMB_X52_Y41_N26
\U1|U1|M4[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[7]~12_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~31_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux26~4_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|M4~31_combout\,
	combout => \U1|U1|M4[7]~12_combout\);

-- Location: FF_X52_Y41_N27
\U1|U1|M4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[7]~12_combout\,
	asdata => \U1|U1|X[7]~8_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(7));

-- Location: LCCOMB_X61_Y34_N16
\U3|U2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~4_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) & !\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux0~4_combout\);

-- Location: LCCOMB_X61_Y34_N4
\U3|U2|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~2_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(2)))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0)) # ((\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux0~2_combout\);

-- Location: LCCOMB_X61_Y34_N18
\U3|U2|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~1_combout\ = (!\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(0) & \U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux0~1_combout\);

-- Location: LCCOMB_X61_Y34_N14
\U3|U2|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~3_combout\ = (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(5))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5) & ((!\U3|U2|Mux0~1_combout\))) # (!\U3|U1|scan_code\(5) & (!\U3|U2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux0~2_combout\,
	datad => \U3|U2|Mux0~1_combout\,
	combout => \U3|U2|Mux0~3_combout\);

-- Location: LCCOMB_X61_Y34_N0
\U3|U2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~0_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) $ (((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y34_N10
\U3|U2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~5_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux0~3_combout\ & (!\U3|U2|Mux0~4_combout\)) # (!\U3|U2|Mux0~3_combout\ & ((!\U3|U2|Mux0~0_combout\))))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U2|Mux0~4_combout\,
	datac => \U3|U2|Mux0~3_combout\,
	datad => \U3|U2|Mux0~0_combout\,
	combout => \U3|U2|Mux0~5_combout\);

-- Location: LCCOMB_X55_Y34_N24
\U3|U2|bin_digit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~4_combout\ = ((\U3|U1|scan_code\(6) & ((\U3|U2|Mux0~5_combout\))) # (!\U3|U1|scan_code\(6) & (\U3|U2|Mux0~11_combout\))) # (!\U3|U2|bin_digit~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux0~11_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux0~5_combout\,
	datad => \U3|U2|bin_digit~3_combout\,
	combout => \U3|U2|bin_digit~4_combout\);

-- Location: FF_X55_Y34_N25
\U3|U2|bin_digit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(7));

-- Location: FF_X52_Y40_N21
\U1|U1|TECLADO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(7),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(7));

-- Location: FF_X54_Y40_N3
\U1|U1|reg[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][7]~102_combout\,
	asdata => \U1|U1|reg~322_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][7]~q\);

-- Location: LCCOMB_X54_Y40_N2
\U1|U1|reg[4][7]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][7]~102_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][7]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~26_combout\,
	datac => \U1|U1|reg[4][7]~q\,
	datad => \U1|U1|reg~172_combout\,
	combout => \U1|U1|reg[4][7]~102_combout\);

-- Location: LCCOMB_X54_Y40_N28
\U1|U1|reg~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~321_combout\ = (\U1|U1|reg~536_combout\ & (\U1|U1|reg~200_combout\)) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|reg~200_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~321_combout\);

-- Location: LCCOMB_X54_Y40_N30
\U1|U1|reg~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~322_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~321_combout\ & (\U1|U1|reg[4][7]~102_combout\)) # (!\U1|U1|reg~321_combout\ & ((\U1|U1|reg~308_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg[4][7]~102_combout\,
	datac => \U1|U1|reg~308_combout\,
	datad => \U1|U1|reg~321_combout\,
	combout => \U1|U1|reg~322_combout\);

-- Location: FF_X54_Y40_N1
\U1|U1|reg[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][7]~100_combout\,
	asdata => \U1|U1|reg~318_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][7]~q\);

-- Location: LCCOMB_X54_Y40_N0
\U1|U1|reg[5][7]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][7]~100_combout\ = (\U1|U1|reg~171_combout\ & ((\U1|U1|reg[5][7]~q\))) # (!\U1|U1|reg~171_combout\ & (\U1|U1|M2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~26_combout\,
	datac => \U1|U1|reg[5][7]~q\,
	datad => \U1|U1|reg~171_combout\,
	combout => \U1|U1|reg[5][7]~100_combout\);

-- Location: LCCOMB_X54_Y40_N16
\U1|U1|reg~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~317_combout\ = (\U1|U1|IR~14_combout\ & (((\U1|U1|reg~197_combout\)))) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~535_combout\ & (\U1|U1|reg~197_combout\)) # (!\U1|U1|reg~535_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|reg~197_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~317_combout\);

-- Location: LCCOMB_X54_Y40_N10
\U1|U1|reg~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~318_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~317_combout\ & (\U1|U1|reg[5][7]~100_combout\)) # (!\U1|U1|reg~317_combout\ & ((\U1|U1|reg~308_combout\))))) # (!\U1|U1|reg~535_combout\ & (((\U1|U1|reg~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg[5][7]~100_combout\,
	datac => \U1|U1|reg~308_combout\,
	datad => \U1|U1|reg~317_combout\,
	combout => \U1|U1|reg~318_combout\);

-- Location: LCCOMB_X54_Y40_N22
\U1|U1|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector56~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & ((\U1|U1|reg~318_combout\))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~322_combout\,
	datad => \U1|U1|reg~318_combout\,
	combout => \U1|U1|Selector56~0_combout\);

-- Location: FF_X54_Y41_N5
\U1|U1|reg[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][7]~103_combout\,
	asdata => \U1|U1|reg~324_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][7]~q\);

-- Location: LCCOMB_X54_Y41_N4
\U1|U1|reg[7][7]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][7]~103_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][7]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~26_combout\,
	datac => \U1|U1|reg[7][7]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][7]~103_combout\);

-- Location: LCCOMB_X54_Y41_N12
\U1|U1|reg~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~323_combout\ = (\U1|U1|reg~537_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|reg~537_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~323_combout\);

-- Location: LCCOMB_X54_Y41_N6
\U1|U1|reg~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~324_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~323_combout\ & ((\U1|U1|reg[7][7]~103_combout\))) # (!\U1|U1|reg~323_combout\ & (\U1|U1|reg~308_combout\)))) # (!\U1|U1|reg~537_combout\ & (((\U1|U1|reg~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~308_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|reg[7][7]~103_combout\,
	datad => \U1|U1|reg~323_combout\,
	combout => \U1|U1|reg~324_combout\);

-- Location: LCCOMB_X54_Y41_N24
\U1|U1|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector56~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector56~0_combout\ & ((\U1|U1|reg~324_combout\))) # (!\U1|U1|Selector56~0_combout\ & (\U1|U1|reg~320_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~320_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|Selector56~0_combout\,
	datad => \U1|U1|reg~324_combout\,
	combout => \U1|U1|Selector56~1_combout\);

-- Location: LCCOMB_X53_Y44_N2
\U1|U1|FR[7]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[7]~64_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~14_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & (\U1|U1|FR[7]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[7]~reg0_q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	combout => \U1|U1|FR[7]~64_combout\);

-- Location: FF_X53_Y44_N3
\U1|U1|FR[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[7]~64_combout\,
	asdata => \U1|U1|FR[7]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[7]~reg0_q\);

-- Location: LCCOMB_X53_Y40_N6
\U1|U1|reg~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~311_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|reg~185_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~531_combout\ & (\U1|U1|reg~185_combout\)) # (!\U1|U1|reg~531_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|reg~531_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~311_combout\);

-- Location: LCCOMB_X53_Y40_N16
\U1|U1|reg~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~312_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~311_combout\ & (\U1|U1|reg[2][7]~97_combout\)) # (!\U1|U1|reg~311_combout\ & ((\U1|U1|reg~308_combout\))))) # (!\U1|U1|reg~531_combout\ & (((\U1|U1|reg~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][7]~97_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|reg~308_combout\,
	datad => \U1|U1|reg~311_combout\,
	combout => \U1|U1|reg~312_combout\);

-- Location: FF_X53_Y40_N29
\U1|U1|reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][7]~98_combout\,
	asdata => \U1|U1|reg~314_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][7]~q\);

-- Location: LCCOMB_X53_Y40_N28
\U1|U1|reg[0][7]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][7]~98_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][7]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][7]~q\,
	datad => \U1|U1|M2~26_combout\,
	combout => \U1|U1|reg[0][7]~98_combout\);

-- Location: LCCOMB_X53_Y40_N18
\U1|U1|reg~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~313_combout\ = (\U1|U1|IR~14_combout\ & (((\U1|U1|reg~188_combout\)))) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~532_combout\ & (\U1|U1|reg~188_combout\)) # (!\U1|U1|reg~532_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|reg~188_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~313_combout\);

-- Location: LCCOMB_X53_Y40_N20
\U1|U1|reg~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~314_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~313_combout\ & (\U1|U1|reg[0][7]~98_combout\)) # (!\U1|U1|reg~313_combout\ & ((\U1|U1|reg~308_combout\))))) # (!\U1|U1|reg~532_combout\ & (((\U1|U1|reg~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg[0][7]~98_combout\,
	datac => \U1|U1|reg~308_combout\,
	datad => \U1|U1|reg~313_combout\,
	combout => \U1|U1|reg~314_combout\);

-- Location: LCCOMB_X53_Y40_N22
\U1|U1|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector56~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~312_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~312_combout\,
	datad => \U1|U1|reg~314_combout\,
	combout => \U1|U1|Selector56~2_combout\);

-- Location: LCCOMB_X54_Y41_N10
\U1|U1|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector56~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector56~2_combout\ & (\U1|U1|reg~316_combout\)) # (!\U1|U1|Selector56~2_combout\ & ((\U1|U1|reg~310_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~316_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~310_combout\,
	datad => \U1|U1|Selector56~2_combout\,
	combout => \U1|U1|Selector56~3_combout\);

-- Location: LCCOMB_X54_Y41_N20
\U1|U1|Selector56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector56~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|RAM_DATA_OUT[2]~20_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[7]~8_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- ((\U1|U1|Selector56~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[7]~8_combout\,
	datad => \U1|U1|Selector56~3_combout\,
	combout => \U1|U1|Selector56~4_combout\);

-- Location: LCCOMB_X54_Y41_N22
\U1|U1|Selector56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector56~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector56~4_combout\ & ((\U1|U1|FR[7]~reg0_q\))) # (!\U1|U1|Selector56~4_combout\ & (\U1|U1|Selector56~1_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|Selector56~1_combout\,
	datac => \U1|U1|FR[7]~reg0_q\,
	datad => \U1|U1|Selector56~4_combout\,
	combout => \U1|U1|Selector56~5_combout\);

-- Location: LCCOMB_X59_Y41_N8
\U1|U1|RAM_DATA_OUT[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[7]~2_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~14_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector56~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~14_combout\,
	datab => \U1|U1|RW~0_combout\,
	datad => \U1|U1|Selector56~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[7]~2_combout\);

-- Location: LCCOMB_X53_Y41_N24
\U1|U1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux9~0_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg[5][7]~100_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg[4][7]~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[5][7]~100_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[4][7]~102_combout\,
	combout => \U1|U1|Mux9~0_combout\);

-- Location: LCCOMB_X54_Y41_N0
\U1|U1|reg~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~319_combout\ = (\U1|U1|reg~534_combout\ & (((\U1|U1|reg~194_combout\)))) # (!\U1|U1|reg~534_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|reg~194_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftLeft0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|reg~194_combout\,
	datad => \U1|U1|ShiftLeft0~22_combout\,
	combout => \U1|U1|reg~319_combout\);

-- Location: LCCOMB_X54_Y41_N26
\U1|U1|reg~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~320_combout\ = (\U1|U1|reg~534_combout\ & ((\U1|U1|reg~319_combout\ & ((\U1|U1|reg[6][7]~101_combout\))) # (!\U1|U1|reg~319_combout\ & (\U1|U1|reg~308_combout\)))) # (!\U1|U1|reg~534_combout\ & (((\U1|U1|reg~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~308_combout\,
	datab => \U1|U1|reg[6][7]~101_combout\,
	datac => \U1|U1|reg~534_combout\,
	datad => \U1|U1|reg~319_combout\,
	combout => \U1|U1|reg~320_combout\);

-- Location: FF_X54_Y41_N3
\U1|U1|reg[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][7]~101_combout\,
	asdata => \U1|U1|reg~320_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][7]~q\);

-- Location: LCCOMB_X54_Y41_N2
\U1|U1|reg[6][7]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][7]~101_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][7]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][7]~q\,
	datad => \U1|U1|M2~26_combout\,
	combout => \U1|U1|reg[6][7]~101_combout\);

-- Location: LCCOMB_X53_Y41_N18
\U1|U1|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux9~1_combout\ = (\U1|U1|Mux9~0_combout\ & ((\U1|U1|reg[7][7]~103_combout\) # ((!\U1|U1|IR~2_combout\)))) # (!\U1|U1|Mux9~0_combout\ & (((\U1|U1|IR~2_combout\ & \U1|U1|reg[6][7]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][7]~103_combout\,
	datab => \U1|U1|Mux9~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[6][7]~101_combout\,
	combout => \U1|U1|Mux9~1_combout\);

-- Location: LCCOMB_X59_Y41_N18
\U1|U1|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux9~4_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|Mux9~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux9~1_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|Mux9~3_combout\,
	combout => \U1|U1|Mux9~4_combout\);

-- Location: LCCOMB_X62_Y43_N2
\U1|U1|Equal49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal49~0_combout\ = (!\U1|U1|OP[2]~0_combout\ & (!\U1|U1|IR~7_combout\ & (\U1|U1|Equal7~0_combout\ & \U1|U1|IR~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal7~0_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|Equal49~0_combout\);

-- Location: LCCOMB_X62_Y43_N8
\U1|U1|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal14~0_combout\ = (((!\U1|U1|IR~3_combout\) # (!\U1|U1|Equal7~0_combout\)) # (!\U1|U1|IR~7_combout\)) # (!\U1|U1|OP[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal7~0_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|Equal14~0_combout\);

-- Location: LCCOMB_X62_Y43_N28
\U1|U1|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector16~0_combout\ = (\U1|U1|state.decode~q\ & ((\U1|U1|RW~0_combout\) # ((\U1|U1|Equal30~0_combout\) # (!\U1|U1|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Equal30~0_combout\,
	datac => \U1|U1|Equal14~0_combout\,
	datad => \U1|U1|state.decode~q\,
	combout => \U1|U1|Selector16~0_combout\);

-- Location: LCCOMB_X62_Y43_N22
\U1|U1|RAM_DATA_OUT[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[15]~19_combout\ = (\KEY[0]~input_o\ & ((\U1|U1|Selector16~0_combout\) # ((\U1|U1|state.exec~q\ & \U1|U1|Equal49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.exec~q\,
	datab => \U1|U1|Equal49~0_combout\,
	datac => \KEY[0]~input_o\,
	datad => \U1|U1|Selector16~0_combout\,
	combout => \U1|U1|RAM_DATA_OUT[15]~19_combout\);

-- Location: FF_X59_Y41_N9
\U1|U1|RAM_DATA_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[7]~2_combout\,
	asdata => \U1|U1|Mux9~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(7));

-- Location: FF_X52_Y44_N11
\U1|U1|MAR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[0]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(0));

-- Location: LCCOMB_X52_Y44_N10
\U1|U1|RAM_ADDRESS[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[0]~3_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~74_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	combout => \U1|U1|RAM_ADDRESS[0]~3_combout\);

-- Location: LCCOMB_X58_Y45_N24
\U1|U1|RAM_ADDRESS[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[0]~feeder_combout\ = \U1|U1|RAM_ADDRESS[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS[0]~3_combout\,
	combout => \U1|U1|RAM_ADDRESS[0]~feeder_combout\);

-- Location: LCCOMB_X59_Y38_N14
\U1|U1|ShiftRight1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~18_combout\ = (\U1|U1|IR~13_combout\) # ((!\U1|U1|IR~12_combout\ & \U1|U1|IR~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|IR~11_combout\,
	combout => \U1|U1|ShiftRight1~18_combout\);

-- Location: LCCOMB_X55_Y41_N2
\U1|U1|ShiftRight1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~19_combout\ = (\U1|U1|ShiftRight0~27_combout\ & ((\U1|U1|ShiftRight1~18_combout\) # ((!\U1|U1|RotateRight0~4_combout\)))) # (!\U1|U1|ShiftRight0~27_combout\ & (!\U1|U1|ShiftRight1~18_combout\ & (!\U1|U1|X[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~27_combout\,
	datab => \U1|U1|ShiftRight1~18_combout\,
	datac => \U1|U1|X[0]~15_combout\,
	datad => \U1|U1|RotateRight0~4_combout\,
	combout => \U1|U1|ShiftRight1~19_combout\);

-- Location: LCCOMB_X54_Y43_N24
\U1|U1|ShiftRight1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~20_combout\ = (\U1|U1|ShiftRight1~18_combout\ & ((\U1|U1|ShiftRight1~19_combout\ & ((!\U1|U1|RotateRight0~2_combout\))) # (!\U1|U1|ShiftRight1~19_combout\ & (!\U1|U1|X[1]~14_combout\)))) # (!\U1|U1|ShiftRight1~18_combout\ & 
-- (((\U1|U1|ShiftRight1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[1]~14_combout\,
	datab => \U1|U1|RotateRight0~2_combout\,
	datac => \U1|U1|ShiftRight1~18_combout\,
	datad => \U1|U1|ShiftRight1~19_combout\,
	combout => \U1|U1|ShiftRight1~20_combout\);

-- Location: LCCOMB_X54_Y43_N18
\U1|U1|reg~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~401_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|IR~10_combout\ & (\U1|U1|reg~177_combout\)) # (!\U1|U1|IR~10_combout\ & ((!\U1|U1|ShiftRight1~20_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|reg~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|reg~177_combout\,
	datad => \U1|U1|ShiftRight1~20_combout\,
	combout => \U1|U1|reg~401_combout\);

-- Location: LCCOMB_X54_Y43_N28
\U1|U1|reg~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~402_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|reg~400_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|reg~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~400_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|reg~401_combout\,
	combout => \U1|U1|reg~402_combout\);

-- Location: LCCOMB_X53_Y45_N2
\U1|U1|reg~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~414_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Equal28~4_combout\) # (\U1|U1|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Equal28~4_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|Decoder0~7_combout\,
	combout => \U1|U1|reg~414_combout\);

-- Location: LCCOMB_X53_Y45_N28
\U1|U1|reg~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~415_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~7_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~7_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg~404_combout\,
	datad => \U1|U1|reg~405_combout\,
	combout => \U1|U1|reg~415_combout\);

-- Location: LCCOMB_X53_Y39_N24
\U1|U1|reg~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~416_combout\ = (\U1|U1|reg~542_combout\) # ((\U1|U1|reg~414_combout\ & ((\U1|U1|reg~402_combout\) # (\U1|U1|reg~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~542_combout\,
	datab => \U1|U1|reg~402_combout\,
	datac => \U1|U1|reg~414_combout\,
	datad => \U1|U1|reg~415_combout\,
	combout => \U1|U1|reg~416_combout\);

-- Location: FF_X57_Y39_N3
\U1|U1|reg[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][0]~47_combout\,
	asdata => \U1|U1|reg~416_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][0]~q\);

-- Location: LCCOMB_X57_Y39_N2
\U1|U1|reg[7][0]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][0]~47_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][0]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[7][0]~47_combout\);

-- Location: LCCOMB_X53_Y46_N0
\U1|U1|reg~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~408_combout\ = (\U1|U1|process_0~1_combout\ & (\U1|U1|process_0~0_combout\ & ((\U1|U1|Equal28~4_combout\) # (\U1|U1|Decoder0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal28~4_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|process_0~0_combout\,
	datad => \U1|U1|Decoder0~5_combout\,
	combout => \U1|U1|reg~408_combout\);

-- Location: LCCOMB_X53_Y46_N26
\U1|U1|reg~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~409_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~5_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~5_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg~405_combout\,
	datad => \U1|U1|reg~404_combout\,
	combout => \U1|U1|reg~409_combout\);

-- Location: LCCOMB_X53_Y46_N4
\U1|U1|reg~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~410_combout\ = (\U1|U1|reg~540_combout\) # ((\U1|U1|reg~408_combout\ & ((\U1|U1|reg~409_combout\) # (\U1|U1|reg~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~540_combout\,
	datab => \U1|U1|reg~408_combout\,
	datac => \U1|U1|reg~409_combout\,
	datad => \U1|U1|reg~402_combout\,
	combout => \U1|U1|reg~410_combout\);

-- Location: FF_X53_Y46_N9
\U1|U1|reg[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][0]~45_combout\,
	asdata => \U1|U1|reg~410_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][0]~q\);

-- Location: LCCOMB_X53_Y46_N8
\U1|U1|reg[5][0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][0]~45_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][0]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[5][0]~45_combout\);

-- Location: LCCOMB_X53_Y46_N28
\U1|U1|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux16~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\) # (\U1|U1|reg[5][0]~45_combout\)))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][0]~46_combout\ & (!\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][0]~46_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[5][0]~45_combout\,
	combout => \U1|U1|Mux16~0_combout\);

-- Location: LCCOMB_X53_Y46_N22
\U1|U1|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux16~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux16~0_combout\ & ((\U1|U1|reg[7][0]~47_combout\))) # (!\U1|U1|Mux16~0_combout\ & (\U1|U1|reg[6][0]~44_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][0]~44_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[7][0]~47_combout\,
	datad => \U1|U1|Mux16~0_combout\,
	combout => \U1|U1|Mux16~1_combout\);

-- Location: LCCOMB_X49_Y37_N8
\U1|U1|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux16~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux16~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux16~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux16~3_combout\,
	datad => \U1|U1|Mux16~1_combout\,
	combout => \U1|U1|Mux16~4_combout\);

-- Location: LCCOMB_X62_Y43_N12
\U1|U1|Selector19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~5_combout\ = (\U1|U1|state.decode~q\ & !\U1|U1|Equal30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|state.decode~q\,
	datad => \U1|U1|Equal30~0_combout\,
	combout => \U1|U1|Selector19~5_combout\);

-- Location: LCCOMB_X56_Y47_N12
\U1|U1|RAM_ADDRESS[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~18_combout\ = ((!\U1|U1|Equal7~0_combout\) # (!\U1|U1|OP[2]~0_combout\)) # (!\U1|U1|IR~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|Equal7~0_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~18_combout\);

-- Location: LCCOMB_X61_Y46_N16
\U1|U1|RAM_ADDRESS[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~23_combout\ = (\U1|U1|Selector19~5_combout\ & (!\U1|U1|RAM_ADDRESS[4]~18_combout\ & ((\U1|U1|RAM_ADDRESS[4]~22_combout\) # (!\U1|U1|process_0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~22_combout\,
	datab => \U1|U1|Selector19~5_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~18_combout\,
	datad => \U1|U1|process_0~21_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~23_combout\);

-- Location: LCCOMB_X62_Y43_N0
\U1|U1|RAM_ADDRESS[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~21_combout\ = (\U1|U1|Equal31~0_combout\) # (!\U1|U1|state.exec~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.exec~q\,
	datad => \U1|U1|Equal31~0_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~21_combout\);

-- Location: LCCOMB_X61_Y46_N28
\U1|U1|RAM_ADDRESS[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~19_combout\ = (\U1|U1|process_0~21_combout\ & (!\U1|U1|Equal31~0_combout\ & ((\U1|U1|Equal29~1_combout\) # (\U1|U1|RAM_ADDRESS[4]~18_combout\)))) # (!\U1|U1|process_0~21_combout\ & (((\U1|U1|RAM_ADDRESS[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal29~1_combout\,
	datab => \U1|U1|RAM_ADDRESS[4]~18_combout\,
	datac => \U1|U1|Equal31~0_combout\,
	datad => \U1|U1|process_0~21_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~19_combout\);

-- Location: LCCOMB_X62_Y43_N6
\U1|U1|RAM_ADDRESS[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~20_combout\ = ((!\U1|U1|Equal30~0_combout\ & \U1|U1|RAM_ADDRESS[4]~19_combout\)) # (!\U1|U1|state.decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal30~0_combout\,
	datab => \U1|U1|state.decode~q\,
	datad => \U1|U1|RAM_ADDRESS[4]~19_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~20_combout\);

-- Location: LCCOMB_X62_Y43_N18
\U1|U1|RAM_ADDRESS[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~24_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((!\U1|U1|Equal14~0_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & (\U1|U1|RAM_ADDRESS[4]~21_combout\ & ((\U1|U1|RAM_ADDRESS[4]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datab => \U1|U1|RAM_ADDRESS[4]~21_combout\,
	datac => \U1|U1|Equal14~0_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~20_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~24_combout\);

-- Location: LCCOMB_X61_Y42_N26
\U1|U1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector15~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Add0~0_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (\U1|U1|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~0_combout\,
	datab => \U1|U1|Add0~0_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector15~0_combout\);

-- Location: LCCOMB_X49_Y37_N6
\U1|U1|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector15~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector15~0_combout\ & ((\U1|U1|Mux16~4_combout\))) # (!\U1|U1|Selector15~0_combout\ & (\U1|U1|X[0]~15_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[0]~15_combout\,
	datab => \U1|U1|Mux16~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|Selector15~0_combout\,
	combout => \U1|U1|Selector15~1_combout\);

-- Location: LCCOMB_X56_Y47_N0
\U1|U1|IncSP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IncSP~0_combout\ = (!\U1|U1|IR~3_combout\ & (\U1|U1|OP[2]~0_combout\ & \U1|U1|Equal29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~3_combout\,
	datac => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|IncSP~0_combout\);

-- Location: LCCOMB_X56_Y47_N10
\U1|U1|RAM_ADDRESS[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~25_combout\ = ((\U1|U1|Equal31~0_combout\) # (\U1|U1|IncSP~0_combout\)) # (!\U1|U1|state.exec~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.exec~q\,
	datac => \U1|U1|Equal31~0_combout\,
	datad => \U1|U1|IncSP~0_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~25_combout\);

-- Location: LCCOMB_X61_Y46_N22
\U1|U1|RAM_ADDRESS[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~22_combout\ = (\U1|U1|OP[2]~0_combout\) # ((!\U1|U1|Equal29~0_combout\) # (!\U1|U1|IR~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~22_combout\);

-- Location: LCCOMB_X53_Y47_N28
\U1|U1|RAM_ADDRESS[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~28_combout\ = (\U1|U1|state.decode~q\ & (!\U1|U1|Equal30~0_combout\ & ((\U1|U1|RAM_ADDRESS[4]~22_combout\) # (!\U1|U1|process_0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.decode~q\,
	datab => \U1|U1|Equal30~0_combout\,
	datac => \U1|U1|process_0~21_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~22_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~28_combout\);

-- Location: LCCOMB_X62_Y43_N4
\U1|U1|RAM_ADDRESS[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~26_combout\ = ((\U1|U1|OP[2]~0_combout\ & (!\U1|U1|IR~7_combout\)) # (!\U1|U1|OP[2]~0_combout\ & (\U1|U1|IR~7_combout\ & \U1|U1|IR~3_combout\))) # (!\U1|U1|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal7~0_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~26_combout\);

-- Location: LCCOMB_X56_Y47_N4
\U1|U1|RAM_ADDRESS[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~27_combout\ = (\U1|U1|RAM_ADDRESS[4]~25_combout\ & (((!\U1|U1|RAM_ADDRESS[4]~26_combout\) # (!\U1|U1|RAM_ADDRESS[4]~28_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~25_combout\ & (\U1|U1|Selector19~2_combout\ & 
-- ((!\U1|U1|RAM_ADDRESS[4]~26_combout\) # (!\U1|U1|RAM_ADDRESS[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	datab => \U1|U1|Selector19~2_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~28_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~26_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~27_combout\);

-- Location: FF_X58_Y45_N25
\U1|U1|RAM_ADDRESS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[0]~feeder_combout\,
	asdata => \U1|U1|Selector15~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(0));

-- Location: FF_X58_Y45_N21
\U1|U1|MAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[1]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(1));

-- Location: LCCOMB_X58_Y45_N20
\U1|U1|RAM_ADDRESS[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[1]~4_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~79_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(1),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	combout => \U1|U1|RAM_ADDRESS[1]~4_combout\);

-- Location: LCCOMB_X58_Y45_N26
\U1|U1|RAM_ADDRESS[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[1]~feeder_combout\ = \U1|U1|RAM_ADDRESS[1]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[1]~4_combout\,
	combout => \U1|U1|RAM_ADDRESS[1]~feeder_combout\);

-- Location: LCCOMB_X60_Y46_N28
\U1|U1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector14~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|X[1]~14_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (\U1|U1|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~2_combout\,
	datab => \U1|U1|X[1]~14_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector14~0_combout\);

-- Location: LCCOMB_X60_Y46_N30
\U1|U1|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector14~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Selector14~0_combout\ & (\U1|U1|Mux15~4_combout\)) # (!\U1|U1|Selector14~0_combout\ & ((\U1|U1|Add0~2_combout\))))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (((\U1|U1|Selector14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux15~4_combout\,
	datab => \U1|U1|Add0~2_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|Selector14~0_combout\,
	combout => \U1|U1|Selector14~1_combout\);

-- Location: FF_X58_Y45_N27
\U1|U1|RAM_ADDRESS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[1]~feeder_combout\,
	asdata => \U1|U1|Selector14~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(1));

-- Location: FF_X52_Y44_N21
\U1|U1|MAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[2]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(2));

-- Location: LCCOMB_X52_Y44_N20
\U1|U1|RAM_ADDRESS[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[2]~5_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~69_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	combout => \U1|U1|RAM_ADDRESS[2]~5_combout\);

-- Location: LCCOMB_X52_Y44_N16
\U1|U1|RAM_ADDRESS[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[2]~feeder_combout\ = \U1|U1|RAM_ADDRESS[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[2]~5_combout\,
	combout => \U1|U1|RAM_ADDRESS[2]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N26
\U1|U1|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~25_combout\ = (!\U1|U1|ShiftLeft1~32_combout\ & \U1|U1|ShiftLeft0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datad => \U1|U1|ShiftLeft0~15_combout\,
	combout => \U1|U1|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X57_Y44_N16
\U1|U1|ShiftRight1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~5_combout\ = (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & ((\U1|U1|RotateRight0~7_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|RotateRight0~9_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~7_combout\,
	combout => \U1|U1|ShiftRight1~5_combout\);

-- Location: LCCOMB_X57_Y44_N6
\U1|U1|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~24_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~25_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~25_combout\,
	datad => \U1|U1|RotateRight0~26_combout\,
	combout => \U1|U1|ShiftRight0~24_combout\);

-- Location: LCCOMB_X57_Y44_N28
\U1|U1|RotateRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~51_combout\ = (\U1|U1|ShiftRight0~24_combout\) # ((\U1|U1|IR~14_combout\ & ((\U1|U1|RotateRight0~29_combout\) # (\U1|U1|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~29_combout\,
	datab => \U1|U1|ShiftRight1~5_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftRight0~24_combout\,
	combout => \U1|U1|RotateRight0~51_combout\);

-- Location: LCCOMB_X57_Y44_N2
\U1|U1|ShiftRight1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~16_combout\ = (\U1|U1|ShiftLeft1~17_combout\ & (\U1|U1|ShiftLeft1~32_combout\)) # (!\U1|U1|ShiftLeft1~17_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & (!\U1|U1|RotateRight0~25_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & 
-- ((!\U1|U1|RotateRight0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~17_combout\,
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datac => \U1|U1|RotateRight0~25_combout\,
	datad => \U1|U1|RotateRight0~4_combout\,
	combout => \U1|U1|ShiftRight1~16_combout\);

-- Location: LCCOMB_X57_Y44_N10
\U1|U1|ShiftRight1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~6_combout\ = (\U1|U1|ShiftRight1~5_combout\) # ((\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\) # (\U1|U1|RotateRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~6_combout\,
	datad => \U1|U1|ShiftRight1~5_combout\,
	combout => \U1|U1|ShiftRight1~6_combout\);

-- Location: LCCOMB_X57_Y44_N4
\U1|U1|ShiftRight1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~17_combout\ = (\U1|U1|ShiftLeft1~17_combout\ & ((\U1|U1|ShiftRight1~16_combout\ & ((!\U1|U1|ShiftRight1~6_combout\))) # (!\U1|U1|ShiftRight1~16_combout\ & (!\U1|U1|RotateRight0~1_combout\)))) # (!\U1|U1|ShiftLeft1~17_combout\ & 
-- (\U1|U1|ShiftRight1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~17_combout\,
	datab => \U1|U1|ShiftRight1~16_combout\,
	datac => \U1|U1|RotateRight0~1_combout\,
	datad => \U1|U1|ShiftRight1~6_combout\,
	combout => \U1|U1|ShiftRight1~17_combout\);

-- Location: LCCOMB_X57_Y44_N20
\U1|U1|ShiftRight0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~17_combout\ = (\U1|U1|ShiftRight0~28_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[15]~1_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~28_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[15]~1_combout\,
	datad => \U1|U1|X[14]~2_combout\,
	combout => \U1|U1|ShiftRight0~17_combout\);

-- Location: LCCOMB_X57_Y44_N24
\U1|U1|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~25_combout\ = (\U1|U1|ShiftRight0~24_combout\) # ((\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight0~17_combout\) # (\U1|U1|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight0~17_combout\,
	datac => \U1|U1|ShiftRight1~5_combout\,
	datad => \U1|U1|ShiftRight0~24_combout\,
	combout => \U1|U1|ShiftRight0~25_combout\);

-- Location: LCCOMB_X58_Y41_N4
\U1|U1|RotateLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~21_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~20_combout\) # (\U1|U1|RotateLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~20_combout\,
	datad => \U1|U1|RotateLeft0~19_combout\,
	combout => \U1|U1|RotateLeft0~21_combout\);

-- Location: LCCOMB_X58_Y41_N22
\U1|U1|RotateLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~23_combout\ = (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~22_combout\) # (\U1|U1|ShiftLeft1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~22_combout\,
	datad => \U1|U1|ShiftLeft1~12_combout\,
	combout => \U1|U1|RotateLeft0~23_combout\);

-- Location: LCCOMB_X58_Y41_N2
\U1|U1|RotateLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~18_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~17_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|RotateLeft0~15_combout\,
	combout => \U1|U1|RotateLeft0~18_combout\);

-- Location: LCCOMB_X58_Y41_N16
\U1|U1|RotateLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~43_combout\ = (\U1|U1|IR~14_combout\ & (((\U1|U1|RotateLeft0~18_combout\)))) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~21_combout\) # ((\U1|U1|RotateLeft0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|RotateLeft0~21_combout\,
	datac => \U1|U1|RotateLeft0~23_combout\,
	datad => \U1|U1|RotateLeft0~18_combout\,
	combout => \U1|U1|RotateLeft0~43_combout\);

-- Location: LCCOMB_X57_Y44_N18
\U1|U1|reg~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~381_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~176_combout\) # (\U1|U1|RotateLeft0~43_combout\)))) # (!\U1|U1|reg~529_combout\ & (\U1|U1|ShiftRight0~25_combout\ & (!\U1|U1|reg~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|ShiftRight0~25_combout\,
	datac => \U1|U1|reg~176_combout\,
	datad => \U1|U1|RotateLeft0~43_combout\,
	combout => \U1|U1|reg~381_combout\);

-- Location: LCCOMB_X57_Y44_N22
\U1|U1|reg~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~382_combout\ = (\U1|U1|reg~176_combout\ & ((\U1|U1|reg~381_combout\ & (\U1|U1|RotateRight0~51_combout\)) # (!\U1|U1|reg~381_combout\ & ((!\U1|U1|ShiftRight1~17_combout\))))) # (!\U1|U1|reg~176_combout\ & (((\U1|U1|reg~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~176_combout\,
	datab => \U1|U1|RotateRight0~51_combout\,
	datac => \U1|U1|ShiftRight1~17_combout\,
	datad => \U1|U1|reg~381_combout\,
	combout => \U1|U1|reg~382_combout\);

-- Location: LCCOMB_X56_Y37_N14
\U1|U1|reg~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~385_combout\ = (\U1|U1|reg~185_combout\ & (\U1|U1|reg~531_combout\)) # (!\U1|U1|reg~185_combout\ & ((\U1|U1|reg~531_combout\ & ((\U1|U1|reg~382_combout\))) # (!\U1|U1|reg~531_combout\ & (\U1|U1|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~385_combout\);

-- Location: LCCOMB_X57_Y37_N16
\U1|U1|reg~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~386_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~385_combout\ & (\U1|U1|reg[2][2]~57_combout\)) # (!\U1|U1|reg~385_combout\ & ((\U1|U1|ShiftLeft1~23_combout\))))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][2]~57_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft1~23_combout\,
	datad => \U1|U1|reg~385_combout\,
	combout => \U1|U1|reg~386_combout\);

-- Location: FF_X57_Y38_N27
\U1|U1|reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][2]~57_combout\,
	asdata => \U1|U1|reg~386_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][2]~q\);

-- Location: LCCOMB_X57_Y38_N26
\U1|U1|reg[2][2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][2]~57_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][2]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[2][2]~57_combout\);

-- Location: LCCOMB_X57_Y37_N18
\U1|U1|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux14~2_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][2]~57_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][2]~58_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[2][2]~57_combout\,
	combout => \U1|U1|Mux14~2_combout\);

-- Location: LCCOMB_X57_Y37_N12
\U1|U1|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux14~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux14~2_combout\ & ((\U1|U1|reg[3][2]~59_combout\))) # (!\U1|U1|Mux14~2_combout\ & (\U1|U1|reg[1][2]~56_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][2]~56_combout\,
	datac => \U1|U1|reg[3][2]~59_combout\,
	datad => \U1|U1|Mux14~2_combout\,
	combout => \U1|U1|Mux14~3_combout\);

-- Location: LCCOMB_X56_Y37_N20
\U1|U1|reg~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~391_combout\ = (\U1|U1|reg~194_combout\ & (\U1|U1|reg~534_combout\)) # (!\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\ & ((\U1|U1|reg~382_combout\))) # (!\U1|U1|reg~534_combout\ & (\U1|U1|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~391_combout\);

-- Location: LCCOMB_X57_Y37_N22
\U1|U1|reg~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~392_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~391_combout\ & (\U1|U1|reg[6][2]~60_combout\)) # (!\U1|U1|reg~391_combout\ & ((\U1|U1|ShiftLeft1~23_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][2]~60_combout\,
	datab => \U1|U1|reg~194_combout\,
	datac => \U1|U1|ShiftLeft1~23_combout\,
	datad => \U1|U1|reg~391_combout\,
	combout => \U1|U1|reg~392_combout\);

-- Location: FF_X56_Y42_N1
\U1|U1|reg[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][2]~60_combout\,
	asdata => \U1|U1|reg~392_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][2]~q\);

-- Location: LCCOMB_X56_Y42_N0
\U1|U1|reg[6][2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][2]~60_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][2]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[6][2]~60_combout\);

-- Location: LCCOMB_X56_Y37_N10
\U1|U1|reg~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~395_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~200_combout\) # ((\U1|U1|reg~382_combout\)))) # (!\U1|U1|reg~536_combout\ & (!\U1|U1|reg~200_combout\ & (\U1|U1|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~395_combout\);

-- Location: LCCOMB_X56_Y37_N12
\U1|U1|reg~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~396_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~395_combout\ & (\U1|U1|reg[4][2]~62_combout\)) # (!\U1|U1|reg~395_combout\ & ((\U1|U1|ShiftLeft1~23_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][2]~62_combout\,
	datab => \U1|U1|ShiftLeft1~23_combout\,
	datac => \U1|U1|reg~200_combout\,
	datad => \U1|U1|reg~395_combout\,
	combout => \U1|U1|reg~396_combout\);

-- Location: FF_X56_Y42_N13
\U1|U1|reg[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][2]~62_combout\,
	asdata => \U1|U1|reg~396_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][2]~q\);

-- Location: LCCOMB_X56_Y42_N12
\U1|U1|reg[4][2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][2]~62_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][2]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[4][2]~62_combout\);

-- Location: LCCOMB_X56_Y37_N6
\U1|U1|reg~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~393_combout\ = (\U1|U1|reg~197_combout\ & (\U1|U1|reg~535_combout\)) # (!\U1|U1|reg~197_combout\ & ((\U1|U1|reg~535_combout\ & ((\U1|U1|reg~382_combout\))) # (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~393_combout\);

-- Location: LCCOMB_X56_Y37_N0
\U1|U1|reg~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~394_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~393_combout\ & ((\U1|U1|reg[5][2]~61_combout\))) # (!\U1|U1|reg~393_combout\ & (\U1|U1|ShiftLeft1~23_combout\)))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|ShiftLeft1~23_combout\,
	datac => \U1|U1|reg[5][2]~61_combout\,
	datad => \U1|U1|reg~393_combout\,
	combout => \U1|U1|reg~394_combout\);

-- Location: FF_X56_Y42_N19
\U1|U1|reg[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][2]~61_combout\,
	asdata => \U1|U1|reg~394_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][2]~q\);

-- Location: LCCOMB_X56_Y42_N18
\U1|U1|reg[5][2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][2]~61_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][2]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[5][2]~61_combout\);

-- Location: LCCOMB_X57_Y38_N18
\U1|U1|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux14~0_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & ((\U1|U1|reg[5][2]~61_combout\))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[4][2]~62_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[5][2]~61_combout\,
	combout => \U1|U1|Mux14~0_combout\);

-- Location: LCCOMB_X56_Y37_N30
\U1|U1|reg~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~397_combout\ = (\U1|U1|reg~203_combout\ & (\U1|U1|reg~537_combout\)) # (!\U1|U1|reg~203_combout\ & ((\U1|U1|reg~537_combout\ & ((\U1|U1|reg~382_combout\))) # (!\U1|U1|reg~537_combout\ & (\U1|U1|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~203_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~397_combout\);

-- Location: LCCOMB_X57_Y37_N0
\U1|U1|reg~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~398_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~397_combout\ & (\U1|U1|reg[7][2]~63_combout\)) # (!\U1|U1|reg~397_combout\ & ((\U1|U1|ShiftLeft1~23_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][2]~63_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft1~23_combout\,
	datad => \U1|U1|reg~397_combout\,
	combout => \U1|U1|reg~398_combout\);

-- Location: FF_X56_Y42_N31
\U1|U1|reg[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][2]~63_combout\,
	asdata => \U1|U1|reg~398_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][2]~q\);

-- Location: LCCOMB_X56_Y42_N30
\U1|U1|reg[7][2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][2]~63_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][2]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[7][2]~63_combout\);

-- Location: LCCOMB_X57_Y38_N12
\U1|U1|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux14~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux14~0_combout\ & ((\U1|U1|reg[7][2]~63_combout\))) # (!\U1|U1|Mux14~0_combout\ & (\U1|U1|reg[6][2]~60_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[6][2]~60_combout\,
	datac => \U1|U1|Mux14~0_combout\,
	datad => \U1|U1|reg[7][2]~63_combout\,
	combout => \U1|U1|Mux14~1_combout\);

-- Location: LCCOMB_X49_Y37_N18
\U1|U1|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux14~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux14~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux14~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux14~3_combout\,
	datad => \U1|U1|Mux14~1_combout\,
	combout => \U1|U1|Mux14~4_combout\);

-- Location: LCCOMB_X53_Y47_N0
\U1|U1|DecSP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|DecSP~0_combout\ = (\U1|U1|Equal31~0_combout\ & (\U1|U1|process_0~21_combout\)) # (!\U1|U1|Equal31~0_combout\ & ((\U1|U1|Equal30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~21_combout\,
	datab => \U1|U1|Equal31~0_combout\,
	datad => \U1|U1|Equal30~0_combout\,
	combout => \U1|U1|DecSP~0_combout\);

-- Location: FF_X53_Y47_N1
\U1|U1|DecSP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|DecSP~0_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U1|U1|ALT_INV_state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|DecSP~q\);

-- Location: LCCOMB_X60_Y38_N4
\U1|U1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~4_combout\ = ((\U1|U1|Add1~4_combout\ $ (\U1|U1|DecSP~q\ $ (!\U1|U1|Add2~3\)))) # (GND)
-- \U1|U1|Add2~5\ = CARRY((\U1|U1|Add1~4_combout\ & ((\U1|U1|DecSP~q\) # (!\U1|U1|Add2~3\))) # (!\U1|U1|Add1~4_combout\ & (\U1|U1|DecSP~q\ & !\U1|U1|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~4_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~3\,
	combout => \U1|U1|Add2~4_combout\,
	cout => \U1|U1|Add2~5\);

-- Location: LCCOMB_X52_Y44_N6
\U1|U1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector13~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\ & (\U1|U1|Add0~4_combout\)) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- ((\U1|U1|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~4_combout\,
	datab => \U1|U1|Add2~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector13~0_combout\);

-- Location: LCCOMB_X52_Y44_N8
\U1|U1|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector13~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector13~0_combout\ & ((\U1|U1|Mux14~4_combout\))) # (!\U1|U1|Selector13~0_combout\ & (\U1|U1|X[2]~13_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[2]~13_combout\,
	datab => \U1|U1|Mux14~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|Selector13~0_combout\,
	combout => \U1|U1|Selector13~1_combout\);

-- Location: FF_X52_Y44_N17
\U1|U1|RAM_ADDRESS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[2]~feeder_combout\,
	asdata => \U1|U1|Selector13~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(2));

-- Location: FF_X58_Y45_N7
\U1|U1|MAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[3]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(3));

-- Location: LCCOMB_X58_Y45_N6
\U1|U1|RAM_ADDRESS[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[3]~6_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(3),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	combout => \U1|U1|RAM_ADDRESS[3]~6_combout\);

-- Location: LCCOMB_X58_Y45_N28
\U1|U1|RAM_ADDRESS[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[3]~feeder_combout\ = \U1|U1|RAM_ADDRESS[3]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[3]~6_combout\,
	combout => \U1|U1|RAM_ADDRESS[3]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N6
\U1|U1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~6_combout\ = (\U1|U1|Add1~6_combout\ & ((\U1|U1|DecSP~q\ & (\U1|U1|Add2~5\ & VCC)) # (!\U1|U1|DecSP~q\ & (!\U1|U1|Add2~5\)))) # (!\U1|U1|Add1~6_combout\ & ((\U1|U1|DecSP~q\ & (!\U1|U1|Add2~5\)) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add2~5\) # 
-- (GND)))))
-- \U1|U1|Add2~7\ = CARRY((\U1|U1|Add1~6_combout\ & (!\U1|U1|DecSP~q\ & !\U1|U1|Add2~5\)) # (!\U1|U1|Add1~6_combout\ & ((!\U1|U1|Add2~5\) # (!\U1|U1|DecSP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~6_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~5\,
	combout => \U1|U1|Add2~6_combout\,
	cout => \U1|U1|Add2~7\);

-- Location: LCCOMB_X61_Y42_N4
\U1|U1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector12~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|X[3]~12_combout\) # ((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|Add2~6_combout\ & !\U1|U1|RAM_ADDRESS[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[3]~12_combout\,
	datab => \U1|U1|Add2~6_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector12~0_combout\);

-- Location: LCCOMB_X61_Y43_N26
\U1|U1|reg~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~377_combout\ = (\U1|U1|reg~536_combout\ & (\U1|U1|reg~200_combout\)) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~200_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|ShiftLeft1~32_combout\,
	combout => \U1|U1|reg~377_combout\);

-- Location: LCCOMB_X57_Y41_N26
\U1|U1|RotateRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~33_combout\ = (\U1|U1|ShiftRight1~8_combout\) # ((\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~31_combout\) # (\U1|U1|RotateRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~31_combout\,
	datab => \U1|U1|ShiftRight1~8_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~32_combout\,
	combout => \U1|U1|RotateRight0~33_combout\);

-- Location: LCCOMB_X57_Y41_N10
\U1|U1|ShiftRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~22_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~35_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~35_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~36_combout\,
	combout => \U1|U1|ShiftRight0~22_combout\);

-- Location: LCCOMB_X57_Y41_N6
\U1|U1|RotateRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~50_combout\ = (\U1|U1|ShiftRight0~22_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|RotateRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~33_combout\,
	datad => \U1|U1|ShiftRight0~22_combout\,
	combout => \U1|U1|RotateRight0~50_combout\);

-- Location: LCCOMB_X59_Y44_N12
\U1|U1|RotateLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~41_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~14_combout\) # (\U1|U1|RotateLeft0~29_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateLeft0~26_combout\ & (!\U1|U1|IR~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|RotateLeft0~26_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|RotateLeft0~29_combout\,
	combout => \U1|U1|RotateLeft0~41_combout\);

-- Location: LCCOMB_X59_Y44_N22
\U1|U1|RotateLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~42_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~41_combout\ & (\U1|U1|RotateLeft0~30_combout\)) # (!\U1|U1|RotateLeft0~41_combout\ & ((\U1|U1|RotateLeft0~28_combout\))))) # (!\U1|U1|IR~14_combout\ & 
-- (((\U1|U1|RotateLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|RotateLeft0~30_combout\,
	datac => \U1|U1|RotateLeft0~28_combout\,
	datad => \U1|U1|RotateLeft0~41_combout\,
	combout => \U1|U1|RotateLeft0~42_combout\);

-- Location: LCCOMB_X57_Y41_N12
\U1|U1|ShiftRight1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~9_combout\ = (\U1|U1|ShiftRight1~8_combout\) # ((\U1|U1|IR~13_combout\ & ((\U1|U1|X[15]~1_combout\) # (!\U1|U1|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[15]~1_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|ShiftRight0~29_combout\,
	datad => \U1|U1|ShiftRight1~8_combout\,
	combout => \U1|U1|ShiftRight1~9_combout\);

-- Location: LCCOMB_X56_Y41_N28
\U1|U1|ShiftRight1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~14_combout\ = (\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|ShiftLeft1~17_combout\) # ((!\U1|U1|RotateRight0~35_combout\)))) # (!\U1|U1|ShiftLeft1~32_combout\ & (!\U1|U1|ShiftLeft1~17_combout\ & ((!\U1|U1|RotateRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~32_combout\,
	datab => \U1|U1|ShiftLeft1~17_combout\,
	datac => \U1|U1|RotateRight0~35_combout\,
	datad => \U1|U1|RotateRight0~18_combout\,
	combout => \U1|U1|ShiftRight1~14_combout\);

-- Location: LCCOMB_X56_Y41_N14
\U1|U1|ShiftRight1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~15_combout\ = (\U1|U1|ShiftLeft1~17_combout\ & ((\U1|U1|ShiftRight1~14_combout\ & ((!\U1|U1|ShiftRight1~9_combout\))) # (!\U1|U1|ShiftRight1~14_combout\ & (!\U1|U1|RotateRight0~15_combout\)))) # (!\U1|U1|ShiftLeft1~17_combout\ & 
-- (((\U1|U1|ShiftRight1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~15_combout\,
	datab => \U1|U1|ShiftLeft1~17_combout\,
	datac => \U1|U1|ShiftRight1~9_combout\,
	datad => \U1|U1|ShiftRight1~14_combout\,
	combout => \U1|U1|ShiftRight1~15_combout\);

-- Location: LCCOMB_X57_Y41_N4
\U1|U1|ShiftRight0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~23_combout\ = (\U1|U1|ShiftRight0~22_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftRight0~20_combout\,
	datad => \U1|U1|ShiftRight0~22_combout\,
	combout => \U1|U1|ShiftRight0~23_combout\);

-- Location: LCCOMB_X55_Y41_N6
\U1|U1|reg~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~363_combout\ = (\U1|U1|reg~529_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|reg~176_combout\ & (!\U1|U1|ShiftRight1~15_combout\)) # (!\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight1~15_combout\,
	datad => \U1|U1|ShiftRight0~23_combout\,
	combout => \U1|U1|reg~363_combout\);

-- Location: LCCOMB_X55_Y41_N0
\U1|U1|reg~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~364_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~363_combout\ & (\U1|U1|RotateRight0~50_combout\)) # (!\U1|U1|reg~363_combout\ & ((\U1|U1|RotateLeft0~42_combout\))))) # (!\U1|U1|reg~529_combout\ & (((\U1|U1|reg~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|RotateRight0~50_combout\,
	datac => \U1|U1|RotateLeft0~42_combout\,
	datad => \U1|U1|reg~363_combout\,
	combout => \U1|U1|reg~364_combout\);

-- Location: LCCOMB_X57_Y45_N0
\U1|U1|reg~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~378_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~377_combout\ & (\U1|U1|reg[4][3]~70_combout\)) # (!\U1|U1|reg~377_combout\ & ((\U1|U1|reg~364_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][3]~70_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|reg~377_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~378_combout\);

-- Location: FF_X57_Y45_N29
\U1|U1|reg[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][3]~70_combout\,
	asdata => \U1|U1|reg~378_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][3]~q\);

-- Location: LCCOMB_X54_Y34_N0
\U3|U2|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~9_combout\ = (\U3|U1|scan_code\(3) & (!\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(2) $ (\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(4) & (\U3|U1|scan_code\(2) & !\U3|U1|scan_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(0),
	combout => \U3|U2|Mux4~9_combout\);

-- Location: LCCOMB_X54_Y34_N18
\U3|U2|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~10_combout\ = (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(5) & !\U3|U2|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U2|Mux4~9_combout\,
	combout => \U3|U2|Mux4~10_combout\);

-- Location: LCCOMB_X58_Y34_N26
\U3|U2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~6_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(0) & ((!\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(3)) # (\U3|U1|scan_code\(0) $ (\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux4~6_combout\);

-- Location: LCCOMB_X58_Y34_N16
\U3|U2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~3_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(1)) # ((!\U3|U1|scan_code\(5) & \U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux4~3_combout\);

-- Location: LCCOMB_X59_Y34_N0
\U3|U2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~4_combout\ = (\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(5)) # ((\U3|U1|scan_code\(1))))) # (!\U3|U1|scan_code\(0) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux4~4_combout\);

-- Location: LCCOMB_X59_Y34_N18
\U3|U2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~5_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(4)) # ((\U3|U2|Mux4~3_combout\)))) # (!\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(4) & ((!\U3|U2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux4~3_combout\,
	datad => \U3|U2|Mux4~4_combout\,
	combout => \U3|U2|Mux4~5_combout\);

-- Location: LCCOMB_X59_Y34_N20
\U3|U2|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~7_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux4~5_combout\ & ((!\U3|U2|Mux4~6_combout\))) # (!\U3|U2|Mux4~5_combout\ & (!\U3|U2|Mux4~2_combout\)))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux4~2_combout\,
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux4~6_combout\,
	datad => \U3|U2|Mux4~5_combout\,
	combout => \U3|U2|Mux4~7_combout\);

-- Location: LCCOMB_X56_Y34_N16
\U3|U2|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~8_combout\ = (\U3|U2|Mux4~1_combout\) # ((!\U3|U1|scan_code\(6) & (!\U3|U1|scan_code\(7) & \U3|U2|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux4~1_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U1|scan_code\(7),
	datad => \U3|U2|Mux4~7_combout\,
	combout => \U3|U2|Mux4~8_combout\);

-- Location: LCCOMB_X56_Y34_N18
\U3|U2|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux4~11_combout\ = (\U3|U2|Mux4~8_combout\) # ((\U3|U1|scan_code\(6) & ((\U3|U2|Mux4~13_combout\) # (\U3|U2|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux4~13_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux4~10_combout\,
	datad => \U3|U2|Mux4~8_combout\,
	combout => \U3|U2|Mux4~11_combout\);

-- Location: LCCOMB_X56_Y34_N24
\U3|U2|bin_digit~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~7_combout\ = (\U3|U2|cc\(1)) # (\U3|U2|Mux4~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U3|U2|cc\(1),
	datad => \U3|U2|Mux4~11_combout\,
	combout => \U3|U2|bin_digit~7_combout\);

-- Location: FF_X56_Y34_N25
\U3|U2|bin_digit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(3));

-- Location: FF_X48_Y36_N3
\U1|U1|TECLADO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(3),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(3));

-- Location: LCCOMB_X56_Y37_N4
\U1|U1|reg~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~369_combout\ = (\U1|U1|reg~532_combout\ & (\U1|U1|reg~188_combout\)) # (!\U1|U1|reg~532_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~188_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|ShiftLeft1~32_combout\,
	combout => \U1|U1|reg~369_combout\);

-- Location: LCCOMB_X56_Y37_N22
\U1|U1|reg~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~370_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~369_combout\ & (\U1|U1|reg[0][3]~66_combout\)) # (!\U1|U1|reg~369_combout\ & ((\U1|U1|reg~364_combout\))))) # (!\U1|U1|reg~532_combout\ & (((\U1|U1|reg~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg[0][3]~66_combout\,
	datac => \U1|U1|reg~369_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~370_combout\);

-- Location: FF_X60_Y41_N5
\U1|U1|reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][3]~66_combout\,
	asdata => \U1|U1|reg~370_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][3]~q\);

-- Location: LCCOMB_X60_Y41_N4
\U1|U1|reg[0][3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][3]~66_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][3]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[0][3]~66_combout\);

-- Location: LCCOMB_X56_Y37_N24
\U1|U1|reg~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~365_combout\ = (\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|reg~530_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|reg~530_combout\,
	combout => \U1|U1|reg~365_combout\);

-- Location: LCCOMB_X56_Y37_N2
\U1|U1|reg~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~366_combout\ = (\U1|U1|reg~365_combout\ & ((\U1|U1|reg[1][3]~64_combout\) # ((!\U1|U1|reg~530_combout\)))) # (!\U1|U1|reg~365_combout\ & (((\U1|U1|reg~530_combout\ & \U1|U1|reg~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][3]~64_combout\,
	datab => \U1|U1|reg~365_combout\,
	datac => \U1|U1|reg~530_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~366_combout\);

-- Location: FF_X60_Y41_N25
\U1|U1|reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][3]~64_combout\,
	asdata => \U1|U1|reg~366_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][3]~q\);

-- Location: LCCOMB_X60_Y41_N24
\U1|U1|reg[1][3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][3]~64_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][3]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~38_combout\,
	datac => \U1|U1|reg[1][3]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][3]~64_combout\);

-- Location: LCCOMB_X60_Y41_N18
\U1|U1|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux30~2_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & ((\U1|U1|reg[1][3]~64_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|reg[0][3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[0][3]~66_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[1][3]~64_combout\,
	combout => \U1|U1|Mux30~2_combout\);

-- Location: LCCOMB_X60_Y41_N14
\U1|U1|reg~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~367_combout\ = (\U1|U1|reg~531_combout\ & (((\U1|U1|reg~185_combout\)))) # (!\U1|U1|reg~531_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~185_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datac => \U1|U1|reg~185_combout\,
	datad => \U1|U1|RotateLeft0~26_combout\,
	combout => \U1|U1|reg~367_combout\);

-- Location: LCCOMB_X60_Y41_N8
\U1|U1|reg~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~368_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~367_combout\ & (\U1|U1|reg[2][3]~65_combout\)) # (!\U1|U1|reg~367_combout\ & ((\U1|U1|reg~364_combout\))))) # (!\U1|U1|reg~531_combout\ & (\U1|U1|reg~367_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg~367_combout\,
	datac => \U1|U1|reg[2][3]~65_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~368_combout\);

-- Location: FF_X60_Y41_N3
\U1|U1|reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][3]~65_combout\,
	asdata => \U1|U1|reg~368_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][3]~q\);

-- Location: LCCOMB_X60_Y41_N2
\U1|U1|reg[2][3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][3]~65_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][3]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[2][3]~65_combout\);

-- Location: LCCOMB_X61_Y43_N28
\U1|U1|reg~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~371_combout\ = (\U1|U1|reg~533_combout\ & (\U1|U1|reg~191_combout\)) # (!\U1|U1|reg~533_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|reg~191_combout\)) # (!\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|RotateLeft0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|ShiftLeft1~32_combout\,
	combout => \U1|U1|reg~371_combout\);

-- Location: LCCOMB_X60_Y41_N26
\U1|U1|reg~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~372_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~371_combout\ & (\U1|U1|reg[3][3]~67_combout\)) # (!\U1|U1|reg~371_combout\ & ((\U1|U1|reg~364_combout\))))) # (!\U1|U1|reg~533_combout\ & (((\U1|U1|reg~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][3]~67_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|reg~371_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~372_combout\);

-- Location: FF_X60_Y41_N7
\U1|U1|reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][3]~67_combout\,
	asdata => \U1|U1|reg~372_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][3]~q\);

-- Location: LCCOMB_X60_Y41_N6
\U1|U1|reg[3][3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][3]~67_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][3]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[3][3]~67_combout\);

-- Location: LCCOMB_X60_Y41_N12
\U1|U1|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux30~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux30~2_combout\ & ((\U1|U1|reg[3][3]~67_combout\))) # (!\U1|U1|Mux30~2_combout\ & (\U1|U1|reg[2][3]~65_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|Mux30~2_combout\,
	datac => \U1|U1|reg[2][3]~65_combout\,
	datad => \U1|U1|reg[3][3]~67_combout\,
	combout => \U1|U1|Mux30~3_combout\);

-- Location: LCCOMB_X57_Y45_N8
\U1|U1|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux30~0_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\) # (\U1|U1|reg[6][3]~68_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][3]~70_combout\ & (!\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][3]~70_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[6][3]~68_combout\,
	combout => \U1|U1|Mux30~0_combout\);

-- Location: LCCOMB_X57_Y45_N30
\U1|U1|reg~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~376_combout\ = (\U1|U1|reg~375_combout\ & (((\U1|U1|reg[5][3]~69_combout\)) # (!\U1|U1|reg~535_combout\))) # (!\U1|U1|reg~375_combout\ & (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~375_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|reg[5][3]~69_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~376_combout\);

-- Location: FF_X57_Y45_N27
\U1|U1|reg[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][3]~69_combout\,
	asdata => \U1|U1|reg~376_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][3]~q\);

-- Location: LCCOMB_X57_Y45_N26
\U1|U1|reg[5][3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][3]~69_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][3]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[5][3]~69_combout\);

-- Location: LCCOMB_X57_Y45_N2
\U1|U1|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux30~1_combout\ = (\U1|U1|Mux30~0_combout\ & ((\U1|U1|reg[7][3]~71_combout\) # ((!\U1|U1|IR~12_combout\)))) # (!\U1|U1|Mux30~0_combout\ & (((\U1|U1|IR~12_combout\ & \U1|U1|reg[5][3]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][3]~71_combout\,
	datab => \U1|U1|Mux30~0_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[5][3]~69_combout\,
	combout => \U1|U1|Mux30~1_combout\);

-- Location: LCCOMB_X60_Y40_N12
\U1|U1|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux30~4_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|Mux30~1_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|Mux30~3_combout\,
	datad => \U1|U1|Mux30~1_combout\,
	combout => \U1|U1|Mux30~4_combout\);

-- Location: LCCOMB_X50_Y41_N18
\U1|U1|Y~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~14_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & ((\U1|U1|X[3]~12_combout\)))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux30~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|Mux30~4_combout\,
	datad => \U1|U1|X[3]~12_combout\,
	combout => \U1|U1|Y~14_combout\);

-- Location: FF_X50_Y41_N19
\U1|U1|Y[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~14_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X49_Y40_N24
\U1|U2|RESULT[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[3]~35_combout\ = (\U1|U1|X\(3) & (\U1|U1|OP\(2) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[3]~_Duplicate_1_q\))))) # (!\U1|U1|X\(3) & ((\U1|U1|OP\(0) & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (\U1|U1|OP\(2)))) # (!\U1|U1|OP\(0) & (\U1|U1|Y[3]~_Duplicate_1_q\ 
-- & \U1|U1|OP\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(3),
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => \U1|U1|OP\(2),
	combout => \U1|U2|RESULT[3]~35_combout\);

-- Location: LCCOMB_X48_Y37_N14
\U1|U2|RESULT[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]~0_combout\ = (\U1|U1|OP\(5) & (\U1|U1|OP\(4) & (\U1|U1|OP\(2) $ (!\U1|U1|OP\(1))))) # (!\U1|U1|OP\(5) & (\U1|U1|OP\(2) $ (((!\U1|U1|OP\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|OP\(5),
	datac => \U1|U1|OP\(4),
	datad => \U1|U1|OP\(1),
	combout => \U1|U2|RESULT[15]~0_combout\);

-- Location: LCCOMB_X48_Y37_N22
\U1|U2|RESULT[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]~2_combout\ = (\U1|U1|OP\(3)) # ((\U1|U2|RESULT[15]~0_combout\) # ((\U1|U2|RESULT[15]~1_combout\ & \U1|U2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(3),
	datab => \U1|U2|RESULT[15]~0_combout\,
	datac => \U1|U2|RESULT[15]~1_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[15]~2_combout\);

-- Location: LCCOMB_X49_Y40_N10
\U1|U2|RESULT[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[3]~36_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(3))) # (!\U1|U2|RESULT[15]~2_combout\ & (((\U1|U2|RESULT[3]~35_combout\ & !\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(3),
	datab => \U1|U2|RESULT[3]~35_combout\,
	datac => \U1|U2|Equal0~0_combout\,
	datad => \U1|U2|RESULT[15]~2_combout\,
	combout => \U1|U2|RESULT[3]~36_combout\);

-- Location: LCCOMB_X48_Y38_N30
\U1|U2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~4_combout\ = (\U1|U1|OP\(2) & !\U1|U2|Equal1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Equal1~12_combout\,
	combout => \U1|U2|Mux3~4_combout\);

-- Location: LCCOMB_X58_Y41_N0
\U1|U1|ShiftLeft1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~11_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (!\U1|U1|RotateLeft0~17_combout\)) # (!\U1|U1|IR~13_combout\ & ((!\U1|U1|RotateLeft0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|RotateLeft0~15_combout\,
	combout => \U1|U1|ShiftLeft1~11_combout\);

-- Location: LCCOMB_X57_Y46_N22
\U1|U1|ShiftLeft1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~14_combout\ = (\U1|U1|ShiftLeft1~11_combout\) # ((!\U1|U1|IR~13_combout\ & (\U1|U1|IR~14_combout\ & !\U1|U1|ShiftLeft1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|ShiftLeft1~11_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftLeft1~13_combout\,
	combout => \U1|U1|ShiftLeft1~14_combout\);

-- Location: LCCOMB_X57_Y44_N30
\U1|U1|ShiftRight0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~18_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight0~17_combout\) # (\U1|U1|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight0~17_combout\,
	datad => \U1|U1|ShiftRight1~5_combout\,
	combout => \U1|U1|ShiftRight0~18_combout\);

-- Location: LCCOMB_X58_Y41_N24
\U1|U1|RotateLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~24_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~21_combout\) # ((\U1|U1|RotateLeft0~23_combout\)))) # (!\U1|U1|IR~14_combout\ & (((\U1|U1|RotateLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|RotateLeft0~21_combout\,
	datac => \U1|U1|RotateLeft0~23_combout\,
	datad => \U1|U1|RotateLeft0~18_combout\,
	combout => \U1|U1|RotateLeft0~24_combout\);

-- Location: LCCOMB_X59_Y43_N22
\U1|U1|reg~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~224_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~176_combout\) # ((\U1|U1|RotateLeft0~24_combout\)))) # (!\U1|U1|reg~529_combout\ & (!\U1|U1|reg~176_combout\ & (\U1|U1|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight0~18_combout\,
	datad => \U1|U1|RotateLeft0~24_combout\,
	combout => \U1|U1|reg~224_combout\);

-- Location: LCCOMB_X59_Y43_N28
\U1|U1|ShiftRight1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~23_combout\ = (\U1|U1|ShiftRight1~6_combout\) # ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(3),
	datab => \U1|U1|LoadIR~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datad => \U1|U1|ShiftRight1~6_combout\,
	combout => \U1|U1|ShiftRight1~23_combout\);

-- Location: LCCOMB_X59_Y43_N16
\U1|U1|reg~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~225_combout\ = (\U1|U1|reg~176_combout\ & ((\U1|U1|reg~224_combout\ & (\U1|U1|RotateRight0~30_combout\)) # (!\U1|U1|reg~224_combout\ & ((\U1|U1|ShiftRight1~23_combout\))))) # (!\U1|U1|reg~176_combout\ & (((\U1|U1|reg~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~30_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|reg~224_combout\,
	datad => \U1|U1|ShiftRight1~23_combout\,
	combout => \U1|U1|reg~225_combout\);

-- Location: LCCOMB_X57_Y46_N6
\U1|U1|reg~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~236_combout\ = (\U1|U1|reg~197_combout\ & (\U1|U1|reg~535_combout\)) # (!\U1|U1|reg~197_combout\ & ((\U1|U1|reg~535_combout\ & ((\U1|U1|reg~225_combout\))) # (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~236_combout\);

-- Location: LCCOMB_X57_Y46_N16
\U1|U1|reg~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~237_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~236_combout\ & (\U1|U1|reg[5][10]~21_combout\)) # (!\U1|U1|reg~236_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg[5][10]~21_combout\,
	datac => \U1|U1|ShiftLeft1~14_combout\,
	datad => \U1|U1|reg~236_combout\,
	combout => \U1|U1|reg~237_combout\);

-- Location: FF_X57_Y46_N9
\U1|U1|reg[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][10]~21_combout\,
	asdata => \U1|U1|reg~237_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][10]~q\);

-- Location: FF_X56_Y46_N11
\U1|U1|M2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~12_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(10));

-- Location: LCCOMB_X50_Y41_N0
\U1|U1|Y~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~1_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[8]~0_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux25~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[8]~0_combout\,
	datad => \U1|U1|Mux25~4_combout\,
	combout => \U1|U1|Y~1_combout\);

-- Location: FF_X50_Y41_N1
\U1|U1|Y[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~1_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X53_Y41_N4
\U1|U1|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux26~0_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][7]~101_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][7]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[4][7]~102_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[6][7]~101_combout\,
	combout => \U1|U1|Mux26~0_combout\);

-- Location: LCCOMB_X53_Y41_N30
\U1|U1|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux26~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux26~0_combout\ & (\U1|U1|reg[7][7]~103_combout\)) # (!\U1|U1|Mux26~0_combout\ & ((\U1|U1|reg[5][7]~100_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][7]~103_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|Mux26~0_combout\,
	datad => \U1|U1|reg[5][7]~100_combout\,
	combout => \U1|U1|Mux26~1_combout\);

-- Location: LCCOMB_X53_Y40_N24
\U1|U1|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux26~2_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|reg[1][7]~96_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|reg[0][7]~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[1][7]~96_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[0][7]~98_combout\,
	combout => \U1|U1|Mux26~2_combout\);

-- Location: LCCOMB_X53_Y40_N2
\U1|U1|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux26~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux26~2_combout\ & ((\U1|U1|reg[3][7]~99_combout\))) # (!\U1|U1|Mux26~2_combout\ & (\U1|U1|reg[2][7]~97_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][7]~97_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[3][7]~99_combout\,
	datad => \U1|U1|Mux26~2_combout\,
	combout => \U1|U1|Mux26~3_combout\);

-- Location: LCCOMB_X60_Y40_N24
\U1|U1|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux26~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux26~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|Mux26~1_combout\,
	datad => \U1|U1|Mux26~3_combout\,
	combout => \U1|U1|Mux26~4_combout\);

-- Location: LCCOMB_X53_Y41_N26
\U1|U1|Y~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~13_combout\ = (\U1|U1|X[7]~8_combout\ & ((\U1|U1|process_0~6_combout\) # ((\U1|U1|Mux26~4_combout\ & !\U1|U1|Selector19~10_combout\)))) # (!\U1|U1|X[7]~8_combout\ & (\U1|U1|Mux26~4_combout\ & (!\U1|U1|Selector19~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[7]~8_combout\,
	datab => \U1|U1|Mux26~4_combout\,
	datac => \U1|U1|Selector19~10_combout\,
	datad => \U1|U1|process_0~6_combout\,
	combout => \U1|U1|Y~13_combout\);

-- Location: FF_X53_Y41_N27
\U1|U1|Y[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~13_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X55_Y39_N2
\U1|U1|reg~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~329_combout\ = (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~175_combout\) # ((\U1|U1|reg~328_combout\)))) # (!\U1|U1|reg~530_combout\ & (!\U1|U1|reg~175_combout\ & (\U1|U1|ShiftLeft0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|ShiftLeft0~23_combout\,
	datad => \U1|U1|reg~328_combout\,
	combout => \U1|U1|reg~329_combout\);

-- Location: LCCOMB_X55_Y39_N28
\U1|U1|reg~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~330_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~329_combout\ & (\U1|U1|reg[1][6]~88_combout\)) # (!\U1|U1|reg~329_combout\ & ((\U1|U1|ShiftLeft1~21_combout\))))) # (!\U1|U1|reg~175_combout\ & (((\U1|U1|reg~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg[1][6]~88_combout\,
	datac => \U1|U1|ShiftLeft1~21_combout\,
	datad => \U1|U1|reg~329_combout\,
	combout => \U1|U1|reg~330_combout\);

-- Location: FF_X55_Y39_N25
\U1|U1|reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][6]~88_combout\,
	asdata => \U1|U1|reg~330_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][6]~q\);

-- Location: LCCOMB_X55_Y39_N24
\U1|U1|reg[1][6]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][6]~88_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][6]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][6]~q\,
	datad => \U1|U1|M2~30_combout\,
	combout => \U1|U1|reg[1][6]~88_combout\);

-- Location: LCCOMB_X56_Y39_N6
\U1|U1|reg~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~333_combout\ = (\U1|U1|reg~188_combout\ & (\U1|U1|reg~532_combout\)) # (!\U1|U1|reg~188_combout\ & ((\U1|U1|reg~532_combout\ & ((\U1|U1|reg~328_combout\))) # (!\U1|U1|reg~532_combout\ & (\U1|U1|ShiftLeft0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftLeft0~23_combout\,
	datad => \U1|U1|reg~328_combout\,
	combout => \U1|U1|reg~333_combout\);

-- Location: LCCOMB_X56_Y39_N24
\U1|U1|reg~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~334_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~333_combout\ & (\U1|U1|reg[0][6]~90_combout\)) # (!\U1|U1|reg~333_combout\ & ((\U1|U1|ShiftLeft1~21_combout\))))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg[0][6]~90_combout\,
	datac => \U1|U1|ShiftLeft1~21_combout\,
	datad => \U1|U1|reg~333_combout\,
	combout => \U1|U1|reg~334_combout\);

-- Location: FF_X56_Y39_N3
\U1|U1|reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][6]~90_combout\,
	asdata => \U1|U1|reg~334_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][6]~q\);

-- Location: LCCOMB_X56_Y39_N2
\U1|U1|reg[0][6]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][6]~90_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][6]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][6]~q\,
	datad => \U1|U1|M2~30_combout\,
	combout => \U1|U1|reg[0][6]~90_combout\);

-- Location: LCCOMB_X56_Y39_N14
\U1|U1|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux27~2_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|reg[1][6]~88_combout\) # ((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & (((!\U1|U1|IR~13_combout\ & \U1|U1|reg[0][6]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[1][6]~88_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[0][6]~90_combout\,
	combout => \U1|U1|Mux27~2_combout\);

-- Location: LCCOMB_X56_Y39_N10
\U1|U1|reg~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~331_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~185_combout\) # ((\U1|U1|reg~328_combout\)))) # (!\U1|U1|reg~531_combout\ & (!\U1|U1|reg~185_combout\ & (\U1|U1|ShiftLeft0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft0~23_combout\,
	datad => \U1|U1|reg~328_combout\,
	combout => \U1|U1|reg~331_combout\);

-- Location: LCCOMB_X56_Y39_N4
\U1|U1|reg~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~332_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~331_combout\ & ((\U1|U1|reg[2][6]~89_combout\))) # (!\U1|U1|reg~331_combout\ & (\U1|U1|ShiftLeft1~21_combout\)))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~21_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|reg[2][6]~89_combout\,
	datad => \U1|U1|reg~331_combout\,
	combout => \U1|U1|reg~332_combout\);

-- Location: FF_X56_Y39_N9
\U1|U1|reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][6]~89_combout\,
	asdata => \U1|U1|reg~332_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][6]~q\);

-- Location: LCCOMB_X56_Y39_N8
\U1|U1|reg[2][6]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][6]~89_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][6]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][6]~q\,
	datad => \U1|U1|M2~30_combout\,
	combout => \U1|U1|reg[2][6]~89_combout\);

-- Location: LCCOMB_X56_Y39_N0
\U1|U1|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux27~3_combout\ = (\U1|U1|Mux27~2_combout\ & ((\U1|U1|reg[3][6]~91_combout\) # ((!\U1|U1|IR~13_combout\)))) # (!\U1|U1|Mux27~2_combout\ & (((\U1|U1|reg[2][6]~89_combout\ & \U1|U1|IR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][6]~91_combout\,
	datab => \U1|U1|Mux27~2_combout\,
	datac => \U1|U1|reg[2][6]~89_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|Mux27~3_combout\);

-- Location: LCCOMB_X54_Y39_N6
\U1|U1|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux27~0_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\) # (\U1|U1|reg[6][6]~92_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][6]~94_combout\ & (!\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][6]~94_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[6][6]~92_combout\,
	combout => \U1|U1|Mux27~0_combout\);

-- Location: LCCOMB_X55_Y39_N12
\U1|U1|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux27~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux27~0_combout\ & ((\U1|U1|reg[7][6]~95_combout\))) # (!\U1|U1|Mux27~0_combout\ & (\U1|U1|reg[5][6]~93_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][6]~93_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|Mux27~0_combout\,
	datad => \U1|U1|reg[7][6]~95_combout\,
	combout => \U1|U1|Mux27~1_combout\);

-- Location: LCCOMB_X55_Y39_N6
\U1|U1|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux27~4_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|Mux27~1_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|Mux27~3_combout\,
	datad => \U1|U1|Mux27~1_combout\,
	combout => \U1|U1|Mux27~4_combout\);

-- Location: LCCOMB_X50_Y41_N14
\U1|U1|Y~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~12_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & ((\U1|U1|X[6]~9_combout\)))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux27~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|Mux27~4_combout\,
	datad => \U1|U1|X[6]~9_combout\,
	combout => \U1|U1|Y~12_combout\);

-- Location: FF_X50_Y41_N15
\U1|U1|Y[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~12_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y41_N18
\U1|U2|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~2_combout\ = (!\U1|U1|Y[8]~_Duplicate_1_q\ & \U1|U2|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => \U1|U2|Equal1~1_combout\,
	combout => \U1|U2|Equal1~2_combout\);

-- Location: FF_X56_Y45_N9
\U1|U1|X[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[11]~5_combout\,
	asdata => \U1|U1|vga_char[11]~3_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(11));

-- Location: LCCOMB_X50_Y41_N16
\U1|U2|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~3_combout\ = (!\U1|U1|Y[10]~_Duplicate_1_q\ & (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U1|Y[9]~_Duplicate_1_q\ & !\U1|U1|Y[8]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U1|Y[11]~_Duplicate_1_q\,
	datac => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => \U1|U1|Y[8]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~3_combout\);

-- Location: LCCOMB_X53_Y41_N12
\U1|U2|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~4_combout\ = (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Equal1~0_combout\ & \U1|U2|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datac => \U1|U2|Equal1~0_combout\,
	datad => \U1|U2|Equal1~3_combout\,
	combout => \U1|U2|Equal1~4_combout\);

-- Location: LCCOMB_X50_Y41_N22
\U1|U1|Y~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~16_combout\ = (\U1|U1|Selector19~10_combout\ & (((\U1|U1|process_0~6_combout\ & \U1|U1|X[5]~10_combout\)))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux28~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|Mux28~4_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|X[5]~10_combout\,
	combout => \U1|U1|Y~16_combout\);

-- Location: FF_X50_Y41_N23
\U1|U1|Y[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~16_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X45_Y41_N8
\U1|U2|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~7_combout\ = (\U1|U2|Equal1~4_combout\ & !\U1|U1|Y[5]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Equal1~4_combout\,
	datad => \U1|U1|Y[5]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~7_combout\);

-- Location: LCCOMB_X50_Y41_N20
\U1|U1|Y~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~15_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|X[4]~11_combout\ & (\U1|U1|process_0~6_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux29~4_combout\) # ((\U1|U1|X[4]~11_combout\ & \U1|U1|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|X[4]~11_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|Mux29~4_combout\,
	combout => \U1|U1|Y~15_combout\);

-- Location: FF_X50_Y41_N21
\U1|U1|Y[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~15_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X49_Y37_N30
\U1|U1|Y~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~2_combout\ = (\U1|U1|process_0~6_combout\ & (((\U1|U1|X[0]~15_combout\)))) # (!\U1|U1|process_0~6_combout\ & ((\U1|U1|Mux33~4_combout\) # ((\U1|U1|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux33~4_combout\,
	datab => \U1|U1|process_0~5_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|Y~2_combout\);

-- Location: FF_X49_Y37_N31
\U1|U1|Y[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~2_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X55_Y38_N14
\U1|U1|reg~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~460_combout\ = (\U1|U1|reg~191_combout\ & (\U1|U1|reg~533_combout\)) # (!\U1|U1|reg~191_combout\ & ((\U1|U1|reg~533_combout\ & ((\U1|U1|reg~453_combout\))) # (!\U1|U1|reg~533_combout\ & (\U1|U1|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~191_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|ShiftLeft0~27_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~460_combout\);

-- Location: LCCOMB_X55_Y38_N8
\U1|U1|reg~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~461_combout\ = (\U1|U1|reg~460_combout\ & ((\U1|U1|reg[3][14]~115_combout\) # ((!\U1|U1|reg~191_combout\)))) # (!\U1|U1|reg~460_combout\ & (((!\U1|U1|ShiftLeft1~27_combout\ & \U1|U1|reg~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][14]~115_combout\,
	datab => \U1|U1|ShiftLeft1~27_combout\,
	datac => \U1|U1|reg~460_combout\,
	datad => \U1|U1|reg~191_combout\,
	combout => \U1|U1|reg~461_combout\);

-- Location: FF_X55_Y38_N31
\U1|U1|reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][14]~115_combout\,
	asdata => \U1|U1|reg~461_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][14]~q\);

-- Location: LCCOMB_X55_Y38_N30
\U1|U1|reg[3][14]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][14]~115_combout\ = (\U1|U1|reg~169_combout\ & ((\U1|U1|reg[3][14]~q\))) # (!\U1|U1|reg~169_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[3][14]~q\,
	datad => \U1|U1|reg~169_combout\,
	combout => \U1|U1|reg[3][14]~115_combout\);

-- Location: LCCOMB_X55_Y38_N2
\U1|U1|reg~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~458_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~188_combout\) # ((\U1|U1|reg~453_combout\)))) # (!\U1|U1|reg~532_combout\ & (!\U1|U1|reg~188_combout\ & (\U1|U1|ShiftLeft0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft0~27_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~458_combout\);

-- Location: LCCOMB_X55_Y38_N28
\U1|U1|reg~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~459_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~458_combout\ & (\U1|U1|reg[0][14]~114_combout\)) # (!\U1|U1|reg~458_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][14]~114_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~458_combout\,
	combout => \U1|U1|reg~459_combout\);

-- Location: FF_X55_Y38_N5
\U1|U1|reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][14]~114_combout\,
	asdata => \U1|U1|reg~459_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][14]~q\);

-- Location: LCCOMB_X55_Y38_N4
\U1|U1|reg[0][14]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][14]~114_combout\ = (\U1|U1|reg~168_combout\ & ((\U1|U1|reg[0][14]~q\))) # (!\U1|U1|reg~168_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[0][14]~q\,
	datad => \U1|U1|reg~168_combout\,
	combout => \U1|U1|reg[0][14]~114_combout\);

-- Location: LCCOMB_X54_Y38_N30
\U1|U1|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux2~2_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & (\U1|U1|reg[2][14]~113_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg[0][14]~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[2][14]~113_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[0][14]~114_combout\,
	combout => \U1|U1|Mux2~2_combout\);

-- Location: LCCOMB_X54_Y38_N16
\U1|U1|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux2~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux2~2_combout\ & ((\U1|U1|reg[3][14]~115_combout\))) # (!\U1|U1|Mux2~2_combout\ & (\U1|U1|reg[1][14]~112_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][14]~112_combout\,
	datac => \U1|U1|reg[3][14]~115_combout\,
	datad => \U1|U1|Mux2~2_combout\,
	combout => \U1|U1|Mux2~3_combout\);

-- Location: LCCOMB_X54_Y38_N18
\U1|U1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux2~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg[5][14]~117_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg[4][14]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[5][14]~117_combout\,
	datad => \U1|U1|reg[4][14]~118_combout\,
	combout => \U1|U1|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y38_N12
\U1|U1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux2~1_combout\ = (\U1|U1|Mux2~0_combout\ & (((\U1|U1|reg[7][14]~119_combout\) # (!\U1|U1|IR~2_combout\)))) # (!\U1|U1|Mux2~0_combout\ & (\U1|U1|reg[6][14]~116_combout\ & (\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][14]~116_combout\,
	datab => \U1|U1|Mux2~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[7][14]~119_combout\,
	combout => \U1|U1|Mux2~1_combout\);

-- Location: LCCOMB_X54_Y38_N22
\U1|U1|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux2~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux2~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux2~3_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|Mux2~1_combout\,
	combout => \U1|U1|Mux2~4_combout\);

-- Location: FF_X54_Y38_N25
\U1|U1|X[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[14]~2_combout\,
	asdata => \U1|U1|Mux2~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(14));

-- Location: LCCOMB_X56_Y40_N20
\U1|U1|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux1~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][15]~121_combout\) # ((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|reg[0][15]~122_combout\ & !\U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[2][15]~121_combout\,
	datac => \U1|U1|reg[0][15]~122_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux1~2_combout\);

-- Location: LCCOMB_X56_Y40_N6
\U1|U1|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux1~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux1~2_combout\ & ((\U1|U1|reg[3][15]~123_combout\))) # (!\U1|U1|Mux1~2_combout\ & (\U1|U1|reg[1][15]~120_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][15]~120_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg[3][15]~123_combout\,
	datad => \U1|U1|Mux1~2_combout\,
	combout => \U1|U1|Mux1~3_combout\);

-- Location: LCCOMB_X59_Y40_N4
\U1|U1|reg~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~513_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & (!\U1|U1|IR~10_combout\)) # (!\U1|U1|reg~489_combout\ & ((\U1|U1|Decoder0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|process_0~2_combout\,
	datac => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Decoder0~4_combout\,
	combout => \U1|U1|reg~513_combout\);

-- Location: LCCOMB_X55_Y40_N20
\U1|U1|reg~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~515_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|reg~498_combout\ & \U1|U1|Decoder0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg~498_combout\,
	datac => \U1|U1|Decoder0~4_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~515_combout\);

-- Location: LCCOMB_X59_Y40_N0
\U1|U1|reg~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~516_combout\ = (\U1|U1|reg~514_combout\) # ((\U1|U1|reg~513_combout\ & ((\U1|U1|reg~515_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~514_combout\,
	datab => \U1|U1|reg~513_combout\,
	datac => \U1|U1|reg~515_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~516_combout\);

-- Location: FF_X57_Y39_N7
\U1|U1|reg[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][15]~124_combout\,
	asdata => \U1|U1|reg~516_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][15]~q\);

-- Location: LCCOMB_X57_Y39_N6
\U1|U1|reg[6][15]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][15]~124_combout\ = (\U1|U1|reg~170_combout\ & ((\U1|U1|reg[6][15]~q\))) # (!\U1|U1|reg~170_combout\ & (\U1|U1|M2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~59_combout\,
	datac => \U1|U1|reg[6][15]~q\,
	datad => \U1|U1|reg~170_combout\,
	combout => \U1|U1|reg[6][15]~124_combout\);

-- Location: LCCOMB_X59_Y40_N10
\U1|U1|reg~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~525_combout\ = (\U1|U1|process_0~2_combout\ & ((\U1|U1|reg~489_combout\ & ((!\U1|U1|IR~10_combout\))) # (!\U1|U1|reg~489_combout\ & (\U1|U1|Decoder0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~7_combout\,
	datab => \U1|U1|process_0~2_combout\,
	datac => \U1|U1|IR~10_combout\,
	datad => \U1|U1|reg~489_combout\,
	combout => \U1|U1|reg~525_combout\);

-- Location: LCCOMB_X59_Y40_N28
\U1|U1|reg~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~526_combout\ = (\U1|U1|reg[7][15]~127_combout\ & (((\U1|U1|reg~489_combout\ & !\U1|U1|Decoder0~7_combout\)) # (!\U1|U1|reg~525_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~489_combout\,
	datab => \U1|U1|Decoder0~7_combout\,
	datac => \U1|U1|reg[7][15]~127_combout\,
	datad => \U1|U1|reg~525_combout\,
	combout => \U1|U1|reg~526_combout\);

-- Location: LCCOMB_X59_Y40_N30
\U1|U1|reg~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~527_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~7_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~7_combout\,
	datac => \U1|U1|reg~497_combout\,
	datad => \U1|U1|reg~498_combout\,
	combout => \U1|U1|reg~527_combout\);

-- Location: LCCOMB_X59_Y40_N24
\U1|U1|reg~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~528_combout\ = (\U1|U1|reg~526_combout\) # ((\U1|U1|reg~525_combout\ & ((\U1|U1|reg~527_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~525_combout\,
	datab => \U1|U1|reg~526_combout\,
	datac => \U1|U1|reg~527_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~528_combout\);

-- Location: FF_X57_Y39_N9
\U1|U1|reg[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][15]~127_combout\,
	asdata => \U1|U1|reg~528_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][15]~q\);

-- Location: LCCOMB_X57_Y39_N8
\U1|U1|reg[7][15]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][15]~127_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][15]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~59_combout\,
	datac => \U1|U1|reg[7][15]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][15]~127_combout\);

-- Location: LCCOMB_X55_Y40_N28
\U1|U1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux1~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\) # (\U1|U1|reg[5][15]~125_combout\)))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][15]~126_combout\ & (!\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[4][15]~126_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[5][15]~125_combout\,
	combout => \U1|U1|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y40_N18
\U1|U1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux1~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux1~0_combout\ & ((\U1|U1|reg[7][15]~127_combout\))) # (!\U1|U1|Mux1~0_combout\ & (\U1|U1|reg[6][15]~124_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[6][15]~124_combout\,
	datac => \U1|U1|reg[7][15]~127_combout\,
	datad => \U1|U1|Mux1~0_combout\,
	combout => \U1|U1|Mux1~1_combout\);

-- Location: LCCOMB_X49_Y37_N20
\U1|U1|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux1~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux1~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux1~3_combout\,
	datad => \U1|U1|Mux1~1_combout\,
	combout => \U1|U1|Mux1~4_combout\);

-- Location: FF_X55_Y43_N25
\U1|U1|X[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[15]~1_combout\,
	asdata => \U1|U1|Mux1~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(15));

-- Location: LCCOMB_X59_Y46_N6
\U1|U1|reg~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~448_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|reg~191_combout\)) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~533_combout\ & (\U1|U1|reg~191_combout\)) # (!\U1|U1|reg~533_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~26_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|reg~533_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~448_combout\);

-- Location: LCCOMB_X60_Y46_N10
\U1|U1|reg~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~449_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~448_combout\ & (\U1|U1|reg[3][1]~51_combout\)) # (!\U1|U1|reg~448_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~533_combout\ & (((\U1|U1|reg~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][1]~51_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|reg~448_combout\,
	datad => \U1|U1|reg~433_combout\,
	combout => \U1|U1|reg~449_combout\);

-- Location: FF_X59_Y46_N15
\U1|U1|reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][1]~51_combout\,
	asdata => \U1|U1|reg~449_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][1]~q\);

-- Location: LCCOMB_X59_Y34_N2
\U3|U2|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~1_combout\ = (\U3|U1|scan_code\(6) & (!\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(2) $ (\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(5)) # (\U3|U1|scan_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(6),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux6~1_combout\);

-- Location: LCCOMB_X59_Y34_N14
\U3|U2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~2_combout\ = (\U3|U1|scan_code\(0) & ((!\U3|U2|Mux6~1_combout\))) # (!\U3|U1|scan_code\(0) & (!\U3|U2|Mux6~0_combout\ & \U3|U2|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux6~0_combout\,
	datab => \U3|U1|scan_code\(0),
	datad => \U3|U2|Mux6~1_combout\,
	combout => \U3|U2|Mux6~2_combout\);

-- Location: LCCOMB_X59_Y34_N22
\U3|U2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~0_combout\ = (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(6)) # (\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(3) & (((\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y34_N16
\U3|U2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~3_combout\ = (\U3|U2|Mux6~0_combout\ & ((\U3|U1|scan_code\(0)) # (!\U3|U2|Mux6~1_combout\))) # (!\U3|U2|Mux6~0_combout\ & ((\U3|U2|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datac => \U3|U2|Mux6~0_combout\,
	datad => \U3|U2|Mux6~1_combout\,
	combout => \U3|U2|Mux6~3_combout\);

-- Location: LCCOMB_X59_Y34_N26
\U3|U2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~4_combout\ = (\U3|U1|scan_code\(2) & ((\U3|U2|Mux6~2_combout\ & (\U3|U1|scan_code\(1))) # (!\U3|U2|Mux6~2_combout\ & ((\U3|U2|Mux6~3_combout\))))) # (!\U3|U1|scan_code\(2) & (((!\U3|U2|Mux6~3_combout\) # (!\U3|U2|Mux6~2_combout\)) # 
-- (!\U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(1),
	datac => \U3|U2|Mux6~2_combout\,
	datad => \U3|U2|Mux6~3_combout\,
	combout => \U3|U2|Mux6~4_combout\);

-- Location: LCCOMB_X55_Y34_N6
\U3|U2|bin_digit~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~9_combout\ = ((\U3|U1|scan_code\(4) & ((\U3|U2|Mux6~4_combout\))) # (!\U3|U1|scan_code\(4) & (\U3|U2|Mux6~10_combout\))) # (!\U3|U2|bin_digit~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux6~10_combout\,
	datab => \U3|U2|Mux6~4_combout\,
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U2|bin_digit~3_combout\,
	combout => \U3|U2|bin_digit~9_combout\);

-- Location: FF_X55_Y34_N7
\U3|U2|bin_digit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(1));

-- Location: FF_X47_Y38_N7
\U1|U1|TECLADO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(1),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(1));

-- Location: LCCOMB_X54_Y45_N12
\U1|U1|reg~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~440_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~537_combout\ & (\U1|U1|reg~203_combout\)) # (!\U1|U1|reg~537_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~26_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|reg~537_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~440_combout\);

-- Location: LCCOMB_X60_Y46_N22
\U1|U1|reg~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~441_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~440_combout\ & (\U1|U1|reg[7][1]~55_combout\)) # (!\U1|U1|reg~440_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~537_combout\ & (((\U1|U1|reg~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg[7][1]~55_combout\,
	datac => \U1|U1|reg~440_combout\,
	datad => \U1|U1|reg~433_combout\,
	combout => \U1|U1|reg~441_combout\);

-- Location: FF_X59_Y45_N15
\U1|U1|reg[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][1]~55_combout\,
	asdata => \U1|U1|reg~441_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][1]~q\);

-- Location: LCCOMB_X59_Y45_N14
\U1|U1|reg[7][1]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][1]~55_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][1]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[7][1]~55_combout\);

-- Location: LCCOMB_X61_Y43_N30
\U1|U1|reg~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~438_combout\ = (\U1|U1|reg~536_combout\ & (((\U1|U1|reg~200_combout\)))) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~200_combout\))) # (!\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|RotateLeft0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~10_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|reg~536_combout\,
	datad => \U1|U1|ShiftRight0~26_combout\,
	combout => \U1|U1|reg~438_combout\);

-- Location: LCCOMB_X59_Y45_N12
\U1|U1|reg~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~439_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~438_combout\ & (\U1|U1|reg[4][1]~54_combout\)) # (!\U1|U1|reg~438_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg[4][1]~54_combout\,
	datac => \U1|U1|reg~438_combout\,
	datad => \U1|U1|reg~433_combout\,
	combout => \U1|U1|reg~439_combout\);

-- Location: FF_X59_Y45_N5
\U1|U1|reg[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][1]~54_combout\,
	asdata => \U1|U1|reg~439_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][1]~q\);

-- Location: LCCOMB_X59_Y45_N4
\U1|U1|reg[4][1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][1]~54_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][1]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[4][1]~54_combout\);

-- Location: LCCOMB_X59_Y46_N10
\U1|U1|reg~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~436_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (((\U1|U1|reg~197_combout\)))) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~535_combout\ & (\U1|U1|reg~197_combout\)) # (!\U1|U1|reg~535_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~26_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|reg~197_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~436_combout\);

-- Location: LCCOMB_X59_Y45_N26
\U1|U1|reg~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~437_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~436_combout\ & (\U1|U1|reg[5][1]~53_combout\)) # (!\U1|U1|reg~436_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~535_combout\ & (((\U1|U1|reg~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg[5][1]~53_combout\,
	datac => \U1|U1|reg~436_combout\,
	datad => \U1|U1|reg~433_combout\,
	combout => \U1|U1|reg~437_combout\);

-- Location: FF_X59_Y45_N19
\U1|U1|reg[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][1]~53_combout\,
	asdata => \U1|U1|reg~437_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][1]~q\);

-- Location: LCCOMB_X59_Y45_N18
\U1|U1|reg[5][1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][1]~53_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][1]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[5][1]~53_combout\);

-- Location: LCCOMB_X59_Y45_N10
\U1|U1|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux15~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\) # (\U1|U1|reg[5][1]~53_combout\)))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][1]~54_combout\ & (!\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[4][1]~54_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[5][1]~53_combout\,
	combout => \U1|U1|Mux15~0_combout\);

-- Location: LCCOMB_X59_Y45_N20
\U1|U1|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux15~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux15~0_combout\ & ((\U1|U1|reg[7][1]~55_combout\))) # (!\U1|U1|Mux15~0_combout\ & (\U1|U1|reg[6][1]~52_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][1]~52_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[7][1]~55_combout\,
	datad => \U1|U1|Mux15~0_combout\,
	combout => \U1|U1|Mux15~1_combout\);

-- Location: LCCOMB_X59_Y46_N28
\U1|U1|reg~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~442_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~530_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~26_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|reg~530_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~442_combout\);

-- Location: LCCOMB_X60_Y46_N0
\U1|U1|reg~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~443_combout\ = (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~442_combout\ & (\U1|U1|reg[1][1]~48_combout\)) # (!\U1|U1|reg~442_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~530_combout\ & (((\U1|U1|reg~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][1]~48_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|reg~442_combout\,
	datad => \U1|U1|reg~433_combout\,
	combout => \U1|U1|reg~443_combout\);

-- Location: FF_X59_Y46_N1
\U1|U1|reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][1]~48_combout\,
	asdata => \U1|U1|reg~443_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][1]~q\);

-- Location: LCCOMB_X59_Y46_N0
\U1|U1|reg[1][1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][1]~48_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][1]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[1][1]~48_combout\);

-- Location: LCCOMB_X60_Y46_N26
\U1|U1|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux15~3_combout\ = (\U1|U1|Mux15~2_combout\ & (((\U1|U1|reg[3][1]~51_combout\)) # (!\U1|U1|IR~1_combout\))) # (!\U1|U1|Mux15~2_combout\ & (\U1|U1|IR~1_combout\ & (\U1|U1|reg[1][1]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux15~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg[1][1]~48_combout\,
	datad => \U1|U1|reg[3][1]~51_combout\,
	combout => \U1|U1|Mux15~3_combout\);

-- Location: LCCOMB_X59_Y45_N28
\U1|U1|M4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~37_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & (\U1|U1|Mux15~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux15~1_combout\,
	datac => \U1|U1|Mux15~3_combout\,
	datad => \U1|U1|process_0~5_combout\,
	combout => \U1|U1|M4~37_combout\);

-- Location: LCCOMB_X58_Y38_N8
\U1|U1|M4[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[1]~6_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~37_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux32~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~1_combout\,
	datab => \U1|U1|Mux32~4_combout\,
	datad => \U1|U1|M4~37_combout\,
	combout => \U1|U1|M4[1]~6_combout\);

-- Location: FF_X58_Y38_N9
\U1|U1|M4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[1]~6_combout\,
	asdata => \U1|U1|X[1]~14_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(1));

-- Location: LCCOMB_X49_Y37_N28
\U1|U1|X[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[1]~feeder_combout\ = \U1|U1|X[1]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|X[1]~14_combout\,
	combout => \U1|U1|X[1]~feeder_combout\);

-- Location: LCCOMB_X59_Y45_N24
\U1|U1|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux15~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux15~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux15~3_combout\,
	datad => \U1|U1|Mux15~1_combout\,
	combout => \U1|U1|Mux15~4_combout\);

-- Location: FF_X49_Y37_N29
\U1|U1|X[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[1]~feeder_combout\,
	asdata => \U1|U1|Mux15~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(1));

-- Location: LCCOMB_X46_Y38_N18
\U1|U2|RESULT[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[1]~46_combout\ = (\U1|U1|OP\(2) & (\U1|U1|X\(1) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[1]~_Duplicate_1_q\))))) # (!\U1|U1|OP\(2) & ((\U1|U1|OP\(0) & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (\U1|U1|X\(1)))) # (!\U1|U1|OP\(0) & (\U1|U1|Y[1]~_Duplicate_1_q\ 
-- & \U1|U1|X\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|OP\(2),
	datac => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => \U1|U1|X\(1),
	combout => \U1|U2|RESULT[1]~46_combout\);

-- Location: LCCOMB_X47_Y38_N14
\U1|U2|RESULT[1]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[1]~47_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(1))))) # (!\U1|U2|RESULT[15]~2_combout\ & (!\U1|U2|Equal0~0_combout\ & (\U1|U2|RESULT[1]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal0~0_combout\,
	datab => \U1|U2|RESULT[1]~46_combout\,
	datac => \U1|U1|X\(1),
	datad => \U1|U2|RESULT[15]~2_combout\,
	combout => \U1|U2|RESULT[1]~47_combout\);

-- Location: LCCOMB_X47_Y38_N16
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U1|X\(1))))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U1|X\(1)))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U1|X\(1),
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\);

-- Location: LCCOMB_X47_Y40_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = (\U1|U1|X\(0) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(0) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ = CARRY((\U1|U1|X\(0)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(0),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\);

-- Location: LCCOMB_X47_Y40_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X47_Y38_N0
\U1|U2|RESULT[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[1]~48_combout\ = (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	combout => \U1|U2|RESULT[1]~48_combout\);

-- Location: LCCOMB_X47_Y38_N2
\U1|U2|RESULT[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[1]~49_combout\ = (\U1|U2|RESULT[1]~47_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux14~4_combout\) # (\U1|U2|RESULT[1]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux14~4_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|RESULT[1]~47_combout\,
	datad => \U1|U2|RESULT[1]~48_combout\,
	combout => \U1|U2|RESULT[1]~49_combout\);

-- Location: LCCOMB_X47_Y38_N28
\U1|U2|RESULT[1]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[1]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[1]~49_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[1]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U2|RESULT[1]$latch~combout\,
	datac => \U1|U2|RESULT[1]~49_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[1]$latch~combout\);

-- Location: LCCOMB_X47_Y38_N20
\U1|U1|M2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~48_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M4\(1)) # ((!\U1|U1|selM2\(0))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|selM2\(0) & \U1|U2|RESULT[1]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|M4\(1),
	datac => \U1|U1|selM2\(0),
	datad => \U1|U2|RESULT[1]$latch~combout\,
	combout => \U1|U1|M2~48_combout\);

-- Location: LCCOMB_X47_Y38_N6
\U1|U1|M2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~49_combout\ = (\U1|U1|selM2\(0) & (((\U1|U1|M2~48_combout\)))) # (!\U1|U1|selM2\(0) & ((\U1|U1|M2~48_combout\ & ((\U1|U1|TECLADO\(1)))) # (!\U1|U1|M2~48_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	datac => \U1|U1|TECLADO\(1),
	datad => \U1|U1|M2~48_combout\,
	combout => \U1|U1|M2~49_combout\);

-- Location: LCCOMB_X47_Y38_N24
\U1|U1|M2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~50_combout\ = (\U1|U1|M2~47_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~47_combout\,
	datab => \U1|U1|selM2\(2),
	datad => \U1|U1|M2~49_combout\,
	combout => \U1|U1|M2~50_combout\);

-- Location: LCCOMB_X59_Y46_N14
\U1|U1|reg[3][1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][1]~51_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][1]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[3][1]~51_combout\);

-- Location: LCCOMB_X59_Y46_N22
\U1|U1|reg~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~444_combout\ = (\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|reg~185_combout\)) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|reg~531_combout\ & (\U1|U1|reg~185_combout\)) # (!\U1|U1|reg~531_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~26_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|reg~531_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~444_combout\);

-- Location: LCCOMB_X59_Y46_N24
\U1|U1|reg~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~445_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~444_combout\ & (\U1|U1|reg[2][1]~49_combout\)) # (!\U1|U1|reg~444_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~531_combout\ & (((\U1|U1|reg~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg[2][1]~49_combout\,
	datac => \U1|U1|reg~433_combout\,
	datad => \U1|U1|reg~444_combout\,
	combout => \U1|U1|reg~445_combout\);

-- Location: FF_X59_Y46_N27
\U1|U1|reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][1]~49_combout\,
	asdata => \U1|U1|reg~445_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][1]~q\);

-- Location: LCCOMB_X59_Y46_N26
\U1|U1|reg[2][1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][1]~49_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][1]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[2][1]~49_combout\);

-- Location: LCCOMB_X59_Y46_N30
\U1|U1|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux32~3_combout\ = (\U1|U1|Mux32~2_combout\ & ((\U1|U1|reg[3][1]~51_combout\) # ((!\U1|U1|IR~13_combout\)))) # (!\U1|U1|Mux32~2_combout\ & (((\U1|U1|IR~13_combout\ & \U1|U1|reg[2][1]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux32~2_combout\,
	datab => \U1|U1|reg[3][1]~51_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[2][1]~49_combout\,
	combout => \U1|U1|Mux32~3_combout\);

-- Location: LCCOMB_X59_Y45_N0
\U1|U1|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux32~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux32~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux32~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux32~1_combout\,
	datac => \U1|U1|Mux32~3_combout\,
	datad => \U1|U1|IR~14_combout\,
	combout => \U1|U1|Mux32~4_combout\);

-- Location: LCCOMB_X50_Y41_N2
\U1|U1|Y~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~10_combout\ = (\U1|U1|Selector19~10_combout\ & (((\U1|U1|process_0~6_combout\ & \U1|U1|X[1]~14_combout\)))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux32~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|Mux32~4_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|X[1]~14_combout\,
	combout => \U1|U1|Y~10_combout\);

-- Location: FF_X50_Y41_N3
\U1|U1|Y[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X53_Y41_N14
\U1|U2|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~5_combout\ = (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & (!\U1|U1|Y[5]~_Duplicate_1_q\ & \U1|U2|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datac => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => \U1|U2|Equal1~4_combout\,
	combout => \U1|U2|Equal1~5_combout\);

-- Location: LCCOMB_X48_Y41_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_0|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & !\U1|U1|X\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => \U1|U1|X\(15),
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\);

-- Location: LCCOMB_X47_Y37_N0
\U1|U2|Div0|auto_generated|divider|divider|selnose[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|selnose\(0) = (\U1|U1|Y[2]~_Duplicate_1_q\) # ((\U1|U1|Y[1]~_Duplicate_1_q\) # ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\) # (!\U1|U2|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datac => \U1|U2|Equal1~5_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_0|_~0_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X47_Y37_N16
\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~1_combout\ & (\U1|U1|X\(15) $ (((\U1|U2|Div0|auto_generated|divider|divider|selnose\(0)) # (!\U1|U1|Y[0]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~1_combout\,
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datac => \U1|U1|X\(15),
	datad => \U1|U2|Div0|auto_generated|divider|divider|selnose\(0),
	combout => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\);

-- Location: LCCOMB_X47_Y37_N10
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ = \U1|U1|X\(14) $ (((!\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\ & (\U1|U1|Y[0]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~0_combout\,
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datac => \U1|U1|X\(14),
	datad => \U1|U2|Div0|auto_generated|divider|divider|selnose[17]~2_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\);

-- Location: LCCOMB_X52_Y39_N14
\U1|U1|reg~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~477_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~532_combout\) # ((!\U1|U1|ShiftLeft1~29_combout\)))) # (!\U1|U1|reg~188_combout\ & (!\U1|U1|reg~532_combout\ & (\U1|U1|ShiftLeft0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftLeft0~29_combout\,
	datad => \U1|U1|ShiftLeft1~29_combout\,
	combout => \U1|U1|reg~477_combout\);

-- Location: LCCOMB_X52_Y39_N8
\U1|U1|reg~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~478_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~477_combout\ & (\U1|U1|reg[0][13]~106_combout\)) # (!\U1|U1|reg~477_combout\ & ((\U1|U1|reg~472_combout\))))) # (!\U1|U1|reg~532_combout\ & (((\U1|U1|reg~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][13]~106_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|reg~477_combout\,
	datad => \U1|U1|reg~472_combout\,
	combout => \U1|U1|reg~478_combout\);

-- Location: FF_X52_Y39_N11
\U1|U1|reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][13]~106_combout\,
	asdata => \U1|U1|reg~478_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][13]~q\);

-- Location: LCCOMB_X52_Y39_N10
\U1|U1|reg[0][13]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][13]~106_combout\ = (\U1|U1|reg~168_combout\ & ((\U1|U1|reg[0][13]~q\))) # (!\U1|U1|reg~168_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[0][13]~q\,
	datad => \U1|U1|reg~168_combout\,
	combout => \U1|U1|reg[0][13]~106_combout\);

-- Location: LCCOMB_X52_Y39_N26
\U1|U1|reg~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~475_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~531_combout\) # ((!\U1|U1|ShiftLeft1~29_combout\)))) # (!\U1|U1|reg~185_combout\ & (!\U1|U1|reg~531_combout\ & (\U1|U1|ShiftLeft0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|ShiftLeft0~29_combout\,
	datad => \U1|U1|ShiftLeft1~29_combout\,
	combout => \U1|U1|reg~475_combout\);

-- Location: LCCOMB_X52_Y39_N12
\U1|U1|reg~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~476_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~475_combout\ & (\U1|U1|reg[2][13]~105_combout\)) # (!\U1|U1|reg~475_combout\ & ((\U1|U1|reg~472_combout\))))) # (!\U1|U1|reg~531_combout\ & (((\U1|U1|reg~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg[2][13]~105_combout\,
	datac => \U1|U1|reg~475_combout\,
	datad => \U1|U1|reg~472_combout\,
	combout => \U1|U1|reg~476_combout\);

-- Location: FF_X52_Y39_N17
\U1|U1|reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][13]~105_combout\,
	asdata => \U1|U1|reg~476_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][13]~q\);

-- Location: LCCOMB_X52_Y39_N16
\U1|U1|reg[2][13]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][13]~105_combout\ = (\U1|U1|reg~167_combout\ & ((\U1|U1|reg[2][13]~q\))) # (!\U1|U1|reg~167_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[2][13]~q\,
	datad => \U1|U1|reg~167_combout\,
	combout => \U1|U1|reg[2][13]~105_combout\);

-- Location: LCCOMB_X52_Y42_N30
\U1|U1|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux3~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|reg[2][13]~105_combout\) # (\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][13]~106_combout\ & ((!\U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[0][13]~106_combout\,
	datac => \U1|U1|reg[2][13]~105_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux3~2_combout\);

-- Location: LCCOMB_X53_Y42_N10
\U1|U1|reg~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~479_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~533_combout\) # ((!\U1|U1|ShiftLeft1~29_combout\)))) # (!\U1|U1|reg~191_combout\ & (!\U1|U1|reg~533_combout\ & ((\U1|U1|ShiftLeft0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~191_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|ShiftLeft1~29_combout\,
	datad => \U1|U1|ShiftLeft0~29_combout\,
	combout => \U1|U1|reg~479_combout\);

-- Location: LCCOMB_X54_Y42_N30
\U1|U1|reg~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~480_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~479_combout\ & ((\U1|U1|reg[3][13]~107_combout\))) # (!\U1|U1|reg~479_combout\ & (\U1|U1|reg~472_combout\)))) # (!\U1|U1|reg~533_combout\ & (((\U1|U1|reg~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~472_combout\,
	datac => \U1|U1|reg[3][13]~107_combout\,
	datad => \U1|U1|reg~479_combout\,
	combout => \U1|U1|reg~480_combout\);

-- Location: FF_X54_Y42_N19
\U1|U1|reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][13]~107_combout\,
	asdata => \U1|U1|reg~480_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][13]~q\);

-- Location: LCCOMB_X54_Y42_N18
\U1|U1|reg[3][13]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][13]~107_combout\ = (\U1|U1|reg~169_combout\ & ((\U1|U1|reg[3][13]~q\))) # (!\U1|U1|reg~169_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[3][13]~q\,
	datad => \U1|U1|reg~169_combout\,
	combout => \U1|U1|reg[3][13]~107_combout\);

-- Location: LCCOMB_X52_Y42_N8
\U1|U1|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux3~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux3~2_combout\ & ((\U1|U1|reg[3][13]~107_combout\))) # (!\U1|U1|Mux3~2_combout\ & (\U1|U1|reg[1][13]~104_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][13]~104_combout\,
	datac => \U1|U1|Mux3~2_combout\,
	datad => \U1|U1|reg[3][13]~107_combout\,
	combout => \U1|U1|Mux3~3_combout\);

-- Location: LCCOMB_X53_Y42_N4
\U1|U1|reg~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~485_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~536_combout\) # ((!\U1|U1|ShiftLeft1~29_combout\)))) # (!\U1|U1|reg~200_combout\ & (!\U1|U1|reg~536_combout\ & ((\U1|U1|ShiftLeft0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|ShiftLeft1~29_combout\,
	datad => \U1|U1|ShiftLeft0~29_combout\,
	combout => \U1|U1|reg~485_combout\);

-- Location: LCCOMB_X53_Y42_N30
\U1|U1|reg~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~486_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~485_combout\ & (\U1|U1|reg[4][13]~110_combout\)) # (!\U1|U1|reg~485_combout\ & ((\U1|U1|reg~472_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][13]~110_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|reg~485_combout\,
	datad => \U1|U1|reg~472_combout\,
	combout => \U1|U1|reg~486_combout\);

-- Location: FF_X53_Y42_N19
\U1|U1|reg[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][13]~110_combout\,
	asdata => \U1|U1|reg~486_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][13]~q\);

-- Location: LCCOMB_X53_Y42_N18
\U1|U1|reg[4][13]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][13]~110_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][13]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[4][13]~q\,
	datad => \U1|U1|reg~172_combout\,
	combout => \U1|U1|reg[4][13]~110_combout\);

-- Location: LCCOMB_X52_Y42_N2
\U1|U1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux3~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\) # (\U1|U1|reg[5][13]~109_combout\)))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][13]~110_combout\ & (!\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[4][13]~110_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[5][13]~109_combout\,
	combout => \U1|U1|Mux3~0_combout\);

-- Location: LCCOMB_X53_Y42_N6
\U1|U1|reg~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~482_combout\ = (\U1|U1|reg~481_combout\ & (((\U1|U1|reg[6][13]~108_combout\)) # (!\U1|U1|reg~534_combout\))) # (!\U1|U1|reg~481_combout\ & (\U1|U1|reg~534_combout\ & ((\U1|U1|reg~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~481_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|reg[6][13]~108_combout\,
	datad => \U1|U1|reg~472_combout\,
	combout => \U1|U1|reg~482_combout\);

-- Location: FF_X54_Y42_N5
\U1|U1|reg[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][13]~108_combout\,
	asdata => \U1|U1|reg~482_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][13]~q\);

-- Location: LCCOMB_X54_Y42_N4
\U1|U1|reg[6][13]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][13]~108_combout\ = (\U1|U1|reg~170_combout\ & ((\U1|U1|reg[6][13]~q\))) # (!\U1|U1|reg~170_combout\ & (\U1|U1|M2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~56_combout\,
	datac => \U1|U1|reg[6][13]~q\,
	datad => \U1|U1|reg~170_combout\,
	combout => \U1|U1|reg[6][13]~108_combout\);

-- Location: LCCOMB_X52_Y42_N28
\U1|U1|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux3~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux3~0_combout\ & (\U1|U1|reg[7][13]~111_combout\)) # (!\U1|U1|Mux3~0_combout\ & ((\U1|U1|reg[6][13]~108_combout\))))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|Mux3~0_combout\,
	datac => \U1|U1|reg[7][13]~111_combout\,
	datad => \U1|U1|reg[6][13]~108_combout\,
	combout => \U1|U1|Mux3~1_combout\);

-- Location: LCCOMB_X52_Y42_N22
\U1|U1|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux3~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux3~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux3~3_combout\,
	datad => \U1|U1|Mux3~1_combout\,
	combout => \U1|U1|Mux3~4_combout\);

-- Location: FF_X52_Y42_N1
\U1|U1|X[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[13]~3_combout\,
	asdata => \U1|U1|Mux3~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(13));

-- Location: LCCOMB_X47_Y37_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) 
-- # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X47_Y37_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X47_Y37_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X46_Y41_N18
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ = (\U1|U2|Equal1~5_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~5_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~5_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\);

-- Location: LCCOMB_X47_Y37_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\U1|U1|X\(12) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(12) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\U1|U1|X\(12)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(12),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X47_Y37_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X47_Y37_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ = (\U1|U2|Equal1~5_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~5_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datab => \U1|U2|Equal1~5_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\);

-- Location: LCCOMB_X47_Y37_N28
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X46_Y37_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~6_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~6_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\);

-- Location: LCCOMB_X46_Y37_N20
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U1|X\(12))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~6_combout\ & (\U1|U1|X\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~6_combout\,
	datab => \U1|U1|X\(12),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\);

-- Location: LCCOMB_X46_Y37_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X46_Y37_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X46_Y37_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X46_Y37_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U1|X\(11)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~7_combout\ & (((\U1|U1|X\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datab => \U1|U1|X\(11),
	datac => \U1|U2|Equal1~7_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\);

-- Location: LCCOMB_X57_Y46_N24
\U1|U1|reg~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~230_combout\ = (\U1|U1|reg~188_combout\ & (\U1|U1|reg~532_combout\)) # (!\U1|U1|reg~188_combout\ & ((\U1|U1|reg~532_combout\ & ((\U1|U1|reg~225_combout\))) # (!\U1|U1|reg~532_combout\ & (\U1|U1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~230_combout\);

-- Location: LCCOMB_X58_Y46_N26
\U1|U1|reg~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~231_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~230_combout\ & ((\U1|U1|reg[0][10]~18_combout\))) # (!\U1|U1|reg~230_combout\ & (!\U1|U1|ShiftLeft1~14_combout\)))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|ShiftLeft1~14_combout\,
	datac => \U1|U1|reg[0][10]~18_combout\,
	datad => \U1|U1|reg~230_combout\,
	combout => \U1|U1|reg~231_combout\);

-- Location: FF_X56_Y46_N5
\U1|U1|reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][10]~18_combout\,
	asdata => \U1|U1|reg~231_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][10]~q\);

-- Location: LCCOMB_X56_Y46_N4
\U1|U1|reg[0][10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][10]~18_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][10]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][10]~q\,
	datad => \U1|U1|M2~12_combout\,
	combout => \U1|U1|reg[0][10]~18_combout\);

-- Location: LCCOMB_X58_Y46_N18
\U1|U1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux6~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & (\U1|U1|reg[2][10]~17_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg[0][10]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][10]~17_combout\,
	datab => \U1|U1|reg[0][10]~18_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|Mux6~0_combout\);

-- Location: LCCOMB_X57_Y46_N10
\U1|U1|reg~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~232_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~191_combout\) # ((\U1|U1|reg~225_combout\)))) # (!\U1|U1|reg~533_combout\ & (!\U1|U1|reg~191_combout\ & (\U1|U1|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~232_combout\);

-- Location: LCCOMB_X58_Y46_N4
\U1|U1|reg~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~233_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~232_combout\ & (\U1|U1|reg[3][10]~19_combout\)) # (!\U1|U1|reg~232_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~191_combout\ & (((\U1|U1|reg~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][10]~19_combout\,
	datab => \U1|U1|ShiftLeft1~14_combout\,
	datac => \U1|U1|reg~191_combout\,
	datad => \U1|U1|reg~232_combout\,
	combout => \U1|U1|reg~233_combout\);

-- Location: FF_X56_Y46_N7
\U1|U1|reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][10]~19_combout\,
	asdata => \U1|U1|reg~233_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][10]~q\);

-- Location: LCCOMB_X56_Y46_N6
\U1|U1|reg[3][10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][10]~19_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][10]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][10]~q\,
	datad => \U1|U1|M2~12_combout\,
	combout => \U1|U1|reg[3][10]~19_combout\);

-- Location: LCCOMB_X58_Y46_N28
\U1|U1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux6~1_combout\ = (\U1|U1|Mux6~0_combout\ & (((\U1|U1|reg[3][10]~19_combout\) # (!\U1|U1|IR~1_combout\)))) # (!\U1|U1|Mux6~0_combout\ & (\U1|U1|reg[1][10]~16_combout\ & (\U1|U1|IR~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][10]~16_combout\,
	datab => \U1|U1|Mux6~0_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[3][10]~19_combout\,
	combout => \U1|U1|Mux6~1_combout\);

-- Location: LCCOMB_X57_Y46_N12
\U1|U1|reg~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~234_combout\ = (\U1|U1|reg~194_combout\ & (\U1|U1|reg~534_combout\)) # (!\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\ & ((\U1|U1|reg~225_combout\))) # (!\U1|U1|reg~534_combout\ & (\U1|U1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~234_combout\);

-- Location: LCCOMB_X58_Y46_N14
\U1|U1|reg~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~235_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~234_combout\ & (\U1|U1|reg[6][10]~20_combout\)) # (!\U1|U1|reg~234_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][10]~20_combout\,
	datab => \U1|U1|ShiftLeft1~14_combout\,
	datac => \U1|U1|reg~194_combout\,
	datad => \U1|U1|reg~234_combout\,
	combout => \U1|U1|reg~235_combout\);

-- Location: FF_X56_Y46_N1
\U1|U1|reg[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][10]~20_combout\,
	asdata => \U1|U1|reg~235_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][10]~q\);

-- Location: LCCOMB_X56_Y46_N0
\U1|U1|reg[6][10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][10]~20_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][10]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][10]~q\,
	datad => \U1|U1|M2~12_combout\,
	combout => \U1|U1|reg[6][10]~20_combout\);

-- Location: LCCOMB_X57_Y46_N18
\U1|U1|reg~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~238_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~200_combout\) # ((\U1|U1|reg~225_combout\)))) # (!\U1|U1|reg~536_combout\ & (!\U1|U1|reg~200_combout\ & (\U1|U1|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~238_combout\);

-- Location: LCCOMB_X57_Y46_N20
\U1|U1|reg~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~239_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~238_combout\ & (\U1|U1|reg[4][10]~22_combout\)) # (!\U1|U1|reg~238_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][10]~22_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft1~14_combout\,
	datad => \U1|U1|reg~238_combout\,
	combout => \U1|U1|reg~239_combout\);

-- Location: FF_X56_Y46_N3
\U1|U1|reg[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][10]~22_combout\,
	asdata => \U1|U1|reg~239_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][10]~q\);

-- Location: LCCOMB_X56_Y46_N2
\U1|U1|reg[4][10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][10]~22_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][10]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][10]~q\,
	datad => \U1|U1|M2~12_combout\,
	combout => \U1|U1|reg[4][10]~22_combout\);

-- Location: LCCOMB_X56_Y46_N26
\U1|U1|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux6~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg[5][10]~21_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg[4][10]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[5][10]~21_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[4][10]~22_combout\,
	combout => \U1|U1|Mux6~2_combout\);

-- Location: LCCOMB_X57_Y46_N30
\U1|U1|reg~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~240_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~203_combout\) # ((\U1|U1|reg~225_combout\)))) # (!\U1|U1|reg~537_combout\ & (!\U1|U1|reg~203_combout\ & (\U1|U1|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~240_combout\);

-- Location: LCCOMB_X58_Y46_N24
\U1|U1|reg~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~241_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~240_combout\ & (\U1|U1|reg[7][10]~23_combout\)) # (!\U1|U1|reg~240_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][10]~23_combout\,
	datab => \U1|U1|ShiftLeft1~14_combout\,
	datac => \U1|U1|reg~203_combout\,
	datad => \U1|U1|reg~240_combout\,
	combout => \U1|U1|reg~241_combout\);

-- Location: FF_X56_Y46_N13
\U1|U1|reg[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][10]~23_combout\,
	asdata => \U1|U1|reg~241_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][10]~q\);

-- Location: LCCOMB_X56_Y46_N12
\U1|U1|reg[7][10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][10]~23_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][10]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~12_combout\,
	datac => \U1|U1|reg[7][10]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][10]~23_combout\);

-- Location: LCCOMB_X56_Y46_N20
\U1|U1|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux6~3_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux6~2_combout\ & ((\U1|U1|reg[7][10]~23_combout\))) # (!\U1|U1|Mux6~2_combout\ & (\U1|U1|reg[6][10]~20_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[6][10]~20_combout\,
	datac => \U1|U1|Mux6~2_combout\,
	datad => \U1|U1|reg[7][10]~23_combout\,
	combout => \U1|U1|Mux6~3_combout\);

-- Location: LCCOMB_X57_Y43_N12
\U1|U1|vga_char[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|vga_char[10]~2_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux6~3_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux6~1_combout\,
	datad => \U1|U1|Mux6~3_combout\,
	combout => \U1|U1|vga_char[10]~2_combout\);

-- Location: FF_X56_Y44_N17
\U1|U1|X[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[10]~6_combout\,
	asdata => \U1|U1|vga_char[10]~2_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(10));

-- Location: LCCOMB_X43_Y37_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ 
-- & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X46_Y37_N18
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~7_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\,
	datab => \U1|U2|Equal1~7_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\);

-- Location: LCCOMB_X43_Y37_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X43_Y37_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ 
-- & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X43_Y37_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X43_Y37_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X39_Y37_N8
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\);

-- Location: LCCOMB_X39_Y37_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U1|X\(10)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~4_combout\ & (((\U1|U1|X\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datab => \U1|U2|Equal1~4_combout\,
	datac => \U1|U1|X\(10),
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\);

-- Location: FF_X53_Y41_N9
\U1|U1|X[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[9]~7_combout\,
	asdata => \U1|U1|vga_char[9]~1_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(9));

-- Location: LCCOMB_X39_Y37_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X41_Y41_N28
\U1|U2|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~8_combout\ = (!\U1|U1|Y[8]~_Duplicate_1_q\ & (!\U1|U1|Y[7]~_Duplicate_1_q\ & \U1|U2|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => \U1|U2|Equal1~1_combout\,
	combout => \U1|U2|Equal1~8_combout\);

-- Location: LCCOMB_X39_Y37_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\,
	datab => \U1|U2|Equal1~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\);

-- Location: LCCOMB_X39_Y37_N4
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\,
	datab => \U1|U2|Equal1~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\);

-- Location: LCCOMB_X39_Y37_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X39_Y37_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X39_Y37_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X39_Y37_N28
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) 
-- # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X39_Y37_N30
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X40_Y37_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datac => \U1|U2|Equal1~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\);

-- Location: LCCOMB_X40_Y37_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\);

-- Location: LCCOMB_X40_Y37_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\,
	datab => \U1|U2|Equal1~8_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\);

-- Location: LCCOMB_X46_Y37_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))) # (!\U1|U2|Equal1~7_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~7_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\);

-- Location: LCCOMB_X39_Y37_N6
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\);

-- Location: LCCOMB_X40_Y37_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~8_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\);

-- Location: LCCOMB_X40_Y37_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(8) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(8)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\U1|U1|X\(8)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(8),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X40_Y37_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X40_Y37_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X40_Y37_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X41_Y37_N20
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~2_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\);

-- Location: LCCOMB_X40_Y37_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: LCCOMB_X40_Y37_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U1|X\(8))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~2_combout\ & (\U1|U1|X\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(8),
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\);

-- Location: FF_X53_Y41_N11
\U1|U1|X[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[7]~8_combout\,
	asdata => \U1|U1|Mux9~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(7));

-- Location: LCCOMB_X41_Y37_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X41_Y37_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X41_Y37_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X41_Y37_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\)))) # (!\U1|U2|Equal1~2_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~2_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\);

-- Location: LCCOMB_X40_Y37_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\)))) # (!\U1|U2|Equal1~8_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\);

-- Location: LCCOMB_X41_Y37_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\))) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\)))) # (!\U1|U2|Equal1~2_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\,
	datac => \U1|U2|Equal1~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[117]~30_combout\);

-- Location: LCCOMB_X41_Y37_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X41_Y37_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) 
-- # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X41_Y37_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X42_Y41_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[115]~32_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\);

-- Location: LCCOMB_X41_Y41_N6
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~1_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[131]~42_combout\);

-- Location: LCCOMB_X42_Y41_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\U1|U1|X\(6) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(6) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\U1|U1|X\(6)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(6),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X42_Y41_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X42_Y41_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X42_Y41_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X42_Y41_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X42_Y41_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X42_Y40_N16
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[134]~39_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\);

-- Location: LCCOMB_X41_Y41_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[116]~31_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\);

-- Location: LCCOMB_X41_Y41_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~9_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[133]~40_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[150]~50_combout\);

-- Location: LCCOMB_X41_Y42_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~9_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[132]~41_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\);

-- Location: LCCOMB_X41_Y41_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~1_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[112]~27_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\);

-- Location: LCCOMB_X41_Y42_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))) # 
-- (!\U1|U2|Equal1~9_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~9_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[129]~35_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\);

-- Location: LCCOMB_X41_Y42_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[128]~36_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[145]~45_combout\);

-- Location: LCCOMB_X42_Y42_N16
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U1|X\(6))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~9_combout\ & (\U1|U1|X\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(6),
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\);

-- Location: LCCOMB_X60_Y42_N22
\U1|U1|reg~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~358_combout\ = (\U1|U1|reg~357_combout\ & (((\U1|U1|reg[6][5]~84_combout\)) # (!\U1|U1|reg~534_combout\))) # (!\U1|U1|reg~357_combout\ & (\U1|U1|reg~534_combout\ & (\U1|U1|reg~346_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~357_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg[6][5]~84_combout\,
	combout => \U1|U1|reg~358_combout\);

-- Location: FF_X60_Y42_N3
\U1|U1|reg[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][5]~84_combout\,
	asdata => \U1|U1|reg~358_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][5]~q\);

-- Location: LCCOMB_X60_Y42_N2
\U1|U1|reg[6][5]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][5]~84_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][5]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[6][5]~84_combout\);

-- Location: LCCOMB_X60_Y44_N14
\U1|U1|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux11~1_combout\ = (\U1|U1|Mux11~0_combout\ & ((\U1|U1|reg[7][5]~87_combout\) # ((!\U1|U1|IR~2_combout\)))) # (!\U1|U1|Mux11~0_combout\ & (((\U1|U1|IR~2_combout\ & \U1|U1|reg[6][5]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux11~0_combout\,
	datab => \U1|U1|reg[7][5]~87_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[6][5]~84_combout\,
	combout => \U1|U1|Mux11~1_combout\);

-- Location: LCCOMB_X60_Y44_N26
\U1|U1|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux11~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux11~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux11~3_combout\,
	datab => \U1|U1|Mux11~1_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|Mux11~4_combout\);

-- Location: FF_X60_Y44_N9
\U1|U1|X[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[5]~10_combout\,
	asdata => \U1|U1|Mux11~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(5));

-- Location: LCCOMB_X41_Y42_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(5) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(5)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\U1|U1|X\(5)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(5),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X41_Y42_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X41_Y42_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X41_Y42_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X41_Y42_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X41_Y42_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X41_Y42_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X42_Y40_N4
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[151]~49_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[168]~60_combout\);

-- Location: LCCOMB_X41_Y41_N4
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[149]~51_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\);

-- Location: LCCOMB_X41_Y41_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[148]~52_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\);

-- Location: LCCOMB_X42_Y40_N10
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[146]~44_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\);

-- Location: LCCOMB_X42_Y42_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[144]~46_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\);

-- Location: LCCOMB_X41_Y43_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U1|X\(5)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~10_combout\ & (((\U1|U1|X\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datac => \U1|U1|X\(5),
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[160]~57_combout\);

-- Location: LCCOMB_X41_Y43_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\U1|U1|X\(4) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(4) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\U1|U1|X\(4)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(4),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X41_Y43_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) 
-- # (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X41_Y43_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X41_Y43_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) 
-- # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X41_Y43_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X41_Y43_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X41_Y43_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\ & (\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\,
	datab => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X41_Y43_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X42_Y40_N8
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[163]~54_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\);

-- Location: LCCOMB_X42_Y41_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X42_Y42_N20
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[135]~38_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\);

-- Location: LCCOMB_X41_Y42_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\ & (\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\,
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X42_Y42_N10
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[152]~48_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\);

-- Location: LCCOMB_X42_Y42_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[169]~59_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[186]~71_combout\);

-- Location: LCCOMB_X41_Y41_N8
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[166]~62_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[183]~74_combout\);

-- Location: LCCOMB_X41_Y41_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[165]~63_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[182]~75_combout\);

-- Location: LCCOMB_X41_Y43_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[147]~53_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\);

-- Location: LCCOMB_X41_Y41_N20
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[164]~64_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\);

-- Location: LCCOMB_X41_Y40_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\);

-- Location: FF_X58_Y44_N11
\U1|U1|X[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[3]~12_combout\,
	asdata => \U1|U1|Mux13~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(3));

-- Location: LCCOMB_X41_Y40_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X41_Y40_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) 
-- # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X41_Y40_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X41_Y40_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\U1|U1|Y[12]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X41_Y40_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X42_Y40_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[180]~65_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\);

-- Location: LCCOMB_X42_Y39_N8
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[179]~66_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\);

-- Location: LCCOMB_X42_Y42_N4
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[161]~56_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\);

-- Location: LCCOMB_X47_Y42_N26
\U1|U2|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~11_combout\ = (!\U1|U1|Y[14]~_Duplicate_1_q\ & (!\U1|U1|Y[15]~_Duplicate_1_q\ & !\U1|U1|Y[13]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[14]~_Duplicate_1_q\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datad => \U1|U1|Y[13]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~11_combout\);

-- Location: LCCOMB_X42_Y42_N18
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)) # (!\U1|U2|Equal1~11_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[178]~67_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Equal1~11_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\);

-- Location: LCCOMB_X42_Y40_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U1|X\(4))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~0_combout\ & (\U1|U1|X\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(4),
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\);

-- Location: LCCOMB_X42_Y40_N18
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[176]~69_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\);

-- Location: LCCOMB_X49_Y37_N26
\U1|U1|X[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[2]~feeder_combout\ = \U1|U1|X[2]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|X[2]~13_combout\,
	combout => \U1|U1|X[2]~feeder_combout\);

-- Location: FF_X49_Y37_N27
\U1|U1|X[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[2]~feeder_combout\,
	asdata => \U1|U1|Mux14~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(2));

-- Location: LCCOMB_X41_Y39_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(2) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(2)) # (GND)))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\U1|U1|X\(2)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(2),
	datad => VCC,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X41_Y39_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X41_Y39_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\U1|U1|Y[2]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) 
-- # (!\U1|U1|Y[2]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X41_Y39_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) 
-- # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X41_Y39_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X41_Y39_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X41_Y39_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\ $ (\U1|U1|Y[12]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\) # 
-- (!\U1|U1|Y[12]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\ & (!\U1|U1|Y[12]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\,
	datab => \U1|U1|Y[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X41_Y39_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))))) # 
-- (!\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\U1|U1|Y[13]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X41_Y39_N28
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X42_Y39_N10
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[199]~88_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\);

-- Location: LCCOMB_X41_Y41_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[181]~76_combout\,
	datac => \U1|U2|Equal1~11_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\);

-- Location: LCCOMB_X42_Y39_N4
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[198]~89_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\);

-- Location: LCCOMB_X42_Y39_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[196]~78_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\);

-- Location: LCCOMB_X42_Y40_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[193]~81_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\);

-- Location: LCCOMB_X42_Y39_N20
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U1|X\(2))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))) # (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & 
-- (\U1|U1|X\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(2),
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\);

-- Location: LCCOMB_X43_Y39_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X43_Y39_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X43_Y39_N6
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X43_Y39_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X43_Y39_N10
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X43_Y39_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X43_Y39_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X43_Y39_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X42_Y39_N18
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[216]~102_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\);

-- Location: LCCOMB_X47_Y36_N26
\U1|U2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux5~6_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux5~6_combout\);

-- Location: LCCOMB_X46_Y39_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[215]~103_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\);

-- Location: LCCOMB_X42_Y42_N8
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[195]~79_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\);

-- Location: LCCOMB_X42_Y42_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[212]~92_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\);

-- Location: LCCOMB_X47_Y40_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[211]~93_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\);

-- Location: LCCOMB_X48_Y39_N16
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[192]~82_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\);

-- Location: LCCOMB_X48_Y39_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[209]~95_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\);

-- Location: LCCOMB_X47_Y40_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X47_Y40_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\);

-- Location: LCCOMB_X47_Y40_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\);

-- Location: LCCOMB_X47_Y40_N28
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\);

-- Location: LCCOMB_X47_Y40_N30
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\);

-- Location: LCCOMB_X47_Y39_N0
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\);

-- Location: LCCOMB_X47_Y39_N2
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\);

-- Location: LCCOMB_X47_Y39_N4
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[233]~110_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\);

-- Location: LCCOMB_X47_Y36_N18
\U1|U2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux5~5_combout\ = (\U1|U2|Mux5~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux5~4_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux5~5_combout\);

-- Location: LCCOMB_X47_Y36_N20
\U1|U2|RESULT[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[10]~13_combout\ = (\U1|U2|RESULT[10]~12_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux5~6_combout\) # (\U1|U2|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[10]~12_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux5~6_combout\,
	datad => \U1|U2|Mux5~5_combout\,
	combout => \U1|U2|RESULT[10]~13_combout\);

-- Location: LCCOMB_X48_Y39_N4
\U1|U2|RESULT[10]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[10]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[10]~13_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[10]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U2|RESULT[10]$latch~combout\,
	datac => \U1|U2|RESULT[10]~13_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[10]$latch~combout\);

-- Location: LCCOMB_X56_Y46_N16
\U1|U1|M2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~11_combout\ = (\U1|U1|M2~10_combout\ & ((\U1|U1|M2~0_combout\) # ((\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)))) # (!\U1|U1|M2~10_combout\ & (!\U1|U1|M2~0_combout\ & (\U1|U2|RESULT[10]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~10_combout\,
	datab => \U1|U1|M2~0_combout\,
	datac => \U1|U2|RESULT[10]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	combout => \U1|U1|M2~11_combout\);

-- Location: LCCOMB_X56_Y46_N10
\U1|U1|M2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~12_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & (\U1|U1|M2\(10))) # (!\U1|U1|M2~5_combout\ & ((\U1|U1|M2~11_combout\))))) # (!\U1|U1|selM2\(2) & (((\U1|U1|M2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datab => \U1|U1|M2~5_combout\,
	datac => \U1|U1|M2\(10),
	datad => \U1|U1|M2~11_combout\,
	combout => \U1|U1|M2~12_combout\);

-- Location: LCCOMB_X57_Y46_N8
\U1|U1|reg[5][10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][10]~21_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][10]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][10]~q\,
	datad => \U1|U1|M2~12_combout\,
	combout => \U1|U1|reg[5][10]~21_combout\);

-- Location: LCCOMB_X57_Y46_N4
\U1|U1|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux23~1_combout\ = (\U1|U1|Mux23~0_combout\ & (((\U1|U1|reg[7][10]~23_combout\) # (!\U1|U1|IR~12_combout\)))) # (!\U1|U1|Mux23~0_combout\ & (\U1|U1|reg[5][10]~21_combout\ & (\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux23~0_combout\,
	datab => \U1|U1|reg[5][10]~21_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[7][10]~23_combout\,
	combout => \U1|U1|Mux23~1_combout\);

-- Location: LCCOMB_X56_Y44_N26
\U1|U1|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux23~2_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|reg[1][10]~16_combout\) # ((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & (((!\U1|U1|IR~13_combout\ & \U1|U1|reg[0][10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][10]~16_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[0][10]~18_combout\,
	combout => \U1|U1|Mux23~2_combout\);

-- Location: LCCOMB_X57_Y46_N14
\U1|U1|reg~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~228_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~185_combout\) # ((\U1|U1|reg~225_combout\)))) # (!\U1|U1|reg~531_combout\ & (!\U1|U1|reg~185_combout\ & (\U1|U1|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~228_combout\);

-- Location: LCCOMB_X58_Y46_N16
\U1|U1|reg~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~229_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~228_combout\ & (\U1|U1|reg[2][10]~17_combout\)) # (!\U1|U1|reg~228_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][10]~17_combout\,
	datab => \U1|U1|ShiftLeft1~14_combout\,
	datac => \U1|U1|reg~185_combout\,
	datad => \U1|U1|reg~228_combout\,
	combout => \U1|U1|reg~229_combout\);

-- Location: FF_X56_Y46_N19
\U1|U1|reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][10]~17_combout\,
	asdata => \U1|U1|reg~229_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][10]~q\);

-- Location: LCCOMB_X56_Y46_N18
\U1|U1|reg[2][10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][10]~17_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][10]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][10]~q\,
	datad => \U1|U1|M2~12_combout\,
	combout => \U1|U1|reg[2][10]~17_combout\);

-- Location: LCCOMB_X56_Y44_N28
\U1|U1|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux23~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux23~2_combout\ & (\U1|U1|reg[3][10]~19_combout\)) # (!\U1|U1|Mux23~2_combout\ & ((\U1|U1|reg[2][10]~17_combout\))))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][10]~19_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|Mux23~2_combout\,
	datad => \U1|U1|reg[2][10]~17_combout\,
	combout => \U1|U1|Mux23~3_combout\);

-- Location: LCCOMB_X56_Y44_N30
\U1|U1|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux23~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux23~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux23~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux23~1_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|Mux23~3_combout\,
	combout => \U1|U1|Mux23~4_combout\);

-- Location: LCCOMB_X50_Y41_N30
\U1|U1|Y~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~8_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|X[10]~6_combout\ & (\U1|U1|process_0~6_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux23~4_combout\) # ((\U1|U1|X[10]~6_combout\ & \U1|U1|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|X[10]~6_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|Mux23~4_combout\,
	combout => \U1|U1|Y~8_combout\);

-- Location: FF_X50_Y41_N31
\U1|U1|Y[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~8_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y39_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X41_Y39_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\ & (\U1|U1|Y[11]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\ & ((\U1|U1|Y[11]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\,
	datab => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X42_Y39_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[203]~84_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\);

-- Location: LCCOMB_X42_Y40_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[202]~85_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[219]~99_combout\);

-- Location: LCCOMB_X43_Y39_N22
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))))) # 
-- (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X43_Y39_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))))) # 
-- (!\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\U1|U1|Y[13]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X43_Y39_N28
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\ $ (\U1|U1|Y[14]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\) # 
-- (!\U1|U1|Y[14]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\ & (!\U1|U1|Y[14]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\,
	datab => \U1|U1|Y[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X43_Y39_N30
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X42_Y39_N22
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[220]~98_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\);

-- Location: LCCOMB_X47_Y39_N8
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ $ (\U1|U1|Y[12]~_Duplicate_1_q\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\) # 
-- (!\U1|U1|Y[12]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ & (!\U1|U1|Y[12]~_Duplicate_1_q\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datab => \U1|U1|Y[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\);

-- Location: LCCOMB_X47_Y39_N12
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ = ((\U1|U1|Y[14]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ = CARRY((\U1|U1|Y[14]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)) # (!\U1|U1|Y[14]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[14]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\);

-- Location: LCCOMB_X47_Y39_N14
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & ((\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ & VCC)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & ((\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # (GND))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & (\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & ((\U1|U1|Y[15]~_Duplicate_1_q\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\);

-- Location: LCCOMB_X47_Y39_N16
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X48_Y36_N4
\U1|U2|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux12~5_combout\ = (\U1|U2|Mux12~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux12~4_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	combout => \U1|U2|Mux12~5_combout\);

-- Location: LCCOMB_X48_Y39_N6
\U1|U2|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux12~6_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\,
	combout => \U1|U2|Mux12~6_combout\);

-- Location: LCCOMB_X48_Y36_N14
\U1|U2|RESULT[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[3]~37_combout\ = (\U1|U2|RESULT[3]~36_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux12~5_combout\) # (\U1|U2|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[12]~5_combout\,
	datab => \U1|U2|RESULT[3]~36_combout\,
	datac => \U1|U2|Mux12~5_combout\,
	datad => \U1|U2|Mux12~6_combout\,
	combout => \U1|U2|RESULT[3]~37_combout\);

-- Location: LCCOMB_X48_Y36_N6
\U1|U2|RESULT[3]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[3]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[3]~37_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[3]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[3]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	datad => \U1|U2|RESULT[3]~37_combout\,
	combout => \U1|U2|RESULT[3]$latch~combout\);

-- Location: LCCOMB_X48_Y36_N16
\U1|U1|M2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~36_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M4\(3)) # ((!\U1|U1|selM2\(0))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|selM2\(0) & \U1|U2|RESULT[3]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(3),
	datab => \U1|U1|selM2\(1),
	datac => \U1|U1|selM2\(0),
	datad => \U1|U2|RESULT[3]$latch~combout\,
	combout => \U1|U1|M2~36_combout\);

-- Location: LCCOMB_X48_Y36_N2
\U1|U1|M2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~37_combout\ = (\U1|U1|selM2\(0) & (((\U1|U1|M2~36_combout\)))) # (!\U1|U1|selM2\(0) & ((\U1|U1|M2~36_combout\ & ((\U1|U1|TECLADO\(3)))) # (!\U1|U1|M2~36_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datac => \U1|U1|TECLADO\(3),
	datad => \U1|U1|M2~36_combout\,
	combout => \U1|U1|M2~37_combout\);

-- Location: LCCOMB_X61_Y41_N24
\U1|U1|M2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~35_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & (\U1|U1|M2\(3))) # (!\U1|U1|M2~5_combout\ & ((\U1|U1|Add2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2\(3),
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|Add2~6_combout\,
	datad => \U1|U1|M2~5_combout\,
	combout => \U1|U1|M2~35_combout\);

-- Location: LCCOMB_X60_Y41_N0
\U1|U1|M2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~38_combout\ = (\U1|U1|M2~35_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~37_combout\,
	datad => \U1|U1|M2~35_combout\,
	combout => \U1|U1|M2~38_combout\);

-- Location: LCCOMB_X57_Y45_N28
\U1|U1|reg[4][3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][3]~70_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][3]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[4][3]~70_combout\);

-- Location: LCCOMB_X57_Y45_N20
\U1|U1|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux13~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg[5][3]~69_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[4][3]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg[4][3]~70_combout\,
	datad => \U1|U1|reg[5][3]~69_combout\,
	combout => \U1|U1|Mux13~0_combout\);

-- Location: LCCOMB_X57_Y45_N10
\U1|U1|reg~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~380_combout\ = (\U1|U1|reg~379_combout\ & (((\U1|U1|reg[7][3]~71_combout\)) # (!\U1|U1|reg~537_combout\))) # (!\U1|U1|reg~379_combout\ & (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~379_combout\,
	datab => \U1|U1|reg~537_combout\,
	datac => \U1|U1|reg[7][3]~71_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~380_combout\);

-- Location: FF_X57_Y45_N23
\U1|U1|reg[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][3]~71_combout\,
	asdata => \U1|U1|reg~380_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][3]~q\);

-- Location: LCCOMB_X57_Y45_N22
\U1|U1|reg[7][3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][3]~71_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][3]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[7][3]~71_combout\);

-- Location: LCCOMB_X57_Y45_N6
\U1|U1|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux13~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux13~0_combout\ & (\U1|U1|reg[7][3]~71_combout\)) # (!\U1|U1|Mux13~0_combout\ & ((\U1|U1|reg[6][3]~68_combout\))))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|Mux13~0_combout\,
	datac => \U1|U1|reg[7][3]~71_combout\,
	datad => \U1|U1|reg[6][3]~68_combout\,
	combout => \U1|U1|Mux13~1_combout\);

-- Location: LCCOMB_X60_Y41_N30
\U1|U1|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux13~2_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][3]~65_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[0][3]~66_combout\,
	datac => \U1|U1|reg[2][3]~65_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|Mux13~2_combout\);

-- Location: LCCOMB_X60_Y41_N16
\U1|U1|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux13~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux13~2_combout\ & ((\U1|U1|reg[3][3]~67_combout\))) # (!\U1|U1|Mux13~2_combout\ & (\U1|U1|reg[1][3]~64_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][3]~64_combout\,
	datac => \U1|U1|Mux13~2_combout\,
	datad => \U1|U1|reg[3][3]~67_combout\,
	combout => \U1|U1|Mux13~3_combout\);

-- Location: LCCOMB_X61_Y42_N30
\U1|U1|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux13~4_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|Mux13~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux13~1_combout\,
	datad => \U1|U1|Mux13~3_combout\,
	combout => \U1|U1|Mux13~4_combout\);

-- Location: LCCOMB_X61_Y42_N14
\U1|U1|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector12~1_combout\ = (\U1|U1|Selector12~0_combout\ & (((\U1|U1|Mux13~4_combout\) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|Selector12~0_combout\ & (\U1|U1|Add0~6_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~6_combout\,
	datab => \U1|U1|Selector12~0_combout\,
	datac => \U1|U1|Mux13~4_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector12~1_combout\);

-- Location: FF_X58_Y45_N29
\U1|U1|RAM_ADDRESS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[3]~feeder_combout\,
	asdata => \U1|U1|Selector12~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(3));

-- Location: FF_X58_Y45_N1
\U1|U1|MAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[4]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(4));

-- Location: LCCOMB_X58_Y45_N0
\U1|U1|RAM_ADDRESS[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~7_combout\ = (\U1|U1|LoadMAR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~49_combout\)) # (!\U1|U1|LoadMAR~q\ & ((\U1|U1|MAR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	datac => \U1|U1|MAR\(4),
	combout => \U1|U1|RAM_ADDRESS[4]~7_combout\);

-- Location: LCCOMB_X58_Y45_N14
\U1|U1|RAM_ADDRESS[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[4]~feeder_combout\ = \U1|U1|RAM_ADDRESS[4]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[4]~7_combout\,
	combout => \U1|U1|RAM_ADDRESS[4]~feeder_combout\);

-- Location: LCCOMB_X59_Y39_N6
\U1|U1|reg~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~292_combout\ = (\U1|U1|reg~188_combout\ & (\U1|U1|reg~532_combout\)) # (!\U1|U1|reg~188_combout\ & ((\U1|U1|reg~532_combout\ & ((\U1|U1|reg~287_combout\))) # (!\U1|U1|reg~532_combout\ & (\U1|U1|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftLeft0~30_combout\,
	datad => \U1|U1|reg~287_combout\,
	combout => \U1|U1|reg~292_combout\);

-- Location: LCCOMB_X59_Y39_N8
\U1|U1|reg~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~293_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~292_combout\ & (\U1|U1|reg[0][4]~74_combout\)) # (!\U1|U1|reg~292_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][4]~74_combout\,
	datab => \U1|U1|ShiftLeft1~33_combout\,
	datac => \U1|U1|reg~188_combout\,
	datad => \U1|U1|reg~292_combout\,
	combout => \U1|U1|reg~293_combout\);

-- Location: FF_X59_Y39_N19
\U1|U1|reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][4]~74_combout\,
	asdata => \U1|U1|reg~293_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][4]~q\);

-- Location: LCCOMB_X59_Y39_N18
\U1|U1|reg[0][4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][4]~74_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][4]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][4]~q\,
	datad => \U1|U1|M2~22_combout\,
	combout => \U1|U1|reg[0][4]~74_combout\);

-- Location: LCCOMB_X59_Y39_N26
\U1|U1|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux12~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][4]~73_combout\) # ((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (((!\U1|U1|IR~1_combout\ & \U1|U1|reg[0][4]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[2][4]~73_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[0][4]~74_combout\,
	combout => \U1|U1|Mux12~2_combout\);

-- Location: LCCOMB_X58_Y39_N24
\U1|U1|reg~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~288_combout\ = (\U1|U1|reg~175_combout\ & (\U1|U1|reg~530_combout\)) # (!\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\ & (\U1|U1|reg~287_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|ShiftLeft0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|reg~287_combout\,
	datad => \U1|U1|ShiftLeft0~30_combout\,
	combout => \U1|U1|reg~288_combout\);

-- Location: LCCOMB_X58_Y39_N10
\U1|U1|reg~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~289_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~288_combout\ & (\U1|U1|reg[1][4]~72_combout\)) # (!\U1|U1|reg~288_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~175_combout\ & (((\U1|U1|reg~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg[1][4]~72_combout\,
	datac => \U1|U1|ShiftLeft1~33_combout\,
	datad => \U1|U1|reg~288_combout\,
	combout => \U1|U1|reg~289_combout\);

-- Location: FF_X58_Y39_N9
\U1|U1|reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][4]~72_combout\,
	asdata => \U1|U1|reg~289_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][4]~q\);

-- Location: LCCOMB_X58_Y39_N8
\U1|U1|reg[1][4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][4]~72_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][4]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~22_combout\,
	datac => \U1|U1|reg[1][4]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][4]~72_combout\);

-- Location: LCCOMB_X59_Y39_N28
\U1|U1|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux12~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux12~2_combout\ & (\U1|U1|reg[3][4]~75_combout\)) # (!\U1|U1|Mux12~2_combout\ & ((\U1|U1|reg[1][4]~72_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][4]~75_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|Mux12~2_combout\,
	datad => \U1|U1|reg[1][4]~72_combout\,
	combout => \U1|U1|Mux12~3_combout\);

-- Location: LCCOMB_X58_Y42_N10
\U1|U1|reg~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~296_combout\ = (\U1|U1|reg~197_combout\ & (\U1|U1|reg~535_combout\)) # (!\U1|U1|reg~197_combout\ & ((\U1|U1|reg~535_combout\ & ((\U1|U1|reg~287_combout\))) # (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|ShiftLeft0~30_combout\,
	datad => \U1|U1|reg~287_combout\,
	combout => \U1|U1|reg~296_combout\);

-- Location: LCCOMB_X58_Y42_N4
\U1|U1|reg~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~297_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~296_combout\ & (\U1|U1|reg[5][4]~77_combout\)) # (!\U1|U1|reg~296_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg[5][4]~77_combout\,
	datac => \U1|U1|ShiftLeft1~33_combout\,
	datad => \U1|U1|reg~296_combout\,
	combout => \U1|U1|reg~297_combout\);

-- Location: FF_X58_Y42_N17
\U1|U1|reg[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][4]~77_combout\,
	asdata => \U1|U1|reg~297_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][4]~q\);

-- Location: LCCOMB_X58_Y42_N16
\U1|U1|reg[5][4]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][4]~77_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][4]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][4]~q\,
	datad => \U1|U1|M2~22_combout\,
	combout => \U1|U1|reg[5][4]~77_combout\);

-- Location: LCCOMB_X58_Y42_N26
\U1|U1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux12~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\) # (\U1|U1|reg[5][4]~77_combout\)))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][4]~78_combout\ & (!\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[4][4]~78_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[5][4]~77_combout\,
	combout => \U1|U1|Mux12~0_combout\);

-- Location: LCCOMB_X58_Y42_N28
\U1|U1|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux12~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux12~0_combout\ & ((\U1|U1|reg[7][4]~79_combout\))) # (!\U1|U1|Mux12~0_combout\ & (\U1|U1|reg[6][4]~76_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][4]~76_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|Mux12~0_combout\,
	datad => \U1|U1|reg[7][4]~79_combout\,
	combout => \U1|U1|Mux12~1_combout\);

-- Location: LCCOMB_X49_Y37_N4
\U1|U1|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux12~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux12~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux12~3_combout\,
	datad => \U1|U1|Mux12~1_combout\,
	combout => \U1|U1|Mux12~4_combout\);

-- Location: LCCOMB_X58_Y45_N12
\U1|U1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector11~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Add0~8_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (\U1|U1|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~8_combout\,
	datab => \U1|U1|Add0~8_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector11~0_combout\);

-- Location: LCCOMB_X58_Y45_N30
\U1|U1|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector11~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector11~0_combout\ & ((\U1|U1|Mux12~4_combout\))) # (!\U1|U1|Selector11~0_combout\ & (\U1|U1|X[4]~11_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datab => \U1|U1|X[4]~11_combout\,
	datac => \U1|U1|Mux12~4_combout\,
	datad => \U1|U1|Selector11~0_combout\,
	combout => \U1|U1|Selector11~1_combout\);

-- Location: FF_X58_Y45_N15
\U1|U1|RAM_ADDRESS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[4]~feeder_combout\,
	asdata => \U1|U1|Selector11~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(4));

-- Location: FF_X53_Y44_N23
\U1|U1|MAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[5]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(5));

-- Location: LCCOMB_X53_Y44_N22
\U1|U1|RAM_ADDRESS[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[5]~8_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(5),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	combout => \U1|U1|RAM_ADDRESS[5]~8_combout\);

-- Location: LCCOMB_X58_Y45_N16
\U1|U1|RAM_ADDRESS[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[5]~feeder_combout\ = \U1|U1|RAM_ADDRESS[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[5]~8_combout\,
	combout => \U1|U1|RAM_ADDRESS[5]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N24
\U1|U1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector10~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|X[5]~10_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (\U1|U1|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~10_combout\,
	datab => \U1|U1|X[5]~10_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector10~0_combout\);

-- Location: LCCOMB_X59_Y41_N10
\U1|U1|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector10~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Selector10~0_combout\ & ((\U1|U1|Mux11~4_combout\))) # (!\U1|U1|Selector10~0_combout\ & (\U1|U1|Add0~10_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (((\U1|U1|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~10_combout\,
	datab => \U1|U1|Mux11~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|Selector10~0_combout\,
	combout => \U1|U1|Selector10~1_combout\);

-- Location: FF_X58_Y45_N17
\U1|U1|RAM_ADDRESS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[5]~feeder_combout\,
	asdata => \U1|U1|Selector10~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(5));

-- Location: FF_X53_Y44_N25
\U1|U1|MAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[6]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(6));

-- Location: LCCOMB_X53_Y44_N24
\U1|U1|RAM_ADDRESS[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[6]~9_combout\ = (\U1|U1|LoadMAR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~59_combout\)) # (!\U1|U1|LoadMAR~q\ & ((\U1|U1|MAR\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datac => \U1|U1|MAR\(6),
	datad => \U1|U1|LoadMAR~q\,
	combout => \U1|U1|RAM_ADDRESS[6]~9_combout\);

-- Location: LCCOMB_X58_Y45_N10
\U1|U1|RAM_ADDRESS[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[6]~feeder_combout\ = \U1|U1|RAM_ADDRESS[6]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[6]~9_combout\,
	combout => \U1|U1|RAM_ADDRESS[6]~feeder_combout\);

-- Location: LCCOMB_X55_Y39_N4
\U1|U1|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux10~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux10~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux10~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux10~3_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|Mux10~1_combout\,
	combout => \U1|U1|Mux10~4_combout\);

-- Location: LCCOMB_X53_Y39_N2
\U1|U1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector9~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Add0~12_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (\U1|U1|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~12_combout\,
	datab => \U1|U1|Add0~12_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector9~0_combout\);

-- Location: LCCOMB_X53_Y39_N4
\U1|U1|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector9~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector9~0_combout\ & ((\U1|U1|Mux10~4_combout\))) # (!\U1|U1|Selector9~0_combout\ & (\U1|U1|X[6]~9_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[6]~9_combout\,
	datab => \U1|U1|Mux10~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|Selector9~0_combout\,
	combout => \U1|U1|Selector9~1_combout\);

-- Location: FF_X58_Y45_N11
\U1|U1|RAM_ADDRESS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[6]~feeder_combout\,
	asdata => \U1|U1|Selector9~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(6));

-- Location: FF_X62_Y45_N29
\U1|U1|MAR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[7]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(7));

-- Location: LCCOMB_X62_Y45_N28
\U1|U1|RAM_ADDRESS[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[7]~10_combout\ = (\U1|U1|LoadMAR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~14_combout\)) # (!\U1|U1|LoadMAR~q\ & ((\U1|U1|MAR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datac => \U1|U1|MAR\(7),
	datad => \U1|U1|LoadMAR~q\,
	combout => \U1|U1|RAM_ADDRESS[7]~10_combout\);

-- Location: LCCOMB_X58_Y45_N4
\U1|U1|RAM_ADDRESS[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[7]~feeder_combout\ = \U1|U1|RAM_ADDRESS[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[7]~10_combout\,
	combout => \U1|U1|RAM_ADDRESS[7]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N12
\U1|U1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector8~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|X[7]~8_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (\U1|U1|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~14_combout\,
	datab => \U1|U1|X[7]~8_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector8~0_combout\);

-- Location: LCCOMB_X59_Y41_N14
\U1|U1|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector8~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Selector8~0_combout\ & ((\U1|U1|Mux9~4_combout\))) # (!\U1|U1|Selector8~0_combout\ & (\U1|U1|Add0~14_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (((\U1|U1|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~14_combout\,
	datab => \U1|U1|Mux9~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|Selector8~0_combout\,
	combout => \U1|U1|Selector8~1_combout\);

-- Location: FF_X58_Y45_N5
\U1|U1|RAM_ADDRESS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[7]~feeder_combout\,
	asdata => \U1|U1|Selector8~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(7));

-- Location: FF_X62_Y45_N31
\U1|U1|MAR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[8]~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(8));

-- Location: LCCOMB_X62_Y45_N30
\U1|U1|RAM_ADDRESS[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[8]~11_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~4_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(8),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U1|U1|RAM_ADDRESS[8]~11_combout\);

-- Location: LCCOMB_X58_Y45_N22
\U1|U1|RAM_ADDRESS[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[8]~feeder_combout\ = \U1|U1|RAM_ADDRESS[8]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[8]~11_combout\,
	combout => \U1|U1|RAM_ADDRESS[8]~feeder_combout\);

-- Location: LCCOMB_X61_Y38_N12
\U1|U1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~12_combout\ = (\U1|U1|SP~2_combout\ & (\U1|U1|Add1~11\ $ (GND))) # (!\U1|U1|SP~2_combout\ & (!\U1|U1|Add1~11\ & VCC))
-- \U1|U1|Add1~13\ = CARRY((\U1|U1|SP~2_combout\ & !\U1|U1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~2_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~11\,
	combout => \U1|U1|Add1~12_combout\,
	cout => \U1|U1|Add1~13\);

-- Location: LCCOMB_X61_Y38_N14
\U1|U1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~14_combout\ = (\U1|U1|SP~1_combout\ & (!\U1|U1|Add1~13\)) # (!\U1|U1|SP~1_combout\ & ((\U1|U1|Add1~13\) # (GND)))
-- \U1|U1|Add1~15\ = CARRY((!\U1|U1|Add1~13\) # (!\U1|U1|SP~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP~1_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~13\,
	combout => \U1|U1|Add1~14_combout\,
	cout => \U1|U1|Add1~15\);

-- Location: LCCOMB_X61_Y38_N16
\U1|U1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~16_combout\ = (\U1|U1|SP~0_combout\ & (\U1|U1|Add1~15\ $ (GND))) # (!\U1|U1|SP~0_combout\ & (!\U1|U1|Add1~15\ & VCC))
-- \U1|U1|Add1~17\ = CARRY((\U1|U1|SP~0_combout\ & !\U1|U1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~0_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~15\,
	combout => \U1|U1|Add1~16_combout\,
	cout => \U1|U1|Add1~17\);

-- Location: LCCOMB_X52_Y41_N10
\U1|U1|M4[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[3]~8_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~35_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux30~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4~35_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|Mux30~4_combout\,
	combout => \U1|U1|M4[3]~8_combout\);

-- Location: FF_X52_Y41_N11
\U1|U1|M4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[3]~8_combout\,
	asdata => \U1|U1|X[3]~12_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(3));

-- Location: FF_X60_Y38_N7
\U1|U1|SP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(3));

-- Location: LCCOMB_X60_Y37_N22
\U1|U1|SP~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~5_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(3))) # (!\U1|U1|LoadSP~q\ & ((\U1|U1|SP\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(3),
	datad => \U1|U1|SP\(3),
	combout => \U1|U1|SP~5_combout\);

-- Location: LCCOMB_X49_Y37_N10
\U1|U1|M4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~36_combout\ = (!\U1|U1|process_0~5_combout\ & ((\U1|U1|IR~0_combout\ & (\U1|U1|Mux14~1_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux14~1_combout\,
	datac => \U1|U1|Mux14~3_combout\,
	datad => \U1|U1|process_0~5_combout\,
	combout => \U1|U1|M4~36_combout\);

-- Location: LCCOMB_X52_Y41_N4
\U1|U1|M4[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[2]~7_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~36_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux31~4_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|M4~36_combout\,
	combout => \U1|U1|M4[2]~7_combout\);

-- Location: FF_X52_Y41_N5
\U1|U1|M4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[2]~7_combout\,
	asdata => \U1|U1|X[2]~13_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(2));

-- Location: FF_X60_Y38_N5
\U1|U1|SP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(2));

-- Location: LCCOMB_X60_Y37_N0
\U1|U1|SP~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~6_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(2))) # (!\U1|U1|LoadSP~q\ & ((\U1|U1|SP\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(2),
	datad => \U1|U1|SP\(2),
	combout => \U1|U1|SP~6_combout\);

-- Location: LCCOMB_X61_Y38_N8
\U1|U1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~8_combout\ = (\U1|U1|SP~4_combout\ & (\U1|U1|Add1~7\ $ (GND))) # (!\U1|U1|SP~4_combout\ & (!\U1|U1|Add1~7\ & VCC))
-- \U1|U1|Add1~9\ = CARRY((\U1|U1|SP~4_combout\ & !\U1|U1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~4_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~7\,
	combout => \U1|U1|Add1~8_combout\,
	cout => \U1|U1|Add1~9\);

-- Location: LCCOMB_X60_Y38_N10
\U1|U1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~10_combout\ = (\U1|U1|DecSP~q\ & ((\U1|U1|Add1~10_combout\ & (\U1|U1|Add2~9\ & VCC)) # (!\U1|U1|Add1~10_combout\ & (!\U1|U1|Add2~9\)))) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add1~10_combout\ & (!\U1|U1|Add2~9\)) # (!\U1|U1|Add1~10_combout\ & 
-- ((\U1|U1|Add2~9\) # (GND)))))
-- \U1|U1|Add2~11\ = CARRY((\U1|U1|DecSP~q\ & (!\U1|U1|Add1~10_combout\ & !\U1|U1|Add2~9\)) # (!\U1|U1|DecSP~q\ & ((!\U1|U1|Add2~9\) # (!\U1|U1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~10_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~9\,
	combout => \U1|U1|Add2~10_combout\,
	cout => \U1|U1|Add2~11\);

-- Location: LCCOMB_X60_Y38_N12
\U1|U1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~12_combout\ = ((\U1|U1|DecSP~q\ $ (\U1|U1|Add1~12_combout\ $ (!\U1|U1|Add2~11\)))) # (GND)
-- \U1|U1|Add2~13\ = CARRY((\U1|U1|DecSP~q\ & ((\U1|U1|Add1~12_combout\) # (!\U1|U1|Add2~11\))) # (!\U1|U1|DecSP~q\ & (\U1|U1|Add1~12_combout\ & !\U1|U1|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~12_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~11\,
	combout => \U1|U1|Add2~12_combout\,
	cout => \U1|U1|Add2~13\);

-- Location: LCCOMB_X60_Y38_N16
\U1|U1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~16_combout\ = ((\U1|U1|DecSP~q\ $ (\U1|U1|Add1~16_combout\ $ (!\U1|U1|Add2~15\)))) # (GND)
-- \U1|U1|Add2~17\ = CARRY((\U1|U1|DecSP~q\ & ((\U1|U1|Add1~16_combout\) # (!\U1|U1|Add2~15\))) # (!\U1|U1|DecSP~q\ & (\U1|U1|Add1~16_combout\ & !\U1|U1|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~16_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~15\,
	combout => \U1|U1|Add2~16_combout\,
	cout => \U1|U1|Add2~17\);

-- Location: LCCOMB_X54_Y47_N4
\U1|U1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector7~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Add0~16_combout\) # ((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|Add2~16_combout\ & !\U1|U1|RAM_ADDRESS[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~16_combout\,
	datab => \U1|U1|Add2~16_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector7~0_combout\);

-- Location: LCCOMB_X54_Y47_N14
\U1|U1|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector7~1_combout\ = (\U1|U1|Selector7~0_combout\ & (((\U1|U1|vga_char[8]~0_combout\) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|Selector7~0_combout\ & (\U1|U1|X[8]~0_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[8]~0_combout\,
	datab => \U1|U1|vga_char[8]~0_combout\,
	datac => \U1|U1|Selector7~0_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector7~1_combout\);

-- Location: FF_X58_Y45_N23
\U1|U1|RAM_ADDRESS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[8]~feeder_combout\,
	asdata => \U1|U1|Selector7~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(8));

-- Location: FF_X62_Y45_N17
\U1|U1|MAR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[9]~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(9));

-- Location: LCCOMB_X61_Y45_N18
\U1|U1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~18_combout\ = (\U1|U1|PC~6_combout\ & (!\U1|U1|Add0~17\)) # (!\U1|U1|PC~6_combout\ & ((\U1|U1|Add0~17\) # (GND)))
-- \U1|U1|Add0~19\ = CARRY((!\U1|U1|Add0~17\) # (!\U1|U1|PC~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~6_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~17\,
	combout => \U1|U1|Add0~18_combout\,
	cout => \U1|U1|Add0~19\);

-- Location: LCCOMB_X53_Y37_N14
\U1|U1|FR[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[9]~34_combout\ = (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & ((\U1|U1|OP\(4)) # (!\U1|U1|OP\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM6\(0),
	datab => \U1|U1|OP\(4),
	datac => \KEY[0]~input_o\,
	datad => \U1|U1|OP\(5),
	combout => \U1|U1|FR[9]~34_combout\);

-- Location: LCCOMB_X53_Y37_N10
\U1|U1|FR[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[9]~57_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & ((\U1|U1|selM6\(0)) # ((\U1|U1|FR[9]~reg0_q\ & \U1|U1|FR[9]~34_combout\)))) # (!\U2|altsyncram_component|auto_generated|mux2|_~9_combout\ & (((\U1|U1|FR[9]~reg0_q\ & 
-- \U1|U1|FR[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[9]~reg0_q\,
	datad => \U1|U1|FR[9]~34_combout\,
	combout => \U1|U1|FR[9]~57_combout\);

-- Location: FF_X53_Y37_N11
\U1|U1|FR[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[9]~57_combout\,
	asdata => \U1|U1|FR[9]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[9]~reg0_q\);

-- Location: LCCOMB_X57_Y42_N20
\U1|U1|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector54~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|reg~219_combout\) # ((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & (((!\U1|U1|IR~2_combout\ & \U1|U1|reg~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~219_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg~221_combout\,
	combout => \U1|U1|Selector54~0_combout\);

-- Location: LCCOMB_X57_Y42_N6
\U1|U1|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector54~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector54~0_combout\ & (\U1|U1|reg~223_combout\)) # (!\U1|U1|Selector54~0_combout\ & ((\U1|U1|reg~217_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~223_combout\,
	datab => \U1|U1|reg~217_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|Selector54~0_combout\,
	combout => \U1|U1|Selector54~1_combout\);

-- Location: LCCOMB_X55_Y42_N30
\U1|U1|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector54~2_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg~211_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg~213_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg~211_combout\,
	combout => \U1|U1|Selector54~2_combout\);

-- Location: LCCOMB_X54_Y42_N16
\U1|U1|Selector54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector54~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector54~2_combout\ & (\U1|U1|reg~215_combout\)) # (!\U1|U1|Selector54~2_combout\ & ((\U1|U1|reg~209_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~215_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|Selector54~2_combout\,
	datad => \U1|U1|reg~209_combout\,
	combout => \U1|U1|Selector54~3_combout\);

-- Location: LCCOMB_X54_Y47_N28
\U1|U1|Selector54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector54~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|RAM_DATA_OUT[2]~20_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[9]~7_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- ((\U1|U1|Selector54~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[9]~7_combout\,
	datad => \U1|U1|Selector54~3_combout\,
	combout => \U1|U1|Selector54~4_combout\);

-- Location: LCCOMB_X54_Y47_N6
\U1|U1|Selector54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector54~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector54~4_combout\ & (\U1|U1|FR[9]~reg0_q\)) # (!\U1|U1|Selector54~4_combout\ & ((\U1|U1|Selector54~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|FR[9]~reg0_q\,
	datac => \U1|U1|Selector54~1_combout\,
	datad => \U1|U1|Selector54~4_combout\,
	combout => \U1|U1|Selector54~5_combout\);

-- Location: LCCOMB_X54_Y47_N26
\U1|U1|RAM_DATA_OUT[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[9]~1_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~18_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector54~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~18_combout\,
	datad => \U1|U1|Selector54~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[9]~1_combout\);

-- Location: FF_X54_Y47_N27
\U1|U1|RAM_DATA_OUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[9]~1_combout\,
	asdata => \U1|U1|vga_char[9]~1_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(9));

-- Location: FF_X56_Y47_N21
\U1|U1|MAR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[10]~13_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(10));

-- Location: LCCOMB_X56_Y47_N20
\U1|U1|RAM_ADDRESS[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[10]~13_combout\ = (\U1|U1|LoadMAR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)) # (!\U1|U1|LoadMAR~q\ & ((\U1|U1|MAR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datac => \U1|U1|MAR\(10),
	datad => \U1|U1|LoadMAR~q\,
	combout => \U1|U1|RAM_ADDRESS[10]~13_combout\);

-- Location: LCCOMB_X58_Y45_N2
\U1|U1|RAM_ADDRESS[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[10]~feeder_combout\ = \U1|U1|RAM_ADDRESS[10]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[10]~13_combout\,
	combout => \U1|U1|RAM_ADDRESS[10]~feeder_combout\);

-- Location: LCCOMB_X56_Y44_N18
\U1|U1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector5~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Add0~20_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (\U1|U1|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~20_combout\,
	datab => \U1|U1|Add0~20_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector5~0_combout\);

-- Location: LCCOMB_X56_Y44_N20
\U1|U1|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector5~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector5~0_combout\ & (\U1|U1|vga_char[10]~2_combout\)) # (!\U1|U1|Selector5~0_combout\ & ((\U1|U1|X[10]~6_combout\))))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char[10]~2_combout\,
	datab => \U1|U1|X[10]~6_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|Selector5~0_combout\,
	combout => \U1|U1|Selector5~1_combout\);

-- Location: FF_X58_Y45_N3
\U1|U1|RAM_ADDRESS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[10]~feeder_combout\,
	asdata => \U1|U1|Selector5~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(10));

-- Location: FF_X57_Y48_N1
\U1|U1|MAR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[11]~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(11));

-- Location: LCCOMB_X57_Y48_N0
\U1|U1|RAM_ADDRESS[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[11]~14_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(11),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	combout => \U1|U1|RAM_ADDRESS[11]~14_combout\);

-- Location: LCCOMB_X62_Y45_N24
\U1|U1|RAM_ADDRESS[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[11]~feeder_combout\ = \U1|U1|RAM_ADDRESS[11]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[11]~14_combout\,
	combout => \U1|U1|RAM_ADDRESS[11]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N18
\U1|U1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector4~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\ & (\U1|U1|X[11]~5_combout\)) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- ((\U1|U1|Add2~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[11]~5_combout\,
	datab => \U1|U1|Add2~22_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector4~0_combout\);

-- Location: LCCOMB_X54_Y46_N24
\U1|U1|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector4~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Selector4~0_combout\ & ((\U1|U1|vga_char[11]~3_combout\))) # (!\U1|U1|Selector4~0_combout\ & (\U1|U1|Add0~22_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (((\U1|U1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~22_combout\,
	datab => \U1|U1|vga_char[11]~3_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|Selector4~0_combout\,
	combout => \U1|U1|Selector4~1_combout\);

-- Location: FF_X62_Y45_N25
\U1|U1|RAM_ADDRESS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[11]~feeder_combout\,
	asdata => \U1|U1|Selector4~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(11));

-- Location: FF_X57_Y48_N3
\U1|U1|MAR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[12]~15_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|MAR\(12));

-- Location: LCCOMB_X57_Y48_N2
\U1|U1|RAM_ADDRESS[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[12]~15_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(12),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	combout => \U1|U1|RAM_ADDRESS[12]~15_combout\);

-- Location: LCCOMB_X62_Y45_N26
\U1|U1|RAM_ADDRESS[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[12]~feeder_combout\ = \U1|U1|RAM_ADDRESS[12]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[12]~15_combout\,
	combout => \U1|U1|RAM_ADDRESS[12]~feeder_combout\);

-- Location: LCCOMB_X60_Y38_N18
\U1|U1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~18_combout\ = (\U1|U1|DecSP~q\ & ((\U1|U1|Add1~18_combout\ & (\U1|U1|Add2~17\ & VCC)) # (!\U1|U1|Add1~18_combout\ & (!\U1|U1|Add2~17\)))) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add1~18_combout\ & (!\U1|U1|Add2~17\)) # (!\U1|U1|Add1~18_combout\ & 
-- ((\U1|U1|Add2~17\) # (GND)))))
-- \U1|U1|Add2~19\ = CARRY((\U1|U1|DecSP~q\ & (!\U1|U1|Add1~18_combout\ & !\U1|U1|Add2~17\)) # (!\U1|U1|DecSP~q\ & ((!\U1|U1|Add2~17\) # (!\U1|U1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~18_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~17\,
	combout => \U1|U1|Add2~18_combout\,
	cout => \U1|U1|Add2~19\);

-- Location: LCCOMB_X60_Y38_N20
\U1|U1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~20_combout\ = ((\U1|U1|Add1~20_combout\ $ (\U1|U1|DecSP~q\ $ (!\U1|U1|Add2~19\)))) # (GND)
-- \U1|U1|Add2~21\ = CARRY((\U1|U1|Add1~20_combout\ & ((\U1|U1|DecSP~q\) # (!\U1|U1|Add2~19\))) # (!\U1|U1|Add1~20_combout\ & (\U1|U1|DecSP~q\ & !\U1|U1|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~20_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~19\,
	combout => \U1|U1|Add2~20_combout\,
	cout => \U1|U1|Add2~21\);

-- Location: LCCOMB_X60_Y38_N22
\U1|U1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~22_combout\ = (\U1|U1|DecSP~q\ & ((\U1|U1|Add1~22_combout\ & (\U1|U1|Add2~21\ & VCC)) # (!\U1|U1|Add1~22_combout\ & (!\U1|U1|Add2~21\)))) # (!\U1|U1|DecSP~q\ & ((\U1|U1|Add1~22_combout\ & (!\U1|U1|Add2~21\)) # (!\U1|U1|Add1~22_combout\ & 
-- ((\U1|U1|Add2~21\) # (GND)))))
-- \U1|U1|Add2~23\ = CARRY((\U1|U1|DecSP~q\ & (!\U1|U1|Add1~22_combout\ & !\U1|U1|Add2~21\)) # (!\U1|U1|DecSP~q\ & ((!\U1|U1|Add2~21\) # (!\U1|U1|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|DecSP~q\,
	datab => \U1|U1|Add1~22_combout\,
	datad => VCC,
	cin => \U1|U1|Add2~21\,
	combout => \U1|U1|Add2~22_combout\,
	cout => \U1|U1|Add2~23\);

-- Location: LCCOMB_X60_Y38_N24
\U1|U1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add2~24_combout\ = ((\U1|U1|Add1~24_combout\ $ (\U1|U1|DecSP~q\ $ (!\U1|U1|Add2~23\)))) # (GND)
-- \U1|U1|Add2~25\ = CARRY((\U1|U1|Add1~24_combout\ & ((\U1|U1|DecSP~q\) # (!\U1|U1|Add2~23\))) # (!\U1|U1|Add1~24_combout\ & (\U1|U1|DecSP~q\ & !\U1|U1|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add1~24_combout\,
	datab => \U1|U1|DecSP~q\,
	datad => VCC,
	cin => \U1|U1|Add2~23\,
	combout => \U1|U1|Add2~24_combout\,
	cout => \U1|U1|Add2~25\);

-- Location: LCCOMB_X61_Y45_N24
\U1|U1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~24_combout\ = (\U1|U1|PC~3_combout\ & (\U1|U1|Add0~23\ $ (GND))) # (!\U1|U1|PC~3_combout\ & (!\U1|U1|Add0~23\ & VCC))
-- \U1|U1|Add0~25\ = CARRY((\U1|U1|PC~3_combout\ & !\U1|U1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC~3_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~23\,
	combout => \U1|U1|Add0~24_combout\,
	cout => \U1|U1|Add0~25\);

-- Location: LCCOMB_X59_Y41_N0
\U1|U1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector3~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|Add0~24_combout\) # (\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & (\U1|U1|Add2~24_combout\ & ((!\U1|U1|RAM_ADDRESS[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datab => \U1|U1|Add2~24_combout\,
	datac => \U1|U1|Add0~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector3~0_combout\);

-- Location: LCCOMB_X59_Y41_N2
\U1|U1|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector3~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector3~0_combout\ & ((\U1|U1|Mux4~4_combout\))) # (!\U1|U1|Selector3~0_combout\ & (\U1|U1|X[12]~4_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datab => \U1|U1|X[12]~4_combout\,
	datac => \U1|U1|Mux4~4_combout\,
	datad => \U1|U1|Selector3~0_combout\,
	combout => \U1|U1|Selector3~1_combout\);

-- Location: FF_X62_Y45_N27
\U1|U1|RAM_ADDRESS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[12]~feeder_combout\,
	asdata => \U1|U1|Selector3~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(12));

-- Location: M9K_X37_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y44_N30
\U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(15) & !\U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M9K_X37_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y44_N16
\U2|altsyncram_component|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) 
-- & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a73~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a89~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: LCCOMB_X38_Y44_N26
\U2|altsyncram_component|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~5_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~5_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a121~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a105~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~5_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: M9K_X15_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2A22222222082A2A222544A888820A8888888882A2A22254444105454444A8888894508AA20A20A20A20A20A20A20A20A20A2284551020A8A888955110415151111111111041515111111111111504151511110415111111111110415111111111111041511111111104151111111110415111111111110415111111104151111111111414414444A2845510511128A11544144051044A2845510510415111111111110415151112A222220A8A888951110415151112A2222251422A882880288829511051014A8882880A5444144052A220A2029511051014A8882880A5444144052A220A2029511051014A8882880A5444144052A220A2082A2A2225544410",
	mem_init2 => X"54544444041515111111111111022A882501441128A1155414410544444444444444444441054444444444444410544444444444444444410544444444444444444410544444444444444410544444444444105454444A8888082A2A22254444105454444A8888094008AA20A20288144144144144144144144144144144144144555144144144144408AA20A20A20A20A20A20A20A20A20A20A20A20A22A28A20A20A20A22845510510510510510510510510510510510510511514510510510510422A880105444404A0045510510128011544144029511051014A8882880A20A5444051052A22029511052A22029511052A22029511052A22029511052A22",
	mem_init1 => X"0A5444105454444A8888151052A22284551114A888A11544452A222845511144508AA20415151112A2A20A22A544954454511515422A892A888A22A2A8455125511144545008AA24AA22288A8A01154495444511514022A892A888A22A280455125511500021004000000070CD0CD803A48560214A52C0005AAA2222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000045400000000000A8000000000015000000000002A000000000005400000000000A80000000000051400000001400000000000000000000000A00140000001200000000000240000000000048000000000900000000020000000000000000000000000900000000000120000000000024000000000480000000000000000000000050000000480000000000090000000000012000000000240000000000000000000002800000002800001000A000000090000000000012000000000002400000000048000000001000000000000000000000048000000000009000000000001200000000024000000000000000000000000000000000024000000000",
	mem_init2 => X"004800000000000900000000012000000000000001400000001400000A00000000000400000000280000002400000000000480000000000090000000000012000000000000000000000000000000000000002000000000000009000000000000240000000000000000000000000000480000000000012000000000000000000000000000000000000000000000040000014000000120000000000004800000000001400000000A000000090000000000002400000000000A000000000000000000000000000000000080000000000000240000000000009000000000000000000000000000012000000000000480000000000000000000000000000000000000",
	mem_init1 => X"000000001000000000800000000A000000005000000048000000000001200000000000500000000000000800000000A000000005000000048000000000001200000000000100000000000000000000000000000000000000000000000000000000000000000000012000000000000480000000000000000000000000000000000200000000140000001200000000000048000000000010000000000000000000000000000000000000000040000028000000014000000120000000000004800000000000400000000000000000000000000000000004800000000000120000000000000000000000000001000000000000000010000000000000000000000000",
	mem_init0 => X"0000000000000028000000000000000028000000000010000000000000A80000002400000000048000005000000000002000000000000150000000480000000009000000200000000000400000000000800200444000240000008800048000001100009000000220928000100222000022088020020941054444008A8AA24AA5444151544954A8882A2A892A951105512552A222045455105511022A2A882A88A11544144508A8AA20AA20A22845455105511422A2A882A88A11544148A11544108AA220A202880A4008AA2082A222222222222222222222222082A22222222222222222222222222222222222082A2222222222222222222222222222222208",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N24
\U2|altsyncram_component|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X38_Y44_N20
\U2|altsyncram_component|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~7_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~7_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X38_Y44_N6
\U2|altsyncram_component|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~6_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~6_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~8_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: LCCOMB_X62_Y45_N16
\U1|U1|RAM_ADDRESS[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[9]~12_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(9),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	combout => \U1|U1|RAM_ADDRESS[9]~12_combout\);

-- Location: LCCOMB_X58_Y45_N8
\U1|U1|RAM_ADDRESS[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[9]~feeder_combout\ = \U1|U1|RAM_ADDRESS[9]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[9]~12_combout\,
	combout => \U1|U1|RAM_ADDRESS[9]~feeder_combout\);

-- Location: LCCOMB_X54_Y47_N16
\U1|U1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector6~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\ & (\U1|U1|X[9]~7_combout\)) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- ((\U1|U1|Add2~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[9]~7_combout\,
	datab => \U1|U1|Add2~18_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector6~0_combout\);

-- Location: LCCOMB_X54_Y47_N18
\U1|U1|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector6~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Selector6~0_combout\ & (\U1|U1|vga_char[9]~1_combout\)) # (!\U1|U1|Selector6~0_combout\ & ((\U1|U1|Add0~18_combout\))))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (((\U1|U1|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char[9]~1_combout\,
	datab => \U1|U1|Add0~18_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|Selector6~0_combout\,
	combout => \U1|U1|Selector6~1_combout\);

-- Location: FF_X58_Y45_N9
\U1|U1|RAM_ADDRESS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[9]~feeder_combout\,
	asdata => \U1|U1|Selector6~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(9));

-- Location: M9K_X37_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000001146AEAE88AE8828D5D5D115D1001ABABA22BA20035757445744006AEAE88AE8828D5D5D115D114546AE8825046AEAE88AE88288288288288225006AEAE8FAE9D1115D5D1F5D3A222BABA3EBA74445747D74E888288035757445744144128A3575747D74E888AEAE8FAE9D1115D5D1F5D3A222BA3EBA744401ABABA22BA20A209441ABABA3EBA2744575747D744E88AEAE8FAE89D115D1F5D13A20A20A20A20A22BA220D5D104A20D5D11128A3575747D74E888AEAE8FAE9D1115D5D1F5D3A222BA3EBA744414451ABABA22BA209401ABABA3EBA7444575747D74E888AEAE8FAE9D1115D1F5D3A220A220D5D5D115D105104A00D5D5D1F5D13A22BAB",
	mem_init2 => X"A3EBA2744575747D744E88AE8FAE89D1051051051006AE8825046AE8803575744574445104A0A228D5D5D1F5D13A22BABA3EBA2744575747D744E88AEAE8FAE89D115D1114E8882888A7444144107454444E888828803575747D74E889D115D1F5D3A2274412883574414451ABABA3EBA7444E88AE8FAE9D113A209411ABA2229D11051114E88828820E8A8889D111051046AEAE8FAE9D113A22BA3EBA7444E8825146AE88288A3575747D74E889D115D1F5D3A22744128235744453A220A2229D11051041D151113A2220A228D5D5D1F5D3A227445747D74E889D104A08D5D1051146AEAE8FAE9D113A22BA3EBA7444E8825046AE888A7444144453A220A208",
	mem_init1 => X"3A2A2227444414E8888A744E888A3574414401ABABA3EBA7444E88AE8FAE9D113A209451ABA20A744E8888A744E888A3574414401ABABA3EBA7444E88AE8FAE9D113A209451ABA2229D11051114E88828820E8A8889D111053A22029D13A2200D5D1051146AEAE8FAE9D113A22BA3EBA7444E8825006AE8829D13A22029D13A2220D5D1051146AEAE8FAE9D113A22BA3EBA7444E8825006AE888A7444144453A220A2083A2A22274444144453A2228D5D1051006AEAE8FAE9D113A22BA3EBA7444E8825146AE8829D11114E888A3574414401ABABA3EBA7444E88AE8FAE9D113A209451ABA2083A2A222744E8888883A2A2227444411ABA20A200D5D104A0A20",
	mem_init0 => X"8D5D104A0A20A220D5D104A0A20A20A208D5D5D115D1114412820E888800D5D5D1F5D13A22BA3EBA274441ABABA22BA2228825041D111001ABABA3EBA27445747D744E8883575744574445105104A0832220089195D1F5D3A22232BA3EBA7444465747D74E8888C87A69D101448CAE888C808A00A0000002000001212101E902000424203D204000848407A408001080F4810000090908010800448484008400024200000512121002100000289090801080044848400840022420000022420051210008000000800512100001000000000000000000000000000100000000000000000000000000000000000000100000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y44_N2
\U2|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\U1|U1|RAM_ADDRESS\(14) & (!\U1|U1|RAM_ADDRESS\(15) & !\U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: M9K_X64_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"222222222222222222222222222222222222222222222222222222222222222222222222222222222222222220CCC44444CCCC44444CCCC4444CCCCC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088888888888888888888888888888",
	mem_init2 => X"88888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111333331111333311111333311111AA2",
	mem_init1 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022222222222222222222222222222",
	mem_init0 => X"222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222200CCC4444CCCCC4444CCCCC4444CCCC400000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N0
\U2|altsyncram_component|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: LCCOMB_X42_Y44_N28
\U2|altsyncram_component|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~12_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~12_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~12_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: M9K_X15_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N2
\U2|altsyncram_component|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a71~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a87~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X42_Y44_N10
\U2|altsyncram_component|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~10_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~10_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a103~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a119~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~10_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: LCCOMB_X42_Y44_N4
\U2|altsyncram_component|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~11_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~13_combout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~11_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X49_Y37_N16
\U1|U1|X[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[4]~feeder_combout\ = \U1|U1|X[4]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|X[4]~11_combout\,
	combout => \U1|U1|X[4]~feeder_combout\);

-- Location: FF_X49_Y37_N17
\U1|U1|X[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[4]~feeder_combout\,
	asdata => \U1|U1|Mux12~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(4));

-- Location: FF_X56_Y41_N11
\U1|U1|X[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[6]~9_combout\,
	asdata => \U1|U1|Mux10~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(6));

-- Location: DSPMULT_X44_Y41_N0
\U1|U2|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	aclr => GND,
	ena => \U1|U1|OP[5]~8_combout\,
	dataa => \U1|U2|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \U1|U2|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U1|U2|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y41_N0
\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(13) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(13)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\U1|U1|X\(13)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(13),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X47_Y41_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X47_Y41_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X47_Y41_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ = (\U1|U2|Equal1~5_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|U1|X\(13))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~5_combout\ & (\U1|U1|X\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(13),
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \U1|U2|Equal1~5_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\);

-- Location: LCCOMB_X47_Y41_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ = (\U1|U2|Equal1~5_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~5_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datab => \U1|U2|Equal1~5_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\);

-- Location: LCCOMB_X47_Y41_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(12) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(12)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\U1|U1|X\(12)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(12),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X47_Y41_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X47_Y41_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X47_Y41_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X47_Y41_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X47_Y41_N12
\U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~6_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~6_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\);

-- Location: LCCOMB_X47_Y41_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~6_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~6_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\);

-- Location: LCCOMB_X48_Y41_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(11) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(11)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\U1|U1|X\(11)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(11),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X48_Y41_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) 
-- # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X48_Y41_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X48_Y41_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X49_Y41_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))) # (!\U1|U2|Equal1~7_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datab => \U1|U2|Equal1~7_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\);

-- Location: LCCOMB_X49_Y41_N24
\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))) # (!\U1|U2|Equal1~7_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~7_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\);

-- Location: LCCOMB_X43_Y37_N24
\U1|U2|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~6_combout\ = (!\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Equal1~4_combout\ & !\U1|U1|Y[5]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datac => \U1|U2|Equal1~4_combout\,
	datad => \U1|U1|Y[5]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~6_combout\);

-- Location: LCCOMB_X47_Y41_N16
\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ = (\U1|U2|Equal1~6_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~6_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\,
	datab => \U1|U2|Equal1~6_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\);

-- Location: LCCOMB_X48_Y41_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~7_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~7_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\);

-- Location: LCCOMB_X47_Y41_N14
\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\U1|U1|X\(12))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\U1|U2|Equal1~6_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))) # (!\U1|U2|Equal1~6_combout\ & (\U1|U1|X\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(12),
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \U1|U2|Equal1~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\);

-- Location: LCCOMB_X49_Y41_N18
\U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))) # (!\U1|U2|Equal1~7_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datab => \U1|U2|Equal1~7_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\);

-- Location: LCCOMB_X49_Y41_N20
\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ = (\U1|U2|Equal1~7_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\U1|U1|X\(11))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~7_combout\ & (\U1|U1|X\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~7_combout\,
	datab => \U1|U1|X\(11),
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\);

-- Location: LCCOMB_X49_Y41_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\U1|U1|X\(10) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(10) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\U1|U1|X\(10)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(10),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X49_Y41_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # 
-- (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X49_Y41_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X49_Y41_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))) # (!\U1|U2|Equal1~4_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datab => \U1|U2|Equal1~4_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\);

-- Location: LCCOMB_X49_Y38_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U1|X\(10))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~4_combout\ & (\U1|U1|X\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~4_combout\,
	datab => \U1|U1|X\(10),
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\);

-- Location: LCCOMB_X49_Y38_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ 
-- & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X49_Y38_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X49_Y38_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X49_Y38_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X49_Y41_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~4_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~4_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\);

-- Location: LCCOMB_X49_Y38_N28
\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X49_Y38_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datac => \U1|U2|Equal1~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\);

-- Location: LCCOMB_X49_Y38_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\);

-- Location: LCCOMB_X49_Y41_N22
\U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ = (\U1|U2|Equal1~4_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\)))) # (!\U1|U2|Equal1~4_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\,
	datac => \U1|U2|Equal1~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\);

-- Location: LCCOMB_X50_Y38_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\)))) # (!\U1|U2|Equal1~8_combout\ & 
-- (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~8_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\);

-- Location: LCCOMB_X50_Y38_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~8_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\,
	datab => \U1|U2|Equal1~8_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\);

-- Location: LCCOMB_X50_Y38_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ = (\U1|U2|Equal1~8_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\U1|U1|X\(9)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~8_combout\ & (((\U1|U1|X\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datab => \U1|U1|X\(9),
	datac => \U1|U2|Equal1~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\);

-- Location: LCCOMB_X50_Y38_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # 
-- (!\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ 
-- & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X50_Y38_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X50_Y38_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X50_Y39_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\);

-- Location: LCCOMB_X50_Y38_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ = (\U1|U2|Equal1~2_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~2_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~2_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\);

-- Location: LCCOMB_X50_Y42_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X50_Y42_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X50_Y42_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X50_Y42_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X50_Y42_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X50_Y42_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X46_Y40_N6
\U1|U2|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux8~3_combout\ = (\U1|U2|Mux8~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT7\)))) # (!\U1|U2|Mux8~2_combout\ & (\U1|U2|Equal1~1_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux8~2_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mux8~3_combout\);

-- Location: LCCOMB_X46_Y40_N8
\U1|U2|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux8~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux8~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux8~2_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux0~10_combout\,
	datad => \U1|U2|Mux8~3_combout\,
	combout => \U1|U2|Mux8~4_combout\);

-- Location: LCCOMB_X46_Y40_N2
\U1|U2|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux8~5_combout\ = (\U1|U2|Mux8~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mux8~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	combout => \U1|U2|Mux8~5_combout\);

-- Location: LCCOMB_X42_Y39_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[213]~91_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\);

-- Location: LCCOMB_X45_Y40_N10
\U1|U2|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux8~7_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux8~7_combout\);

-- Location: LCCOMB_X46_Y40_N4
\U1|U2|RESULT[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[7]~26_combout\ = (\U1|U2|RESULT[7]~25_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux8~5_combout\) # (\U1|U2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[7]~25_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux8~5_combout\,
	datad => \U1|U2|Mux8~7_combout\,
	combout => \U1|U2|RESULT[7]~26_combout\);

-- Location: LCCOMB_X48_Y39_N22
\U1|U2|RESULT[7]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[7]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[7]~26_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[7]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[7]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[7]~26_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[7]$latch~combout\);

-- Location: LCCOMB_X52_Y40_N2
\U1|U1|M2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~24_combout\ = (\U1|U1|selM2\(0) & (!\U1|U1|selM2\(1) & ((\U1|U2|RESULT[7]$latch~combout\)))) # (!\U1|U1|selM2\(0) & ((\U1|U1|selM2\(1)) # ((\U2|altsyncram_component|auto_generated|mux2|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U1|U1|selM2\(1),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datad => \U1|U2|RESULT[7]$latch~combout\,
	combout => \U1|U1|M2~24_combout\);

-- Location: LCCOMB_X52_Y40_N20
\U1|U1|M2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~25_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M2~24_combout\ & ((\U1|U1|TECLADO\(7)))) # (!\U1|U1|M2~24_combout\ & (\U1|U1|M4\(7))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|M2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|M4\(7),
	datac => \U1|U1|TECLADO\(7),
	datad => \U1|U1|M2~24_combout\,
	combout => \U1|U1|M2~25_combout\);

-- Location: LCCOMB_X53_Y40_N0
\U1|U1|M2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~26_combout\ = (\U1|U1|M2~23_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~23_combout\,
	datad => \U1|U1|M2~25_combout\,
	combout => \U1|U1|M2~26_combout\);

-- Location: LCCOMB_X53_Y40_N14
\U1|U1|reg[3][7]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][7]~99_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][7]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][7]~q\,
	datad => \U1|U1|M2~26_combout\,
	combout => \U1|U1|reg[3][7]~99_combout\);

-- Location: FF_X53_Y40_N27
\U1|U1|reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][7]~97_combout\,
	asdata => \U1|U1|reg~312_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][7]~q\);

-- Location: LCCOMB_X53_Y40_N26
\U1|U1|reg[2][7]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][7]~97_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][7]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][7]~q\,
	datad => \U1|U1|M2~26_combout\,
	combout => \U1|U1|reg[2][7]~97_combout\);

-- Location: LCCOMB_X53_Y40_N10
\U1|U1|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux41~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][7]~97_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][7]~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][7]~97_combout\,
	datad => \U1|U1|reg[0][7]~98_combout\,
	combout => \U1|U1|Mux41~0_combout\);

-- Location: LCCOMB_X53_Y40_N12
\U1|U1|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux41~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux41~0_combout\ & (\U1|U1|reg[3][7]~99_combout\)) # (!\U1|U1|Mux41~0_combout\ & ((\U1|U1|reg[1][7]~96_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[3][7]~99_combout\,
	datac => \U1|U1|reg[1][7]~96_combout\,
	datad => \U1|U1|Mux41~0_combout\,
	combout => \U1|U1|Mux41~1_combout\);

-- Location: LCCOMB_X53_Y41_N28
\U1|U1|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux41~2_combout\ = (\U1|U1|IR~8_combout\ & (((\U1|U1|IR~9_combout\)))) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[6][7]~101_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[4][7]~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][7]~101_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg[4][7]~102_combout\,
	combout => \U1|U1|Mux41~2_combout\);

-- Location: LCCOMB_X53_Y41_N6
\U1|U1|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux41~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux41~2_combout\ & (\U1|U1|reg[7][7]~103_combout\)) # (!\U1|U1|Mux41~2_combout\ & ((\U1|U1|reg[5][7]~100_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][7]~103_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[5][7]~100_combout\,
	datad => \U1|U1|Mux41~2_combout\,
	combout => \U1|U1|Mux41~3_combout\);

-- Location: LCCOMB_X53_Y41_N10
\U1|U1|X[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[7]~8_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux41~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux41~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux41~1_combout\,
	datad => \U1|U1|Mux41~3_combout\,
	combout => \U1|U1|X[7]~8_combout\);

-- Location: LCCOMB_X56_Y41_N6
\U1|U1|RotateRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~0_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[7]~8_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[6]~9_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[7]~8_combout\,
	combout => \U1|U1|RotateRight0~0_combout\);

-- Location: LCCOMB_X55_Y44_N8
\U1|U1|RotateRight0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~2_combout\ = (\U1|U1|RotateRight0~0_combout\) # ((!\U1|U1|IR~12_combout\ & \U1|U1|RotateRight0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~1_combout\,
	datad => \U1|U1|RotateRight0~0_combout\,
	combout => \U1|U1|RotateRight0~2_combout\);

-- Location: LCCOMB_X58_Y43_N14
\U1|U1|RotateRight0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~3_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & (\U1|U1|X[1]~14_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|X[1]~14_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|RotateRight0~3_combout\);

-- Location: LCCOMB_X58_Y43_N24
\U1|U1|RotateRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~5_combout\ = (\U1|U1|RotateRight0~3_combout\) # ((\U1|U1|IR~12_combout\ & \U1|U1|RotateRight0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~3_combout\,
	datad => \U1|U1|RotateRight0~4_combout\,
	combout => \U1|U1|RotateRight0~5_combout\);

-- Location: LCCOMB_X54_Y43_N26
\U1|U1|reg~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~177_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~2_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RotateRight0~2_combout\,
	datac => \U1|U1|RotateRight0~5_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|reg~177_combout\);

-- Location: LCCOMB_X54_Y43_N4
\U1|U1|reg~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~178_combout\ = (\U1|U1|reg~176_combout\ & (\U1|U1|reg~177_combout\)) # (!\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftLeft1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~176_combout\,
	datac => \U1|U1|reg~177_combout\,
	datad => \U1|U1|ShiftLeft1~8_combout\,
	combout => \U1|U1|reg~178_combout\);

-- Location: LCCOMB_X54_Y43_N10
\U1|U1|reg~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~181_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|reg~529_combout\ $ (((\U1|U1|reg~176_combout\))))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|reg~179_combout\ & ((\U1|U1|reg~176_combout\) # (!\U1|U1|reg~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|reg~179_combout\,
	datad => \U1|U1|reg~176_combout\,
	combout => \U1|U1|reg~181_combout\);

-- Location: LCCOMB_X54_Y43_N20
\U1|U1|reg~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~182_combout\ = (\U1|U1|reg~180_combout\ & (((\U1|U1|reg~178_combout\) # (\U1|U1|reg~181_combout\)))) # (!\U1|U1|reg~180_combout\ & (\U1|U1|reg~181_combout\ & ((\U1|U1|RotateLeft0~5_combout\) # (\U1|U1|reg~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~5_combout\,
	datab => \U1|U1|reg~180_combout\,
	datac => \U1|U1|reg~178_combout\,
	datad => \U1|U1|reg~181_combout\,
	combout => \U1|U1|reg~182_combout\);

-- Location: LCCOMB_X55_Y41_N26
\U1|U1|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~8_combout\ = (\U1|U1|ShiftLeft1~8_combout\) # ((\U1|U1|IR~14_combout\ & (!\U1|U1|ShiftRight0~12_combout\ & \U1|U1|X[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight0~12_combout\,
	datac => \U1|U1|X[0]~15_combout\,
	datad => \U1|U1|ShiftLeft1~8_combout\,
	combout => \U1|U1|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X55_Y45_N0
\U1|U1|reg~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~201_combout\ = (\U1|U1|reg~200_combout\ & (\U1|U1|reg~536_combout\)) # (!\U1|U1|reg~200_combout\ & ((\U1|U1|reg~536_combout\ & (\U1|U1|reg~182_combout\)) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|ShiftLeft0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|reg~182_combout\,
	datad => \U1|U1|ShiftLeft0~8_combout\,
	combout => \U1|U1|reg~201_combout\);

-- Location: LCCOMB_X55_Y45_N26
\U1|U1|reg~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~202_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~201_combout\ & (\U1|U1|reg[4][8]~6_combout\)) # (!\U1|U1|reg~201_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg[4][8]~6_combout\,
	datac => \U1|U1|ShiftLeft1~9_combout\,
	datad => \U1|U1|reg~201_combout\,
	combout => \U1|U1|reg~202_combout\);

-- Location: FF_X55_Y45_N13
\U1|U1|reg[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][8]~6_combout\,
	asdata => \U1|U1|reg~202_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][8]~q\);

-- Location: LCCOMB_X55_Y45_N12
\U1|U1|reg[4][8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][8]~6_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][8]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~172_combout\,
	datab => \U1|U1|M2~6_combout\,
	datac => \U1|U1|reg[4][8]~q\,
	combout => \U1|U1|reg[4][8]~6_combout\);

-- Location: LCCOMB_X55_Y45_N20
\U1|U1|reg~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~198_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~197_combout\) # ((\U1|U1|reg~182_combout\)))) # (!\U1|U1|reg~535_combout\ & (!\U1|U1|reg~197_combout\ & ((\U1|U1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg~197_combout\,
	datac => \U1|U1|reg~182_combout\,
	datad => \U1|U1|ShiftLeft0~8_combout\,
	combout => \U1|U1|reg~198_combout\);

-- Location: LCCOMB_X55_Y45_N30
\U1|U1|reg~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~199_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~198_combout\ & (\U1|U1|reg[5][8]~5_combout\)) # (!\U1|U1|reg~198_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][8]~5_combout\,
	datab => \U1|U1|reg~197_combout\,
	datac => \U1|U1|ShiftLeft1~9_combout\,
	datad => \U1|U1|reg~198_combout\,
	combout => \U1|U1|reg~199_combout\);

-- Location: FF_X55_Y45_N3
\U1|U1|reg[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][8]~5_combout\,
	asdata => \U1|U1|reg~199_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][8]~q\);

-- Location: LCCOMB_X55_Y45_N2
\U1|U1|reg[5][8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][8]~5_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][8]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][8]~q\,
	datad => \U1|U1|M2~6_combout\,
	combout => \U1|U1|reg[5][8]~5_combout\);

-- Location: LCCOMB_X55_Y45_N10
\U1|U1|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux8~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & ((\U1|U1|reg[5][8]~5_combout\))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[4][8]~6_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[5][8]~5_combout\,
	combout => \U1|U1|Mux8~2_combout\);

-- Location: LCCOMB_X54_Y47_N2
\U1|U1|reg~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~204_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~182_combout\) # ((\U1|U1|reg~203_combout\)))) # (!\U1|U1|reg~537_combout\ & (((!\U1|U1|reg~203_combout\ & \U1|U1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~182_combout\,
	datac => \U1|U1|reg~203_combout\,
	datad => \U1|U1|ShiftLeft0~8_combout\,
	combout => \U1|U1|reg~204_combout\);

-- Location: LCCOMB_X54_Y47_N20
\U1|U1|reg~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~205_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~204_combout\ & (\U1|U1|reg[7][8]~7_combout\)) # (!\U1|U1|reg~204_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][8]~7_combout\,
	datab => \U1|U1|ShiftLeft1~9_combout\,
	datac => \U1|U1|reg~203_combout\,
	datad => \U1|U1|reg~204_combout\,
	combout => \U1|U1|reg~205_combout\);

-- Location: FF_X55_Y45_N23
\U1|U1|reg[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][8]~7_combout\,
	asdata => \U1|U1|reg~205_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][8]~q\);

-- Location: LCCOMB_X55_Y45_N22
\U1|U1|reg[7][8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][8]~7_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][8]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~6_combout\,
	datac => \U1|U1|reg[7][8]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][8]~7_combout\);

-- Location: LCCOMB_X57_Y43_N20
\U1|U1|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux8~3_combout\ = (\U1|U1|Mux8~2_combout\ & (((\U1|U1|reg[7][8]~7_combout\) # (!\U1|U1|IR~2_combout\)))) # (!\U1|U1|Mux8~2_combout\ & (\U1|U1|reg[6][8]~4_combout\ & (\U1|U1|IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][8]~4_combout\,
	datab => \U1|U1|Mux8~2_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[7][8]~7_combout\,
	combout => \U1|U1|Mux8~3_combout\);

-- Location: LCCOMB_X55_Y47_N20
\U1|U1|reg~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~189_combout\ = (\U1|U1|reg~188_combout\ & (\U1|U1|reg~532_combout\)) # (!\U1|U1|reg~188_combout\ & ((\U1|U1|reg~532_combout\ & ((\U1|U1|reg~182_combout\))) # (!\U1|U1|reg~532_combout\ & (\U1|U1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftLeft0~8_combout\,
	datad => \U1|U1|reg~182_combout\,
	combout => \U1|U1|reg~189_combout\);

-- Location: LCCOMB_X55_Y47_N30
\U1|U1|reg~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~190_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~189_combout\ & (\U1|U1|reg[0][8]~2_combout\)) # (!\U1|U1|reg~189_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg[0][8]~2_combout\,
	datac => \U1|U1|ShiftLeft1~9_combout\,
	datad => \U1|U1|reg~189_combout\,
	combout => \U1|U1|reg~190_combout\);

-- Location: FF_X55_Y47_N3
\U1|U1|reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][8]~2_combout\,
	asdata => \U1|U1|reg~190_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][8]~q\);

-- Location: LCCOMB_X55_Y47_N2
\U1|U1|reg[0][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][8]~2_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][8]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][8]~q\,
	datad => \U1|U1|M2~6_combout\,
	combout => \U1|U1|reg[0][8]~2_combout\);

-- Location: LCCOMB_X55_Y47_N24
\U1|U1|reg~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~186_combout\ = (\U1|U1|reg~185_combout\ & (\U1|U1|reg~531_combout\)) # (!\U1|U1|reg~185_combout\ & ((\U1|U1|reg~531_combout\ & ((\U1|U1|reg~182_combout\))) # (!\U1|U1|reg~531_combout\ & (\U1|U1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|ShiftLeft0~8_combout\,
	datad => \U1|U1|reg~182_combout\,
	combout => \U1|U1|reg~186_combout\);

-- Location: LCCOMB_X55_Y47_N18
\U1|U1|reg~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~187_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~186_combout\ & (\U1|U1|reg[2][8]~1_combout\)) # (!\U1|U1|reg~186_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg[2][8]~1_combout\,
	datac => \U1|U1|ShiftLeft1~9_combout\,
	datad => \U1|U1|reg~186_combout\,
	combout => \U1|U1|reg~187_combout\);

-- Location: FF_X55_Y47_N17
\U1|U1|reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][8]~1_combout\,
	asdata => \U1|U1|reg~187_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][8]~q\);

-- Location: LCCOMB_X55_Y47_N16
\U1|U1|reg[2][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][8]~1_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][8]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][8]~q\,
	datad => \U1|U1|M2~6_combout\,
	combout => \U1|U1|reg[2][8]~1_combout\);

-- Location: LCCOMB_X55_Y47_N14
\U1|U1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux8~0_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][8]~1_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[0][8]~2_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg[2][8]~1_combout\,
	combout => \U1|U1|Mux8~0_combout\);

-- Location: LCCOMB_X57_Y43_N18
\U1|U1|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux8~1_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux8~0_combout\ & ((\U1|U1|reg[3][8]~3_combout\))) # (!\U1|U1|Mux8~0_combout\ & (\U1|U1|reg[1][8]~0_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][8]~0_combout\,
	datac => \U1|U1|Mux8~0_combout\,
	datad => \U1|U1|reg[3][8]~3_combout\,
	combout => \U1|U1|Mux8~1_combout\);

-- Location: LCCOMB_X57_Y43_N0
\U1|U1|vga_char[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|vga_char[8]~0_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|Mux8~3_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|Mux8~3_combout\,
	datad => \U1|U1|Mux8~1_combout\,
	combout => \U1|U1|vga_char[8]~0_combout\);

-- Location: FF_X56_Y41_N25
\U1|U1|X[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[8]~0_combout\,
	asdata => \U1|U1|vga_char[8]~0_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(8));

-- Location: LCCOMB_X48_Y37_N0
\U1|U2|RESULT[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[8]~3_combout\ = (\U1|U1|OP\(2) & (\U1|U1|X\(8) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[8]~_Duplicate_1_q\))))) # (!\U1|U1|OP\(2) & ((\U1|U1|OP\(0) & ((\U1|U1|X\(8)) # (\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U1|X\(8) & 
-- \U1|U1|Y[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|OP\(2),
	datac => \U1|U1|X\(8),
	datad => \U1|U1|Y[8]~_Duplicate_1_q\,
	combout => \U1|U2|RESULT[8]~3_combout\);

-- Location: LCCOMB_X48_Y37_N26
\U1|U2|RESULT[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[8]~4_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(8))) # (!\U1|U2|RESULT[15]~2_combout\ & (((\U1|U2|RESULT[8]~3_combout\ & !\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(8),
	datab => \U1|U2|RESULT[8]~3_combout\,
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[8]~4_combout\);

-- Location: LCCOMB_X49_Y40_N6
\U1|U1|OP~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP~6_combout\ = (\U1|U1|Equal18~4_combout\ & (\U1|U1|IR~11_combout\ & (!\U1|U1|process_0~4_combout\))) # (!\U1|U1|Equal18~4_combout\ & (((\U1|U1|OP\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|process_0~4_combout\,
	datac => \U1|U1|Equal18~4_combout\,
	datad => \U1|U1|OP\(6),
	combout => \U1|U1|OP~6_combout\);

-- Location: LCCOMB_X49_Y40_N28
\U1|U1|OP~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP~7_combout\ = (\U1|U1|OP~6_combout\ & ((\U1|U1|process_0~3_combout\) # (!\U1|U1|Equal20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Equal20~4_combout\,
	datac => \U1|U1|process_0~3_combout\,
	datad => \U1|U1|OP~6_combout\,
	combout => \U1|U1|OP~7_combout\);

-- Location: FF_X49_Y40_N29
\U1|U1|OP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|OP~7_combout\,
	ena => \U1|U1|Y[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|OP\(6));

-- Location: LCCOMB_X49_Y40_N18
\U1|U2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~4_combout\ = (\U1|U1|OP\(0)) # ((!\U1|U1|OP\(1) & \U1|U1|OP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|OP\(1),
	datad => \U1|U1|OP\(6),
	combout => \U1|U2|Mux0~4_combout\);

-- Location: LCCOMB_X46_Y40_N16
\U1|U2|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~0_combout\ = (\U1|U1|X\(0) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (VCC))) # (!\U1|U1|X\(0) & (\U1|U1|Y[0]~_Duplicate_1_q\ & VCC))
-- \U1|U2|Add2~1\ = CARRY((\U1|U1|X\(0) & \U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(0),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Add2~0_combout\,
	cout => \U1|U2|Add2~1\);

-- Location: LCCOMB_X46_Y40_N18
\U1|U2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U1|X\(1) & (\U1|U2|Add2~1\ & VCC)) # (!\U1|U1|X\(1) & (!\U1|U2|Add2~1\)))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U1|X\(1) & (!\U1|U2|Add2~1\)) # (!\U1|U1|X\(1) & ((\U1|U2|Add2~1\) # (GND)))))
-- \U1|U2|Add2~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U1|X\(1) & !\U1|U2|Add2~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Add2~1\) # (!\U1|U1|X\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U1|X\(1),
	datad => VCC,
	cin => \U1|U2|Add2~1\,
	combout => \U1|U2|Add2~2_combout\,
	cout => \U1|U2|Add2~3\);

-- Location: LCCOMB_X46_Y40_N20
\U1|U2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~4_combout\ = ((\U1|U1|X\(2) $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ (!\U1|U2|Add2~3\)))) # (GND)
-- \U1|U2|Add2~5\ = CARRY((\U1|U1|X\(2) & ((\U1|U1|Y[2]~_Duplicate_1_q\) # (!\U1|U2|Add2~3\))) # (!\U1|U1|X\(2) & (\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(2),
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Add2~3\,
	combout => \U1|U2|Add2~4_combout\,
	cout => \U1|U2|Add2~5\);

-- Location: LCCOMB_X46_Y40_N24
\U1|U2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~8_combout\ = ((\U1|U1|Y[4]~_Duplicate_1_q\ $ (\U1|U1|X\(4) $ (!\U1|U2|Add2~7\)))) # (GND)
-- \U1|U2|Add2~9\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U1|X\(4)) # (!\U1|U2|Add2~7\))) # (!\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U1|X\(4) & !\U1|U2|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U1|X\(4),
	datad => VCC,
	cin => \U1|U2|Add2~7\,
	combout => \U1|U2|Add2~8_combout\,
	cout => \U1|U2|Add2~9\);

-- Location: LCCOMB_X46_Y40_N26
\U1|U2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~10_combout\ = (\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U1|X\(5) & (\U1|U2|Add2~9\ & VCC)) # (!\U1|U1|X\(5) & (!\U1|U2|Add2~9\)))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U1|X\(5) & (!\U1|U2|Add2~9\)) # (!\U1|U1|X\(5) & ((\U1|U2|Add2~9\) # 
-- (GND)))))
-- \U1|U2|Add2~11\ = CARRY((\U1|U1|Y[5]~_Duplicate_1_q\ & (!\U1|U1|X\(5) & !\U1|U2|Add2~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & ((!\U1|U2|Add2~9\) # (!\U1|U1|X\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[5]~_Duplicate_1_q\,
	datab => \U1|U1|X\(5),
	datad => VCC,
	cin => \U1|U2|Add2~9\,
	combout => \U1|U2|Add2~10_combout\,
	cout => \U1|U2|Add2~11\);

-- Location: LCCOMB_X46_Y40_N28
\U1|U2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~12_combout\ = ((\U1|U1|Y[6]~_Duplicate_1_q\ $ (\U1|U1|X\(6) $ (!\U1|U2|Add2~11\)))) # (GND)
-- \U1|U2|Add2~13\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U1|X\(6)) # (!\U1|U2|Add2~11\))) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U1|X\(6) & !\U1|U2|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U1|X\(6),
	datad => VCC,
	cin => \U1|U2|Add2~11\,
	combout => \U1|U2|Add2~12_combout\,
	cout => \U1|U2|Add2~13\);

-- Location: LCCOMB_X46_Y39_N0
\U1|U2|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~16_combout\ = ((\U1|U1|X\(8) $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ (!\U1|U2|Add2~15\)))) # (GND)
-- \U1|U2|Add2~17\ = CARRY((\U1|U1|X\(8) & ((\U1|U1|Y[8]~_Duplicate_1_q\) # (!\U1|U2|Add2~15\))) # (!\U1|U1|X\(8) & (\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(8),
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Add2~15\,
	combout => \U1|U2|Add2~16_combout\,
	cout => \U1|U2|Add2~17\);

-- Location: LCCOMB_X49_Y39_N18
\U1|U2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~2_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[8]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~16_combout\,
	combout => \U1|U2|Add0~2_combout\);

-- Location: LCCOMB_X47_Y42_N22
\U1|U2|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~3_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datad => \U1|U1|X\(7),
	combout => \U1|U2|Add0~3_combout\);

-- Location: LCCOMB_X47_Y42_N28
\U1|U2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~6_combout\ = (\U1|U1|OP\(0) & ((!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U2|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~12_combout\,
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[6]~_Duplicate_1_q\,
	combout => \U1|U2|Add0~6_combout\);

-- Location: LCCOMB_X45_Y41_N28
\U1|U2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~8_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[5]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datac => \U1|U1|OP\(0),
	datad => \U1|U2|Add2~10_combout\,
	combout => \U1|U2|Add0~8_combout\);

-- Location: LCCOMB_X49_Y39_N20
\U1|U2|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~9_combout\ = (\U1|U1|X\(4) & \U1|U1|OP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|X\(4),
	datac => \U1|U1|OP\(0),
	combout => \U1|U2|Add0~9_combout\);

-- Location: LCCOMB_X46_Y42_N0
\U1|U2|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~11_combout\ = (\U1|U1|X\(3) & \U1|U1|OP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|X\(3),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|Add0~11_combout\);

-- Location: LCCOMB_X46_Y38_N0
\U1|U2|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~13_combout\ = (\U1|U1|X\(2) & \U1|U1|OP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|X\(2),
	datad => \U1|U1|OP\(0),
	combout => \U1|U2|Add0~13_combout\);

-- Location: LCCOMB_X46_Y42_N14
\U1|U2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~16_combout\ = (\U1|U1|OP\(0) & (!\U1|U1|Y[1]~_Duplicate_1_q\)) # (!\U1|U1|OP\(0) & ((\U1|U2|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => \U1|U2|Add2~2_combout\,
	combout => \U1|U2|Add0~16_combout\);

-- Location: LCCOMB_X62_Y46_N10
\U1|U1|Equal48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal48~4_combout\ = (!\U1|U1|IR~5_combout\ & ((\U1|U1|LoadIR~q\ & (!\U2|altsyncram_component|auto_generated|mux2|_~34_combout\)) # (!\U1|U1|LoadIR~q\ & ((!\U1|U1|IR\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datac => \U1|U1|IR\(15),
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|Equal48~4_combout\);

-- Location: LCCOMB_X62_Y46_N2
\U1|U1|FR~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR~23_combout\ = (\U1|U1|IR~7_combout\ & (\U1|U1|Equal47~0_combout\ & (\U1|U1|state.decode~q\ & \U1|U1|Equal48~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datab => \U1|U1|Equal47~0_combout\,
	datac => \U1|U1|state.decode~q\,
	datad => \U1|U1|Equal48~4_combout\,
	combout => \U1|U1|FR~23_combout\);

-- Location: LCCOMB_X49_Y40_N26
\U1|U2|auxFR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|auxFR~0_combout\ = (!\U1|U1|OP\(2) & (!\U1|U1|OP\(3) & (!\U1|U1|OP\(0) & \U1|U2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|OP\(3),
	datac => \U1|U1|OP\(0),
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|auxFR~0_combout\);

-- Location: LCCOMB_X46_Y39_N2
\U1|U2|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~18_combout\ = (\U1|U1|X\(9) & ((\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Add2~17\ & VCC)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Add2~17\)))) # (!\U1|U1|X\(9) & ((\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Add2~17\)) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Add2~17\) # (GND)))))
-- \U1|U2|Add2~19\ = CARRY((\U1|U1|X\(9) & (!\U1|U1|Y[9]~_Duplicate_1_q\ & !\U1|U2|Add2~17\)) # (!\U1|U1|X\(9) & ((!\U1|U2|Add2~17\) # (!\U1|U1|Y[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(9),
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Add2~17\,
	combout => \U1|U2|Add2~18_combout\,
	cout => \U1|U2|Add2~19\);

-- Location: LCCOMB_X46_Y39_N4
\U1|U2|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~20_combout\ = ((\U1|U1|Y[10]~_Duplicate_1_q\ $ (\U1|U1|X\(10) $ (!\U1|U2|Add2~19\)))) # (GND)
-- \U1|U2|Add2~21\ = CARRY((\U1|U1|Y[10]~_Duplicate_1_q\ & ((\U1|U1|X\(10)) # (!\U1|U2|Add2~19\))) # (!\U1|U1|Y[10]~_Duplicate_1_q\ & (\U1|U1|X\(10) & !\U1|U2|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U1|X\(10),
	datad => VCC,
	cin => \U1|U2|Add2~19\,
	combout => \U1|U2|Add2~20_combout\,
	cout => \U1|U2|Add2~21\);

-- Location: LCCOMB_X46_Y39_N6
\U1|U2|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U1|X\(11) & (\U1|U2|Add2~21\ & VCC)) # (!\U1|U1|X\(11) & (!\U1|U2|Add2~21\)))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U1|X\(11) & (!\U1|U2|Add2~21\)) # (!\U1|U1|X\(11) & ((\U1|U2|Add2~21\) 
-- # (GND)))))
-- \U1|U2|Add2~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U1|X\(11) & !\U1|U2|Add2~21\)) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Add2~21\) # (!\U1|U1|X\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U1|X\(11),
	datad => VCC,
	cin => \U1|U2|Add2~21\,
	combout => \U1|U2|Add2~22_combout\,
	cout => \U1|U2|Add2~23\);

-- Location: LCCOMB_X46_Y39_N8
\U1|U2|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~24_combout\ = ((\U1|U1|Y[12]~_Duplicate_1_q\ $ (\U1|U1|X\(12) $ (!\U1|U2|Add2~23\)))) # (GND)
-- \U1|U2|Add2~25\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U1|X\(12)) # (!\U1|U2|Add2~23\))) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & (\U1|U1|X\(12) & !\U1|U2|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U1|X\(12),
	datad => VCC,
	cin => \U1|U2|Add2~23\,
	combout => \U1|U2|Add2~24_combout\,
	cout => \U1|U2|Add2~25\);

-- Location: LCCOMB_X46_Y39_N12
\U1|U2|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~28_combout\ = ((\U1|U1|Y[14]~_Duplicate_1_q\ $ (\U1|U1|X\(14) $ (!\U1|U2|Add2~27\)))) # (GND)
-- \U1|U2|Add2~29\ = CARRY((\U1|U1|Y[14]~_Duplicate_1_q\ & ((\U1|U1|X\(14)) # (!\U1|U2|Add2~27\))) # (!\U1|U1|Y[14]~_Duplicate_1_q\ & (\U1|U1|X\(14) & !\U1|U2|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[14]~_Duplicate_1_q\,
	datab => \U1|U1|X\(14),
	datad => VCC,
	cin => \U1|U2|Add2~27\,
	combout => \U1|U2|Add2~28_combout\,
	cout => \U1|U2|Add2~29\);

-- Location: LCCOMB_X46_Y39_N14
\U1|U2|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~30_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U1|X\(15) & (\U1|U2|Add2~29\ & VCC)) # (!\U1|U1|X\(15) & (!\U1|U2|Add2~29\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U1|X\(15) & (!\U1|U2|Add2~29\)) # (!\U1|U1|X\(15) & ((\U1|U2|Add2~29\) 
-- # (GND)))))
-- \U1|U2|Add2~31\ = CARRY((\U1|U1|Y[15]~_Duplicate_1_q\ & (!\U1|U1|X\(15) & !\U1|U2|Add2~29\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & ((!\U1|U2|Add2~29\) # (!\U1|U1|X\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U1|X\(15),
	datad => VCC,
	cin => \U1|U2|Add2~29\,
	combout => \U1|U2|Add2~30_combout\,
	cout => \U1|U2|Add2~31\);

-- Location: LCCOMB_X46_Y39_N16
\U1|U2|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add2~32_combout\ = !\U1|U2|Add2~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Add2~31\,
	combout => \U1|U2|Add2~32_combout\);

-- Location: LCCOMB_X45_Y39_N16
\U1|U2|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~1_cout\ = CARRY((\U1|U1|FR[4]~reg0_q\ & \U1|U2|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[4]~reg0_q\,
	datab => \U1|U2|Add2~0_combout\,
	datad => VCC,
	cout => \U1|U2|Add1~1_cout\);

-- Location: LCCOMB_X45_Y39_N18
\U1|U2|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~3_cout\ = CARRY((!\U1|U2|Add1~1_cout\) # (!\U1|U2|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~2_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~1_cout\,
	cout => \U1|U2|Add1~3_cout\);

-- Location: LCCOMB_X45_Y39_N20
\U1|U2|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~5_cout\ = CARRY((\U1|U2|Add2~4_combout\ & !\U1|U2|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~4_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~3_cout\,
	cout => \U1|U2|Add1~5_cout\);

-- Location: LCCOMB_X45_Y39_N22
\U1|U2|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~7_cout\ = CARRY((!\U1|U2|Add1~5_cout\) # (!\U1|U2|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~6_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~5_cout\,
	cout => \U1|U2|Add1~7_cout\);

-- Location: LCCOMB_X45_Y39_N24
\U1|U2|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~9_cout\ = CARRY((\U1|U2|Add2~8_combout\ & !\U1|U2|Add1~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~8_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~7_cout\,
	cout => \U1|U2|Add1~9_cout\);

-- Location: LCCOMB_X45_Y39_N26
\U1|U2|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~11_cout\ = CARRY((!\U1|U2|Add1~9_cout\) # (!\U1|U2|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~10_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~9_cout\,
	cout => \U1|U2|Add1~11_cout\);

-- Location: LCCOMB_X45_Y39_N28
\U1|U2|Add1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~13_cout\ = CARRY((\U1|U2|Add2~12_combout\ & !\U1|U2|Add1~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~12_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~11_cout\,
	cout => \U1|U2|Add1~13_cout\);

-- Location: LCCOMB_X45_Y39_N30
\U1|U2|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~15_cout\ = CARRY((!\U1|U2|Add1~13_cout\) # (!\U1|U2|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~14_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~13_cout\,
	cout => \U1|U2|Add1~15_cout\);

-- Location: LCCOMB_X45_Y38_N0
\U1|U2|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~17_cout\ = CARRY((\U1|U2|Add2~16_combout\ & !\U1|U2|Add1~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~16_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~15_cout\,
	cout => \U1|U2|Add1~17_cout\);

-- Location: LCCOMB_X45_Y38_N2
\U1|U2|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~19_cout\ = CARRY((!\U1|U2|Add1~17_cout\) # (!\U1|U2|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~18_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~17_cout\,
	cout => \U1|U2|Add1~19_cout\);

-- Location: LCCOMB_X45_Y38_N4
\U1|U2|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~21_cout\ = CARRY((\U1|U2|Add2~20_combout\ & !\U1|U2|Add1~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~20_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~19_cout\,
	cout => \U1|U2|Add1~21_cout\);

-- Location: LCCOMB_X45_Y38_N6
\U1|U2|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~23_cout\ = CARRY((!\U1|U2|Add1~21_cout\) # (!\U1|U2|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~22_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~21_cout\,
	cout => \U1|U2|Add1~23_cout\);

-- Location: LCCOMB_X45_Y38_N8
\U1|U2|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~25_cout\ = CARRY((\U1|U2|Add2~24_combout\ & !\U1|U2|Add1~23_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~24_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~23_cout\,
	cout => \U1|U2|Add1~25_cout\);

-- Location: LCCOMB_X45_Y38_N10
\U1|U2|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~27_cout\ = CARRY((!\U1|U2|Add1~25_cout\) # (!\U1|U2|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~26_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~25_cout\,
	cout => \U1|U2|Add1~27_cout\);

-- Location: LCCOMB_X45_Y38_N12
\U1|U2|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~29_cout\ = CARRY((\U1|U2|Add2~28_combout\ & !\U1|U2|Add1~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~28_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~27_cout\,
	cout => \U1|U2|Add1~29_cout\);

-- Location: LCCOMB_X45_Y38_N14
\U1|U2|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~31_cout\ = CARRY((!\U1|U2|Add1~29_cout\) # (!\U1|U2|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~30_combout\,
	datad => VCC,
	cin => \U1|U2|Add1~29_cout\,
	cout => \U1|U2|Add1~31_cout\);

-- Location: LCCOMB_X45_Y38_N16
\U1|U2|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~32_combout\ = \U1|U2|Add2~32_combout\ $ (!\U1|U2|Add1~31_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|Add2~32_combout\,
	cin => \U1|U2|Add1~31_cout\,
	combout => \U1|U2|Add1~32_combout\);

-- Location: LCCOMB_X49_Y40_N16
\U1|U2|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~34_combout\ = (\U1|U1|OP\(6) & ((\U1|U2|Add1~32_combout\))) # (!\U1|U1|OP\(6) & (\U1|U2|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~32_combout\,
	datac => \U1|U2|Add1~32_combout\,
	datad => \U1|U1|OP\(6),
	combout => \U1|U2|Add1~34_combout\);

-- Location: LCCOMB_X49_Y40_N12
\U1|U2|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add1~35_combout\ = (\U1|U1|OP\(1) & (\U1|U1|FR[4]~reg0_q\)) # (!\U1|U1|OP\(1) & ((\U1|U2|auxFR~0_combout\ & ((\U1|U2|Add1~34_combout\))) # (!\U1|U2|auxFR~0_combout\ & (\U1|U1|FR[4]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[4]~reg0_q\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|auxFR~0_combout\,
	datad => \U1|U2|Add1~34_combout\,
	combout => \U1|U2|Add1~35_combout\);

-- Location: LCCOMB_X53_Y37_N26
\U1|U1|FR~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR~60_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & (\U1|U2|Add1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U2|Add1~35_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	combout => \U1|U1|FR~60_combout\);

-- Location: LCCOMB_X53_Y37_N0
\U1|U1|FR~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR~24_combout\ = (\U1|U1|FR~23_combout\ & (\U1|U1|IR~0_combout\)) # (!\U1|U1|FR~23_combout\ & ((\U1|U1|FR~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|FR~23_combout\,
	datad => \U1|U1|FR~60_combout\,
	combout => \U1|U1|FR~24_combout\);

-- Location: FF_X53_Y37_N1
\U1|U1|FR[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR~24_combout\,
	asdata => \U1|U1|FR[4]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[4]~reg0_q\);

-- Location: LCCOMB_X47_Y42_N16
\U1|U2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~18_combout\ = (\U1|U1|OP\(0) & (\U1|U1|X\(0))) # (!\U1|U1|OP\(0) & ((\U1|U1|FR[4]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|X\(0),
	datad => \U1|U1|FR[4]~reg0_q\,
	combout => \U1|U2|Add0~18_combout\);

-- Location: LCCOMB_X46_Y42_N16
\U1|U2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~20_cout\ = CARRY(\U1|U1|OP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datad => VCC,
	cout => \U1|U2|Add0~20_cout\);

-- Location: LCCOMB_X46_Y42_N18
\U1|U2|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~21_combout\ = (\U1|U2|Add0~17_combout\ & ((\U1|U2|Add0~18_combout\ & (\U1|U2|Add0~20_cout\ & VCC)) # (!\U1|U2|Add0~18_combout\ & (!\U1|U2|Add0~20_cout\)))) # (!\U1|U2|Add0~17_combout\ & ((\U1|U2|Add0~18_combout\ & (!\U1|U2|Add0~20_cout\)) # 
-- (!\U1|U2|Add0~18_combout\ & ((\U1|U2|Add0~20_cout\) # (GND)))))
-- \U1|U2|Add0~22\ = CARRY((\U1|U2|Add0~17_combout\ & (!\U1|U2|Add0~18_combout\ & !\U1|U2|Add0~20_cout\)) # (!\U1|U2|Add0~17_combout\ & ((!\U1|U2|Add0~20_cout\) # (!\U1|U2|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~17_combout\,
	datab => \U1|U2|Add0~18_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~20_cout\,
	combout => \U1|U2|Add0~21_combout\,
	cout => \U1|U2|Add0~22\);

-- Location: LCCOMB_X46_Y42_N20
\U1|U2|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~23_combout\ = ((\U1|U2|Add0~15_combout\ $ (\U1|U2|Add0~16_combout\ $ (!\U1|U2|Add0~22\)))) # (GND)
-- \U1|U2|Add0~24\ = CARRY((\U1|U2|Add0~15_combout\ & ((\U1|U2|Add0~16_combout\) # (!\U1|U2|Add0~22\))) # (!\U1|U2|Add0~15_combout\ & (\U1|U2|Add0~16_combout\ & !\U1|U2|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~15_combout\,
	datab => \U1|U2|Add0~16_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~22\,
	combout => \U1|U2|Add0~23_combout\,
	cout => \U1|U2|Add0~24\);

-- Location: LCCOMB_X46_Y42_N22
\U1|U2|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~25_combout\ = (\U1|U2|Add0~14_combout\ & ((\U1|U2|Add0~13_combout\ & (\U1|U2|Add0~24\ & VCC)) # (!\U1|U2|Add0~13_combout\ & (!\U1|U2|Add0~24\)))) # (!\U1|U2|Add0~14_combout\ & ((\U1|U2|Add0~13_combout\ & (!\U1|U2|Add0~24\)) # 
-- (!\U1|U2|Add0~13_combout\ & ((\U1|U2|Add0~24\) # (GND)))))
-- \U1|U2|Add0~26\ = CARRY((\U1|U2|Add0~14_combout\ & (!\U1|U2|Add0~13_combout\ & !\U1|U2|Add0~24\)) # (!\U1|U2|Add0~14_combout\ & ((!\U1|U2|Add0~24\) # (!\U1|U2|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~14_combout\,
	datab => \U1|U2|Add0~13_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~24\,
	combout => \U1|U2|Add0~25_combout\,
	cout => \U1|U2|Add0~26\);

-- Location: LCCOMB_X46_Y42_N26
\U1|U2|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~29_combout\ = (\U1|U2|Add0~10_combout\ & ((\U1|U2|Add0~9_combout\ & (\U1|U2|Add0~28\ & VCC)) # (!\U1|U2|Add0~9_combout\ & (!\U1|U2|Add0~28\)))) # (!\U1|U2|Add0~10_combout\ & ((\U1|U2|Add0~9_combout\ & (!\U1|U2|Add0~28\)) # 
-- (!\U1|U2|Add0~9_combout\ & ((\U1|U2|Add0~28\) # (GND)))))
-- \U1|U2|Add0~30\ = CARRY((\U1|U2|Add0~10_combout\ & (!\U1|U2|Add0~9_combout\ & !\U1|U2|Add0~28\)) # (!\U1|U2|Add0~10_combout\ & ((!\U1|U2|Add0~28\) # (!\U1|U2|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~10_combout\,
	datab => \U1|U2|Add0~9_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~28\,
	combout => \U1|U2|Add0~29_combout\,
	cout => \U1|U2|Add0~30\);

-- Location: LCCOMB_X46_Y42_N28
\U1|U2|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~31_combout\ = ((\U1|U2|Add0~7_combout\ $ (\U1|U2|Add0~8_combout\ $ (!\U1|U2|Add0~30\)))) # (GND)
-- \U1|U2|Add0~32\ = CARRY((\U1|U2|Add0~7_combout\ & ((\U1|U2|Add0~8_combout\) # (!\U1|U2|Add0~30\))) # (!\U1|U2|Add0~7_combout\ & (\U1|U2|Add0~8_combout\ & !\U1|U2|Add0~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~7_combout\,
	datab => \U1|U2|Add0~8_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~30\,
	combout => \U1|U2|Add0~31_combout\,
	cout => \U1|U2|Add0~32\);

-- Location: LCCOMB_X46_Y41_N2
\U1|U2|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~37_combout\ = (\U1|U2|Add0~1_combout\ & ((\U1|U2|Add0~2_combout\ & (\U1|U2|Add0~36\ & VCC)) # (!\U1|U2|Add0~2_combout\ & (!\U1|U2|Add0~36\)))) # (!\U1|U2|Add0~1_combout\ & ((\U1|U2|Add0~2_combout\ & (!\U1|U2|Add0~36\)) # 
-- (!\U1|U2|Add0~2_combout\ & ((\U1|U2|Add0~36\) # (GND)))))
-- \U1|U2|Add0~38\ = CARRY((\U1|U2|Add0~1_combout\ & (!\U1|U2|Add0~2_combout\ & !\U1|U2|Add0~36\)) # (!\U1|U2|Add0~1_combout\ & ((!\U1|U2|Add0~36\) # (!\U1|U2|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~1_combout\,
	datab => \U1|U2|Add0~2_combout\,
	datad => VCC,
	cin => \U1|U2|Add0~36\,
	combout => \U1|U2|Add0~37_combout\,
	cout => \U1|U2|Add0~38\);

-- Location: LCCOMB_X49_Y39_N24
\U1|U2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux7~2_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~37_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~16_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~37_combout\,
	combout => \U1|U2|Mux7~2_combout\);

-- Location: LCCOMB_X49_Y39_N26
\U1|U2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux7~3_combout\ = (\U1|U2|Mux7~2_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT8\)) # (!\U1|U2|Mux7~2_combout\ & (((\U1|U2|Equal1~2_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \U1|U2|Equal1~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \U1|U2|Mux7~2_combout\,
	combout => \U1|U2|Mux7~3_combout\);

-- Location: LCCOMB_X49_Y39_N4
\U1|U2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux7~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux7~3_combout\)) # (!\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux7~3_combout\,
	datad => \U1|U2|Mux7~2_combout\,
	combout => \U1|U2|Mux7~4_combout\);

-- Location: LCCOMB_X48_Y39_N14
\U1|U2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux7~5_combout\ = (\U1|U2|Mux7~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mux7~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	combout => \U1|U2|Mux7~5_combout\);

-- Location: LCCOMB_X48_Y39_N30
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[197]~77_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\);

-- Location: LCCOMB_X48_Y39_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[214]~90_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\);

-- Location: LCCOMB_X48_Y39_N20
\U1|U2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux7~6_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[231]~104_combout\,
	combout => \U1|U2|Mux7~6_combout\);

-- Location: LCCOMB_X48_Y39_N8
\U1|U2|RESULT[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[8]~6_combout\ = (\U1|U2|RESULT[8]~4_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux7~5_combout\) # (\U1|U2|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[12]~5_combout\,
	datab => \U1|U2|RESULT[8]~4_combout\,
	datac => \U1|U2|Mux7~5_combout\,
	datad => \U1|U2|Mux7~6_combout\,
	combout => \U1|U2|RESULT[8]~6_combout\);

-- Location: LCCOMB_X48_Y39_N0
\U1|U2|RESULT[8]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[8]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[8]~6_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[8]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U2|RESULT[8]$latch~combout\,
	datac => \U1|U2|RESULT[8]~6_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[8]$latch~combout\);

-- Location: LCCOMB_X48_Y39_N28
\U1|U1|M2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~4_combout\ = (\U1|U1|M2~3_combout\ & ((\U1|U1|M2~0_combout\) # ((\U2|altsyncram_component|auto_generated|mux2|_~4_combout\)))) # (!\U1|U1|M2~3_combout\ & (!\U1|U1|M2~0_combout\ & ((\U1|U2|RESULT[8]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~3_combout\,
	datab => \U1|U1|M2~0_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	datad => \U1|U2|RESULT[8]$latch~combout\,
	combout => \U1|U1|M2~4_combout\);

-- Location: LCCOMB_X48_Y39_N24
\U1|U1|M2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~6_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & (\U1|U1|M2\(8))) # (!\U1|U1|M2~5_combout\ & ((\U1|U1|M2~4_combout\))))) # (!\U1|U1|selM2\(2) & (((\U1|U1|M2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datab => \U1|U1|M2~5_combout\,
	datac => \U1|U1|M2\(8),
	datad => \U1|U1|M2~4_combout\,
	combout => \U1|U1|M2~6_combout\);

-- Location: LCCOMB_X54_Y45_N28
\U1|U1|reg~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~183_combout\ = (\U1|U1|reg~175_combout\ & (\U1|U1|reg~530_combout\)) # (!\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\ & (\U1|U1|reg~182_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|ShiftLeft0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|reg~182_combout\,
	datad => \U1|U1|ShiftLeft0~8_combout\,
	combout => \U1|U1|reg~183_combout\);

-- Location: LCCOMB_X55_Y47_N12
\U1|U1|reg~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~184_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~183_combout\ & ((\U1|U1|reg[1][8]~0_combout\))) # (!\U1|U1|reg~183_combout\ & (\U1|U1|ShiftLeft1~9_combout\)))) # (!\U1|U1|reg~175_combout\ & (\U1|U1|reg~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~183_combout\,
	datac => \U1|U1|ShiftLeft1~9_combout\,
	datad => \U1|U1|reg[1][8]~0_combout\,
	combout => \U1|U1|reg~184_combout\);

-- Location: FF_X55_Y45_N25
\U1|U1|reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][8]~0_combout\,
	asdata => \U1|U1|reg~184_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][8]~q\);

-- Location: LCCOMB_X55_Y45_N24
\U1|U1|reg[1][8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][8]~0_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][8]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~6_combout\,
	datac => \U1|U1|reg[1][8]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][8]~0_combout\);

-- Location: LCCOMB_X55_Y47_N6
\U1|U1|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux25~2_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[2][8]~1_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[0][8]~2_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[2][8]~1_combout\,
	combout => \U1|U1|Mux25~2_combout\);

-- Location: LCCOMB_X52_Y47_N16
\U1|U1|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux25~3_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux25~2_combout\ & (\U1|U1|reg[3][8]~3_combout\)) # (!\U1|U1|Mux25~2_combout\ & ((\U1|U1|reg[1][8]~0_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[3][8]~3_combout\,
	datac => \U1|U1|reg[1][8]~0_combout\,
	datad => \U1|U1|Mux25~2_combout\,
	combout => \U1|U1|Mux25~3_combout\);

-- Location: LCCOMB_X52_Y41_N8
\U1|U1|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux25~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux25~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux25~1_combout\,
	datac => \U1|U1|Mux25~3_combout\,
	datad => \U1|U1|IR~14_combout\,
	combout => \U1|U1|Mux25~4_combout\);

-- Location: LCCOMB_X52_Y41_N24
\U1|U1|M4[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[8]~0_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~43_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4~43_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|Mux25~4_combout\,
	combout => \U1|U1|M4[8]~0_combout\);

-- Location: FF_X52_Y41_N25
\U1|U1|M4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[8]~0_combout\,
	asdata => \U1|U1|X[8]~0_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(8));

-- Location: LCCOMB_X60_Y37_N16
\U1|U1|SP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~0_combout\ = (\U1|U1|LoadSP~q\ & ((\U1|U1|M4\(8)))) # (!\U1|U1|LoadSP~q\ & (!\U1|U1|SP\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP\(8),
	datac => \U1|U1|M4\(8),
	datad => \U1|U1|LoadSP~q\,
	combout => \U1|U1|SP~0_combout\);

-- Location: LCCOMB_X61_Y38_N18
\U1|U1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~18_combout\ = (\U1|U1|SP~9_combout\ & (!\U1|U1|Add1~17\)) # (!\U1|U1|SP~9_combout\ & ((\U1|U1|Add1~17\) # (GND)))
-- \U1|U1|Add1~19\ = CARRY((!\U1|U1|Add1~17\) # (!\U1|U1|SP~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~9_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~17\,
	combout => \U1|U1|Add1~18_combout\,
	cout => \U1|U1|Add1~19\);

-- Location: LCCOMB_X56_Y46_N8
\U1|U1|M2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~7_combout\ = (\U1|U1|M2~1_combout\ & ((\U1|U1|M2~2_combout\ & (\U1|U1|Add2~18_combout\)) # (!\U1|U1|M2~2_combout\ & ((\U1|U1|M4\(9)))))) # (!\U1|U1|M2~1_combout\ & (((\U1|U1|M2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~1_combout\,
	datab => \U1|U1|Add2~18_combout\,
	datac => \U1|U1|M2~2_combout\,
	datad => \U1|U1|M4\(9),
	combout => \U1|U1|M2~7_combout\);

-- Location: LCCOMB_X47_Y36_N8
\U1|U2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux6~6_combout\ = (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\ & (!\U1|U2|Equal1~12_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[232]~111_combout\,
	datac => \U1|U2|Equal1~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux6~6_combout\);

-- Location: LCCOMB_X47_Y36_N28
\U1|U2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux6~5_combout\ = (\U1|U2|Mux6~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux6~4_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux6~5_combout\);

-- Location: LCCOMB_X47_Y36_N14
\U1|U2|RESULT[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[9]~10_combout\ = (\U1|U2|RESULT[9]~9_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux6~6_combout\) # (\U1|U2|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[9]~9_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux6~6_combout\,
	datad => \U1|U2|Mux6~5_combout\,
	combout => \U1|U2|RESULT[9]~10_combout\);

-- Location: LCCOMB_X48_Y39_N26
\U1|U2|RESULT[9]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[9]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[9]~10_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[9]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[9]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[9]~10_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[9]$latch~combout\);

-- Location: LCCOMB_X56_Y42_N2
\U1|U1|M2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~8_combout\ = (\U1|U1|M2~0_combout\ & (\U1|U1|M2~7_combout\)) # (!\U1|U1|M2~0_combout\ & ((\U1|U1|M2~7_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\))) # (!\U1|U1|M2~7_combout\ & (\U1|U2|RESULT[9]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~0_combout\,
	datab => \U1|U1|M2~7_combout\,
	datac => \U1|U2|RESULT[9]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	combout => \U1|U1|M2~8_combout\);

-- Location: LCCOMB_X56_Y42_N24
\U1|U1|M2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~9_combout\ = (\U1|U1|M2~5_combout\ & ((\U1|U1|selM2\(2) & (\U1|U1|M2\(9))) # (!\U1|U1|selM2\(2) & ((\U1|U1|M2~8_combout\))))) # (!\U1|U1|M2~5_combout\ & (((\U1|U1|M2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2\(9),
	datad => \U1|U1|M2~8_combout\,
	combout => \U1|U1|M2~9_combout\);

-- Location: LCCOMB_X56_Y42_N28
\U1|U1|reg[4][9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][9]~14_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][9]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[4][9]~14_combout\);

-- Location: LCCOMB_X57_Y42_N18
\U1|U1|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux24~0_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\) # (\U1|U1|reg[6][9]~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][9]~14_combout\ & (!\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[4][9]~14_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[6][9]~12_combout\,
	combout => \U1|U1|Mux24~0_combout\);

-- Location: LCCOMB_X57_Y42_N28
\U1|U1|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux24~1_combout\ = (\U1|U1|Mux24~0_combout\ & (((\U1|U1|reg[7][9]~15_combout\) # (!\U1|U1|IR~12_combout\)))) # (!\U1|U1|Mux24~0_combout\ & (\U1|U1|reg[5][9]~13_combout\ & (\U1|U1|IR~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][9]~13_combout\,
	datab => \U1|U1|Mux24~0_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[7][9]~15_combout\,
	combout => \U1|U1|Mux24~1_combout\);

-- Location: LCCOMB_X55_Y42_N22
\U1|U1|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux24~2_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|reg[1][9]~8_combout\) # ((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|reg[0][9]~10_combout\ & !\U1|U1|IR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[1][9]~8_combout\,
	datac => \U1|U1|reg[0][9]~10_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|Mux24~2_combout\);

-- Location: LCCOMB_X55_Y42_N16
\U1|U1|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux24~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux24~2_combout\ & ((\U1|U1|reg[3][9]~11_combout\))) # (!\U1|U1|Mux24~2_combout\ & (\U1|U1|reg[2][9]~9_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][9]~9_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|Mux24~2_combout\,
	datad => \U1|U1|reg[3][9]~11_combout\,
	combout => \U1|U1|Mux24~3_combout\);

-- Location: LCCOMB_X60_Y40_N14
\U1|U1|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux24~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux24~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux24~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|Mux24~1_combout\,
	datad => \U1|U1|Mux24~3_combout\,
	combout => \U1|U1|Mux24~4_combout\);

-- Location: LCCOMB_X50_Y41_N4
\U1|U1|Y~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~7_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[9]~7_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux24~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[9]~7_combout\,
	datad => \U1|U1|Mux24~4_combout\,
	combout => \U1|U1|Y~7_combout\);

-- Location: FF_X50_Y41_N5
\U1|U1|Y[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~7_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y41_N16
\U1|U2|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~1_combout\ = (!\U1|U1|Y[10]~_Duplicate_1_q\ & (\U1|U2|Equal1~0_combout\ & (!\U1|U1|Y[11]~_Duplicate_1_q\ & !\U1|U1|Y[9]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => \U1|U1|Y[9]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~1_combout\);

-- Location: LCCOMB_X42_Y41_N24
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[119]~28_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\);

-- Location: LCCOMB_X42_Y41_N18
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ & 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X42_Y41_N20
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X42_Y42_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[136]~37_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\);

-- Location: LCCOMB_X41_Y42_N24
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\U1|U1|Y[10]~_Duplicate_1_q\ $ (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\ $ 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\U1|U1|Y[10]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\ & 
-- !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\U1|U1|Y[10]~_Duplicate_1_q\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\,
	datad => VCC,
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X41_Y42_N26
\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X42_Y42_N0
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[153]~47_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\);

-- Location: LCCOMB_X42_Y42_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\)) 
-- # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[170]~58_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\);

-- Location: LCCOMB_X42_Y42_N12
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[187]~70_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\);

-- Location: LCCOMB_X42_Y42_N2
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[204]~83_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\);

-- Location: LCCOMB_X42_Y42_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[221]~97_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\);

-- Location: LCCOMB_X47_Y36_N4
\U1|U2|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~11_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[238]~105_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux0~11_combout\);

-- Location: LCCOMB_X47_Y36_N6
\U1|U2|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~10_combout\ = (\U1|U1|OP\(2) & (!\U1|U2|Equal1~12_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datac => \U1|U2|Equal1~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux3~10_combout\);

-- Location: LCCOMB_X47_Y36_N12
\U1|U2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~7_combout\ = (\U1|U2|Mux0~6_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ & \U1|U2|Mux3~10_combout\)) # (!\U1|U1|OP\(2)))) # (!\U1|U2|Mux0~6_combout\ & 
-- (((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ & \U1|U2|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~6_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	datad => \U1|U2|Mux3~10_combout\,
	combout => \U1|U2|Mux0~7_combout\);

-- Location: LCCOMB_X47_Y36_N22
\U1|U2|RESULT[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]~58_combout\ = (\U1|U2|RESULT[15]~57_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux0~11_combout\) # (\U1|U2|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[15]~57_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux0~11_combout\,
	datad => \U1|U2|Mux0~7_combout\,
	combout => \U1|U2|RESULT[15]~58_combout\);

-- Location: LCCOMB_X47_Y38_N22
\U1|U2|RESULT[15]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[15]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[15]~58_combout\)) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[15]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U2|RESULT[15]~58_combout\,
	datac => \U1|U2|RESULT[15]$latch~combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[15]$latch~combout\);

-- Location: LCCOMB_X57_Y40_N24
\U1|U1|M2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~58_combout\ = (\U1|U1|M2~57_combout\ & ((\U1|U1|M2~0_combout\) # ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\)))) # (!\U1|U1|M2~57_combout\ & (!\U1|U1|M2~0_combout\ & ((\U1|U2|RESULT[15]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~57_combout\,
	datab => \U1|U1|M2~0_combout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	datad => \U1|U2|RESULT[15]$latch~combout\,
	combout => \U1|U1|M2~58_combout\);

-- Location: LCCOMB_X57_Y40_N30
\U1|U1|M2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~59_combout\ = (\U1|U1|M2~5_combout\ & ((\U1|U1|selM2\(2) & (\U1|U1|M2\(15))) # (!\U1|U1|selM2\(2) & ((\U1|U1|M2~58_combout\))))) # (!\U1|U1|M2~5_combout\ & (((\U1|U1|M2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2\(15),
	datad => \U1|U1|M2~58_combout\,
	combout => \U1|U1|M2~59_combout\);

-- Location: LCCOMB_X55_Y40_N24
\U1|U1|reg[5][15]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][15]~125_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][15]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][15]~q\,
	datad => \U1|U1|M2~59_combout\,
	combout => \U1|U1|reg[5][15]~125_combout\);

-- Location: LCCOMB_X56_Y40_N24
\U1|U1|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux18~0_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][15]~124_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][15]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][15]~126_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[6][15]~124_combout\,
	combout => \U1|U1|Mux18~0_combout\);

-- Location: LCCOMB_X56_Y40_N26
\U1|U1|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux18~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux18~0_combout\ & ((\U1|U1|reg[7][15]~127_combout\))) # (!\U1|U1|Mux18~0_combout\ & (\U1|U1|reg[5][15]~125_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[5][15]~125_combout\,
	datac => \U1|U1|reg[7][15]~127_combout\,
	datad => \U1|U1|Mux18~0_combout\,
	combout => \U1|U1|Mux18~1_combout\);

-- Location: LCCOMB_X60_Y40_N2
\U1|U1|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux18~4_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|Mux18~1_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|Mux18~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux18~3_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|Mux18~1_combout\,
	combout => \U1|U1|Mux18~4_combout\);

-- Location: LCCOMB_X50_Y41_N26
\U1|U1|Y~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~3_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[15]~1_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux18~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[15]~1_combout\,
	datad => \U1|U1|Mux18~4_combout\,
	combout => \U1|U1|Y~3_combout\);

-- Location: FF_X50_Y41_N27
\U1|U1|Y[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~3_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X47_Y42_N12
\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ = (!\U1|U1|Y[15]~_Duplicate_1_q\ & !\U1|U1|Y[14]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|Y[15]~_Duplicate_1_q\,
	datad => \U1|U1|Y[14]~_Duplicate_1_q\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\);

-- Location: LCCOMB_X42_Y40_N28
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[201]~86_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\);

-- Location: LCCOMB_X46_Y39_N26
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[218]~100_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\);

-- Location: LCCOMB_X47_Y43_N26
\U1|U2|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~9_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[235]~108_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux3~9_combout\);

-- Location: LCCOMB_X46_Y38_N4
\U1|U2|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~51_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datad => \U1|U1|X\(12),
	combout => \U1|U2|Add0~51_combout\);

-- Location: LCCOMB_X46_Y38_N22
\U1|U2|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~47_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datad => \U1|U1|X\(11),
	combout => \U1|U2|Add0~47_combout\);

-- Location: LCCOMB_X45_Y41_N6
\U1|U2|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~43_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|X\(10),
	combout => \U1|U2|Add0~43_combout\);

-- Location: LCCOMB_X47_Y42_N10
\U1|U2|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Add0~39_combout\ = (\U1|U1|OP\(0) & \U1|U1|X\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|X\(9),
	combout => \U1|U2|Add0~39_combout\);

-- Location: LCCOMB_X49_Y39_N2
\U1|U2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~5_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~53_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~24_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~53_combout\,
	combout => \U1|U2|Mux3~5_combout\);

-- Location: LCCOMB_X49_Y39_N12
\U1|U2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~6_combout\ = (\U1|U2|Mux3~5_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT12\)) # (!\U1|U2|Mux3~5_combout\ & (((\U1|U2|Equal1~6_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datab => \U1|U2|Equal1~6_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \U1|U2|Mux3~5_combout\,
	combout => \U1|U2|Mux3~6_combout\);

-- Location: LCCOMB_X49_Y39_N22
\U1|U2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~7_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux3~6_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U2|Mux3~5_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux3~6_combout\,
	combout => \U1|U2|Mux3~7_combout\);

-- Location: LCCOMB_X47_Y43_N0
\U1|U2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux3~8_combout\ = (\U1|U2|Mux3~7_combout\) # ((\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ & !\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mux3~7_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux3~8_combout\);

-- Location: LCCOMB_X47_Y43_N2
\U1|U2|RESULT[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[12]~19_combout\ = (\U1|U2|RESULT[12]~18_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux3~9_combout\) # (\U1|U2|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[12]~5_combout\,
	datab => \U1|U2|RESULT[12]~18_combout\,
	datac => \U1|U2|Mux3~9_combout\,
	datad => \U1|U2|Mux3~8_combout\,
	combout => \U1|U2|RESULT[12]~19_combout\);

-- Location: LCCOMB_X47_Y43_N22
\U1|U2|RESULT[12]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[12]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[12]~19_combout\)) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[12]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U2|RESULT[12]~19_combout\,
	datac => \U1|U2|RESULT[12]$latch~combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[12]$latch~combout\);

-- Location: LCCOMB_X59_Y38_N30
\U1|U1|M2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~16_combout\ = (\U1|U1|M2~2_combout\ & (((\U1|U1|Add2~24_combout\) # (!\U1|U1|M2~1_combout\)))) # (!\U1|U1|M2~2_combout\ & (\U1|U1|M4\(12) & (\U1|U1|M2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(12),
	datab => \U1|U1|M2~2_combout\,
	datac => \U1|U1|M2~1_combout\,
	datad => \U1|U1|Add2~24_combout\,
	combout => \U1|U1|M2~16_combout\);

-- Location: LCCOMB_X47_Y43_N6
\U1|U1|M2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~17_combout\ = (\U1|U1|M2~0_combout\ & (((\U1|U1|M2~16_combout\)))) # (!\U1|U1|M2~0_combout\ & ((\U1|U1|M2~16_combout\ & (\U2|altsyncram_component|auto_generated|mux2|_~29_combout\)) # (!\U1|U1|M2~16_combout\ & 
-- ((\U1|U2|RESULT[12]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	datab => \U1|U1|M2~0_combout\,
	datac => \U1|U2|RESULT[12]$latch~combout\,
	datad => \U1|U1|M2~16_combout\,
	combout => \U1|U1|M2~17_combout\);

-- Location: LCCOMB_X61_Y41_N28
\U1|U1|M2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~18_combout\ = (\U1|U1|M2~5_combout\ & ((\U1|U1|selM2\(2) & (\U1|U1|M2\(12))) # (!\U1|U1|selM2\(2) & ((\U1|U1|M2~17_combout\))))) # (!\U1|U1|M2~5_combout\ & (((\U1|U1|M2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2\(12),
	datad => \U1|U1|M2~17_combout\,
	combout => \U1|U1|M2~18_combout\);

-- Location: LCCOMB_X56_Y45_N0
\U1|U1|RotateLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~2_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[11]~5_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[12]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[11]~5_combout\,
	datad => \U1|U1|X[12]~4_combout\,
	combout => \U1|U1|RotateLeft0~2_combout\);

-- Location: LCCOMB_X56_Y40_N18
\U1|U1|ShiftLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~7_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateLeft0~1_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateLeft0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~1_combout\,
	datad => \U1|U1|RotateLeft0~2_combout\,
	combout => \U1|U1|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X59_Y43_N20
\U1|U1|RotateLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~31_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~6_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~7_combout\,
	datad => \U1|U1|ShiftLeft0~6_combout\,
	combout => \U1|U1|RotateLeft0~31_combout\);

-- Location: LCCOMB_X59_Y43_N8
\U1|U1|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~21_combout\ = (\U1|U1|RotateLeft0~31_combout\) # ((\U1|U1|ShiftLeft0~20_combout\ & \U1|U1|IR~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~20_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|RotateLeft0~31_combout\,
	combout => \U1|U1|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X54_Y43_N22
\U1|U1|RotateRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~37_combout\ = (\U1|U1|IR~14_combout\ & (((\U1|U1|IR~13_combout\) # (\U1|U1|RotateRight0~2_combout\)))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|ShiftRight0~13_combout\ & (!\U1|U1|IR~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|ShiftRight0~13_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~2_combout\,
	combout => \U1|U1|RotateRight0~37_combout\);

-- Location: LCCOMB_X54_Y43_N0
\U1|U1|RotateRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~38_combout\ = (\U1|U1|RotateRight0~37_combout\ & (((\U1|U1|RotateRight0~10_combout\) # (!\U1|U1|IR~13_combout\)))) # (!\U1|U1|RotateRight0~37_combout\ & (\U1|U1|RotateRight0~5_combout\ & ((\U1|U1|IR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~5_combout\,
	datab => \U1|U1|RotateRight0~10_combout\,
	datac => \U1|U1|RotateRight0~37_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|RotateRight0~38_combout\);

-- Location: LCCOMB_X58_Y43_N28
\U1|U1|RotateLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~3_combout\ = (!\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[14]~2_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[14]~2_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|RotateLeft0~3_combout\);

-- Location: LCCOMB_X54_Y43_N2
\U1|U1|RotateLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~32_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~4_combout\) # ((\U1|U1|RotateLeft0~3_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|RotateLeft0~4_combout\,
	datac => \U1|U1|RotateLeft0~3_combout\,
	datad => \U1|U1|ShiftLeft0~4_combout\,
	combout => \U1|U1|RotateLeft0~32_combout\);

-- Location: LCCOMB_X61_Y43_N0
\U1|U1|reg~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~263_combout\ = (\U1|U1|RotateLeft0~31_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~32_combout\,
	datad => \U1|U1|RotateLeft0~31_combout\,
	combout => \U1|U1|reg~263_combout\);

-- Location: LCCOMB_X61_Y43_N18
\U1|U1|reg~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~266_combout\ = (\U1|U1|reg~265_combout\ & (((\U1|U1|RotateRight0~38_combout\)) # (!\U1|U1|reg~529_combout\))) # (!\U1|U1|reg~265_combout\ & (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~265_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|RotateRight0~38_combout\,
	datad => \U1|U1|reg~263_combout\,
	combout => \U1|U1|reg~266_combout\);

-- Location: LCCOMB_X61_Y43_N10
\U1|U1|reg~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~273_combout\ = (\U1|U1|reg~537_combout\ & ((\U1|U1|reg~203_combout\) # ((\U1|U1|reg~266_combout\)))) # (!\U1|U1|reg~537_combout\ & (!\U1|U1|reg~203_combout\ & (\U1|U1|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~537_combout\,
	datab => \U1|U1|reg~203_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~273_combout\);

-- Location: LCCOMB_X60_Y45_N26
\U1|U1|reg~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~274_combout\ = (\U1|U1|reg~203_combout\ & ((\U1|U1|reg~273_combout\ & (\U1|U1|reg[7][12]~39_combout\)) # (!\U1|U1|reg~273_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~203_combout\ & (((\U1|U1|reg~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~203_combout\,
	datab => \U1|U1|reg[7][12]~39_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~273_combout\,
	combout => \U1|U1|reg~274_combout\);

-- Location: FF_X60_Y45_N15
\U1|U1|reg[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[7][12]~39_combout\,
	asdata => \U1|U1|reg~274_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[7][12]~q\);

-- Location: LCCOMB_X60_Y45_N14
\U1|U1|reg[7][12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][12]~39_combout\ = (\U1|U1|reg~173_combout\ & ((\U1|U1|reg[7][12]~q\))) # (!\U1|U1|reg~173_combout\ & (\U1|U1|M2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~18_combout\,
	datac => \U1|U1|reg[7][12]~q\,
	datad => \U1|U1|reg~173_combout\,
	combout => \U1|U1|reg[7][12]~39_combout\);

-- Location: LCCOMB_X61_Y43_N24
\U1|U1|reg~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~271_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~200_combout\) # ((\U1|U1|reg~266_combout\)))) # (!\U1|U1|reg~536_combout\ & (!\U1|U1|reg~200_combout\ & (\U1|U1|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~271_combout\);

-- Location: LCCOMB_X60_Y45_N24
\U1|U1|reg~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~272_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~271_combout\ & (\U1|U1|reg[4][12]~38_combout\)) # (!\U1|U1|reg~271_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg[4][12]~38_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~271_combout\,
	combout => \U1|U1|reg~272_combout\);

-- Location: FF_X60_Y45_N5
\U1|U1|reg[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][12]~38_combout\,
	asdata => \U1|U1|reg~272_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][12]~q\);

-- Location: LCCOMB_X60_Y45_N4
\U1|U1|reg[4][12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][12]~38_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][12]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[4][12]~38_combout\);

-- Location: LCCOMB_X60_Y45_N18
\U1|U1|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux21~0_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][12]~36_combout\) # ((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|reg[4][12]~38_combout\ & !\U1|U1|IR~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][12]~36_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[4][12]~38_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|Mux21~0_combout\);

-- Location: LCCOMB_X60_Y45_N28
\U1|U1|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux21~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux21~0_combout\ & ((\U1|U1|reg[7][12]~39_combout\))) # (!\U1|U1|Mux21~0_combout\ & (\U1|U1|reg[5][12]~37_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][12]~37_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[7][12]~39_combout\,
	datad => \U1|U1|Mux21~0_combout\,
	combout => \U1|U1|Mux21~1_combout\);

-- Location: LCCOMB_X61_Y43_N2
\U1|U1|reg~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~281_combout\ = (\U1|U1|reg~191_combout\ & (((\U1|U1|reg~533_combout\)))) # (!\U1|U1|reg~191_combout\ & ((\U1|U1|reg~533_combout\ & ((\U1|U1|reg~266_combout\))) # (!\U1|U1|reg~533_combout\ & (\U1|U1|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~191_combout\,
	datab => \U1|U1|ShiftLeft0~21_combout\,
	datac => \U1|U1|reg~533_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~281_combout\);

-- Location: LCCOMB_X60_Y43_N26
\U1|U1|reg~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~282_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~281_combout\ & (\U1|U1|reg[3][12]~35_combout\)) # (!\U1|U1|reg~281_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~191_combout\ & (((\U1|U1|reg~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][12]~35_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~281_combout\,
	combout => \U1|U1|reg~282_combout\);

-- Location: FF_X60_Y43_N15
\U1|U1|reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][12]~35_combout\,
	asdata => \U1|U1|reg~282_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][12]~q\);

-- Location: LCCOMB_X60_Y43_N14
\U1|U1|reg[3][12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][12]~35_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][12]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[3][12]~35_combout\);

-- Location: LCCOMB_X61_Y43_N22
\U1|U1|reg~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~277_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~185_combout\) # ((\U1|U1|reg~266_combout\)))) # (!\U1|U1|reg~531_combout\ & (!\U1|U1|reg~185_combout\ & (\U1|U1|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~277_combout\);

-- Location: LCCOMB_X60_Y43_N22
\U1|U1|reg~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~278_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~277_combout\ & (\U1|U1|reg[2][12]~33_combout\)) # (!\U1|U1|reg~277_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg[2][12]~33_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~277_combout\,
	combout => \U1|U1|reg~278_combout\);

-- Location: FF_X60_Y43_N19
\U1|U1|reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][12]~33_combout\,
	asdata => \U1|U1|reg~278_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][12]~q\);

-- Location: LCCOMB_X60_Y43_N18
\U1|U1|reg[2][12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][12]~33_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][12]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[2][12]~33_combout\);

-- Location: LCCOMB_X60_Y43_N24
\U1|U1|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux21~2_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[2][12]~33_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[0][12]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][12]~34_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[2][12]~33_combout\,
	combout => \U1|U1|Mux21~2_combout\);

-- Location: LCCOMB_X60_Y43_N10
\U1|U1|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux21~3_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux21~2_combout\ & ((\U1|U1|reg[3][12]~35_combout\))) # (!\U1|U1|Mux21~2_combout\ & (\U1|U1|reg[1][12]~32_combout\)))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][12]~32_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[3][12]~35_combout\,
	datad => \U1|U1|Mux21~2_combout\,
	combout => \U1|U1|Mux21~3_combout\);

-- Location: LCCOMB_X60_Y40_N0
\U1|U1|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux21~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux21~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux21~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|Mux21~1_combout\,
	datac => \U1|U1|Mux21~3_combout\,
	combout => \U1|U1|Mux21~4_combout\);

-- Location: LCCOMB_X50_Y41_N28
\U1|U1|Y~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~4_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & ((\U1|U1|X[12]~4_combout\)))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux21~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[12]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|Mux21~4_combout\,
	datad => \U1|U1|X[12]~4_combout\,
	combout => \U1|U1|Y~4_combout\);

-- Location: FF_X50_Y41_N29
\U1|U1|Y[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~4_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X50_Y41_N10
\U1|U2|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~0_combout\ = (!\U1|U1|Y[15]~_Duplicate_1_q\ & (!\U1|U1|Y[13]~_Duplicate_1_q\ & (!\U1|U1|Y[14]~_Duplicate_1_q\ & !\U1|U1|Y[12]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U1|Y[13]~_Duplicate_1_q\,
	datac => \U1|U1|Y[14]~_Duplicate_1_q\,
	datad => \U1|U1|Y[12]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~0_combout\);

-- Location: LCCOMB_X50_Y42_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\);

-- Location: LCCOMB_X49_Y38_N12
\U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\);

-- Location: LCCOMB_X50_Y42_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datac => \U1|U2|Equal1~1_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\);

-- Location: LCCOMB_X50_Y42_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~1_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\);

-- Location: LCCOMB_X50_Y42_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # (!\U1|U2|Equal1~1_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\);

-- Location: LCCOMB_X49_Y38_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ = (\U1|U2|Equal1~1_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\U1|U1|X\(7)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~1_combout\ & (((\U1|U1|X\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \U1|U2|Equal1~1_combout\,
	datac => \U1|U1|X\(7),
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\);

-- Location: LCCOMB_X49_Y42_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X49_Y42_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X49_Y42_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) 
-- # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X49_Y42_N28
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X49_Y42_N30
\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X49_Y43_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\);

-- Location: LCCOMB_X50_Y43_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X50_Y43_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X50_Y43_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ $ (\U1|U1|Y[6]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # 
-- (!\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ & (!\U1|U1|Y[6]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\,
	datab => \U1|U1|Y[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X50_Y43_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\U1|U1|Y[8]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\U1|U1|Y[8]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\U1|U1|Y[8]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[8]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X50_Y43_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & (\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\,
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X50_Y43_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X50_Y43_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X49_Y43_N16
\U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~9_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\);

-- Location: LCCOMB_X49_Y43_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\);

-- Location: LCCOMB_X50_Y43_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\);

-- Location: LCCOMB_X53_Y43_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\);

-- Location: LCCOMB_X50_Y43_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\);

-- Location: LCCOMB_X52_Y43_N0
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\U1|U1|X\(4) & ((GND) # (!\U1|U1|Y[0]~_Duplicate_1_q\))) # (!\U1|U1|X\(4) & (\U1|U1|Y[0]~_Duplicate_1_q\ $ (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\U1|U1|X\(4)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(4),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X52_Y43_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & (\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & ((\U1|U1|Y[1]~_Duplicate_1_q\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\,
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X52_Y43_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X52_Y43_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))))) # 
-- (!\U1|U1|Y[7]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\U1|U1|Y[7]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\))) # (!\U1|U1|Y[7]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[7]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X52_Y43_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X52_Y43_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & (\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\,
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X52_Y43_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X52_Y43_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X52_Y40_N30
\U1|U2|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~3_combout\ = (\U1|U2|Mux11~2_combout\ & (((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT4\)))) # (!\U1|U2|Mux11~2_combout\ & (\U1|U2|Equal1~0_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux11~2_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT4\,
	combout => \U1|U2|Mux11~3_combout\);

-- Location: LCCOMB_X52_Y40_N0
\U1|U2|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux11~3_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux11~2_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux11~3_combout\,
	datad => \U1|U2|Mux0~10_combout\,
	combout => \U1|U2|Mux11~4_combout\);

-- Location: LCCOMB_X42_Y40_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[210]~94_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\);

-- Location: LCCOMB_X48_Y40_N20
\U1|U2|RESULT[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[4]~22_combout\ = (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|RESULT[4]~22_combout\);

-- Location: LCCOMB_X52_Y40_N10
\U1|U2|RESULT[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[4]~23_combout\ = (\U1|U2|RESULT[4]~21_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux11~4_combout\) # (\U1|U2|RESULT[4]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[4]~21_combout\,
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|Mux11~4_combout\,
	datad => \U1|U2|RESULT[4]~22_combout\,
	combout => \U1|U2|RESULT[4]~23_combout\);

-- Location: LCCOMB_X52_Y40_N14
\U1|U2|RESULT[4]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[4]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[4]~23_combout\)) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[4]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U2|RESULT[4]~23_combout\,
	datac => \U1|U2|RESULT[4]$latch~combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[4]$latch~combout\);

-- Location: LCCOMB_X52_Y40_N12
\U1|U1|M2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~20_combout\ = (\U1|U1|selM2\(0) & (!\U1|U1|selM2\(1) & (\U1|U2|RESULT[4]$latch~combout\))) # (!\U1|U1|selM2\(0) & ((\U1|U1|selM2\(1)) # ((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U1|U1|selM2\(1),
	datac => \U1|U2|RESULT[4]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	combout => \U1|U1|M2~20_combout\);

-- Location: LCCOMB_X52_Y40_N6
\U1|U1|M2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~21_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M2~20_combout\ & ((\U1|U1|TECLADO\(4)))) # (!\U1|U1|M2~20_combout\ & (\U1|U1|M4\(4))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|M2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|M4\(4),
	datac => \U1|U1|TECLADO\(4),
	datad => \U1|U1|M2~20_combout\,
	combout => \U1|U1|M2~21_combout\);

-- Location: LCCOMB_X52_Y40_N24
\U1|U1|M2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~22_combout\ = (\U1|U1|M2~19_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datab => \U1|U1|M2~19_combout\,
	datad => \U1|U1|M2~21_combout\,
	combout => \U1|U1|M2~22_combout\);

-- Location: LCCOMB_X58_Y42_N6
\U1|U1|reg~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~300_combout\ = (\U1|U1|reg~200_combout\ & (\U1|U1|reg~536_combout\)) # (!\U1|U1|reg~200_combout\ & ((\U1|U1|reg~536_combout\ & ((\U1|U1|reg~287_combout\))) # (!\U1|U1|reg~536_combout\ & (\U1|U1|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg~536_combout\,
	datac => \U1|U1|ShiftLeft0~30_combout\,
	datad => \U1|U1|reg~287_combout\,
	combout => \U1|U1|reg~300_combout\);

-- Location: LCCOMB_X58_Y42_N24
\U1|U1|reg~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~301_combout\ = (\U1|U1|reg~200_combout\ & ((\U1|U1|reg~300_combout\ & (\U1|U1|reg[4][4]~78_combout\)) # (!\U1|U1|reg~300_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~200_combout\ & (((\U1|U1|reg~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~200_combout\,
	datab => \U1|U1|reg[4][4]~78_combout\,
	datac => \U1|U1|ShiftLeft1~33_combout\,
	datad => \U1|U1|reg~300_combout\,
	combout => \U1|U1|reg~301_combout\);

-- Location: FF_X58_Y42_N3
\U1|U1|reg[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][4]~78_combout\,
	asdata => \U1|U1|reg~301_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][4]~q\);

-- Location: LCCOMB_X58_Y42_N2
\U1|U1|reg[4][4]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][4]~78_combout\ = (\U1|U1|reg~172_combout\ & ((\U1|U1|reg[4][4]~q\))) # (!\U1|U1|reg~172_combout\ & (\U1|U1|M2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~22_combout\,
	datac => \U1|U1|reg[4][4]~q\,
	datad => \U1|U1|reg~172_combout\,
	combout => \U1|U1|reg[4][4]~78_combout\);

-- Location: LCCOMB_X58_Y42_N30
\U1|U1|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux29~0_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][4]~76_combout\) # ((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & (((!\U1|U1|IR~12_combout\ & \U1|U1|reg[4][4]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][4]~76_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[4][4]~78_combout\,
	combout => \U1|U1|Mux29~0_combout\);

-- Location: LCCOMB_X58_Y42_N8
\U1|U1|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux29~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux29~0_combout\ & (\U1|U1|reg[7][4]~79_combout\)) # (!\U1|U1|Mux29~0_combout\ & ((\U1|U1|reg[5][4]~77_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[7][4]~79_combout\,
	datac => \U1|U1|Mux29~0_combout\,
	datad => \U1|U1|reg[5][4]~77_combout\,
	combout => \U1|U1|Mux29~1_combout\);

-- Location: LCCOMB_X59_Y39_N22
\U1|U1|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux29~2_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & ((\U1|U1|reg[1][4]~72_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|reg[0][4]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[0][4]~74_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[1][4]~72_combout\,
	combout => \U1|U1|Mux29~2_combout\);

-- Location: LCCOMB_X59_Y39_N2
\U1|U1|reg~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~294_combout\ = (\U1|U1|reg~191_combout\ & (\U1|U1|reg~533_combout\)) # (!\U1|U1|reg~191_combout\ & ((\U1|U1|reg~533_combout\ & ((\U1|U1|reg~287_combout\))) # (!\U1|U1|reg~533_combout\ & (\U1|U1|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~191_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|ShiftLeft0~30_combout\,
	datad => \U1|U1|reg~287_combout\,
	combout => \U1|U1|reg~294_combout\);

-- Location: LCCOMB_X59_Y39_N4
\U1|U1|reg~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~295_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~294_combout\ & (\U1|U1|reg[3][4]~75_combout\)) # (!\U1|U1|reg~294_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~191_combout\ & (((\U1|U1|reg~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][4]~75_combout\,
	datab => \U1|U1|ShiftLeft1~33_combout\,
	datac => \U1|U1|reg~191_combout\,
	datad => \U1|U1|reg~294_combout\,
	combout => \U1|U1|reg~295_combout\);

-- Location: FF_X59_Y39_N13
\U1|U1|reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][4]~75_combout\,
	asdata => \U1|U1|reg~295_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][4]~q\);

-- Location: LCCOMB_X59_Y39_N12
\U1|U1|reg[3][4]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][4]~75_combout\ = (\U1|U1|reg~169_combout\ & ((\U1|U1|reg[3][4]~q\))) # (!\U1|U1|reg~169_combout\ & (\U1|U1|M2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~22_combout\,
	datac => \U1|U1|reg[3][4]~q\,
	datad => \U1|U1|reg~169_combout\,
	combout => \U1|U1|reg[3][4]~75_combout\);

-- Location: LCCOMB_X59_Y39_N16
\U1|U1|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux29~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux29~2_combout\ & ((\U1|U1|reg[3][4]~75_combout\))) # (!\U1|U1|Mux29~2_combout\ & (\U1|U1|reg[2][4]~73_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[2][4]~73_combout\,
	datac => \U1|U1|Mux29~2_combout\,
	datad => \U1|U1|reg[3][4]~75_combout\,
	combout => \U1|U1|Mux29~3_combout\);

-- Location: LCCOMB_X60_Y40_N18
\U1|U1|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux29~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux29~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux29~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|Mux29~1_combout\,
	datad => \U1|U1|Mux29~3_combout\,
	combout => \U1|U1|Mux29~4_combout\);

-- Location: LCCOMB_X52_Y41_N16
\U1|U1|M4[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[4]~9_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~34_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux29~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4~34_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|Mux29~4_combout\,
	combout => \U1|U1|M4[4]~9_combout\);

-- Location: FF_X52_Y41_N17
\U1|U1|M4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[4]~9_combout\,
	asdata => \U1|U1|X[4]~11_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(4));

-- Location: LCCOMB_X52_Y40_N26
\U1|U1|SP~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~4_combout\ = (\U1|U1|LoadSP~q\ & ((\U1|U1|M4\(4)))) # (!\U1|U1|LoadSP~q\ & (\U1|U1|SP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|SP\(4),
	datac => \U1|U1|LoadSP~q\,
	datad => \U1|U1|M4\(4),
	combout => \U1|U1|SP~4_combout\);

-- Location: LCCOMB_X61_Y38_N10
\U1|U1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add1~10_combout\ = (\U1|U1|SP~3_combout\ & (!\U1|U1|Add1~9\)) # (!\U1|U1|SP~3_combout\ & ((\U1|U1|Add1~9\) # (GND)))
-- \U1|U1|Add1~11\ = CARRY((!\U1|U1|Add1~9\) # (!\U1|U1|SP~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|SP~3_combout\,
	datad => VCC,
	cin => \U1|U1|Add1~9\,
	combout => \U1|U1|Add1~10_combout\,
	cout => \U1|U1|Add1~11\);

-- Location: FF_X60_Y38_N11
\U1|U1|SP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add2~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(5));

-- Location: LCCOMB_X60_Y37_N12
\U1|U1|SP~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~3_combout\ = (\U1|U1|LoadSP~q\ & ((\U1|U1|M4\(5)))) # (!\U1|U1|LoadSP~q\ & (\U1|U1|SP\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|SP\(5),
	datad => \U1|U1|M4\(5),
	combout => \U1|U1|SP~3_combout\);

-- Location: LCCOMB_X54_Y39_N8
\U1|U1|M2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~27_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & (\U1|U1|M2\(6))) # (!\U1|U1|M2~5_combout\ & ((\U1|U1|Add2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datab => \U1|U1|M2\(6),
	datac => \U1|U1|Add2~12_combout\,
	datad => \U1|U1|M2~5_combout\,
	combout => \U1|U1|M2~27_combout\);

-- Location: LCCOMB_X55_Y36_N2
\U3|U2|bin_digit~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~5_combout\ = (\U3|U2|Mux1~4_combout\) # (\U3|U2|cc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux1~4_combout\,
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~5_combout\);

-- Location: FF_X55_Y36_N3
\U3|U2|bin_digit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(6));

-- Location: FF_X47_Y39_N21
\U1|U1|TECLADO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(6),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(6));

-- Location: LCCOMB_X48_Y37_N18
\U1|U2|RESULT[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[6]~27_combout\ = (\U1|U1|X\(6) & (\U1|U1|OP\(2) $ (((\U1|U1|OP\(0)) # (\U1|U1|Y[6]~_Duplicate_1_q\))))) # (!\U1|U1|X\(6) & ((\U1|U1|OP\(0) & ((\U1|U1|OP\(2)) # (\U1|U1|Y[6]~_Duplicate_1_q\))) # (!\U1|U1|OP\(0) & (\U1|U1|OP\(2) & 
-- \U1|U1|Y[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(0),
	datab => \U1|U1|X\(6),
	datac => \U1|U1|OP\(2),
	datad => \U1|U1|Y[6]~_Duplicate_1_q\,
	combout => \U1|U2|RESULT[6]~27_combout\);

-- Location: LCCOMB_X48_Y37_N2
\U1|U2|RESULT[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[6]~28_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (\U1|U1|X\(6))) # (!\U1|U2|RESULT[15]~2_combout\ & (((\U1|U2|RESULT[6]~27_combout\ & !\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(6),
	datab => \U1|U2|RESULT[6]~27_combout\,
	datac => \U1|U2|RESULT[15]~2_combout\,
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[6]~28_combout\);

-- Location: LCCOMB_X47_Y39_N24
\U1|U2|RESULT[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[6]~29_combout\ = (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|RESULT[6]~29_combout\);

-- Location: LCCOMB_X47_Y39_N26
\U1|U2|RESULT[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[6]~30_combout\ = (\U1|U2|RESULT[6]~28_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux9~4_combout\) # (\U1|U2|RESULT[6]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux9~4_combout\,
	datab => \U1|U2|RESULT[6]~28_combout\,
	datac => \U1|U2|RESULT[12]~5_combout\,
	datad => \U1|U2|RESULT[6]~29_combout\,
	combout => \U1|U2|RESULT[6]~30_combout\);

-- Location: LCCOMB_X47_Y39_N22
\U1|U2|RESULT[6]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[6]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[6]~30_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[6]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[6]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[6]~30_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[6]$latch~combout\);

-- Location: LCCOMB_X47_Y39_N18
\U1|U1|M2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~28_combout\ = (\U1|U1|selM2\(0) & (!\U1|U1|selM2\(1) & (\U1|U2|RESULT[6]$latch~combout\))) # (!\U1|U1|selM2\(0) & ((\U1|U1|selM2\(1)) # ((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(0),
	datab => \U1|U1|selM2\(1),
	datac => \U1|U2|RESULT[6]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	combout => \U1|U1|M2~28_combout\);

-- Location: LCCOMB_X47_Y39_N20
\U1|U1|M2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~29_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M2~28_combout\ & ((\U1|U1|TECLADO\(6)))) # (!\U1|U1|M2~28_combout\ & (\U1|U1|M4\(6))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|M2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(6),
	datab => \U1|U1|selM2\(1),
	datac => \U1|U1|TECLADO\(6),
	datad => \U1|U1|M2~28_combout\,
	combout => \U1|U1|M2~29_combout\);

-- Location: LCCOMB_X54_Y39_N14
\U1|U1|M2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~30_combout\ = (\U1|U1|M2~27_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~27_combout\,
	datad => \U1|U1|M2~29_combout\,
	combout => \U1|U1|M2~30_combout\);

-- Location: LCCOMB_X54_Y39_N0
\U1|U1|reg~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~337_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~197_combout\) # ((\U1|U1|reg~328_combout\)))) # (!\U1|U1|reg~535_combout\ & (!\U1|U1|reg~197_combout\ & ((\U1|U1|ShiftLeft0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg~197_combout\,
	datac => \U1|U1|reg~328_combout\,
	datad => \U1|U1|ShiftLeft0~23_combout\,
	combout => \U1|U1|reg~337_combout\);

-- Location: LCCOMB_X54_Y39_N26
\U1|U1|reg~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~338_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~337_combout\ & (\U1|U1|reg[5][6]~93_combout\)) # (!\U1|U1|reg~337_combout\ & ((\U1|U1|ShiftLeft1~21_combout\))))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg[5][6]~93_combout\,
	datac => \U1|U1|ShiftLeft1~21_combout\,
	datad => \U1|U1|reg~337_combout\,
	combout => \U1|U1|reg~338_combout\);

-- Location: FF_X54_Y39_N17
\U1|U1|reg[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][6]~93_combout\,
	asdata => \U1|U1|reg~338_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][6]~q\);

-- Location: LCCOMB_X54_Y39_N16
\U1|U1|reg[5][6]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][6]~93_combout\ = (\U1|U1|reg~171_combout\ & ((\U1|U1|reg[5][6]~q\))) # (!\U1|U1|reg~171_combout\ & (\U1|U1|M2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~30_combout\,
	datac => \U1|U1|reg[5][6]~q\,
	datad => \U1|U1|reg~171_combout\,
	combout => \U1|U1|reg[5][6]~93_combout\);

-- Location: LCCOMB_X54_Y39_N10
\U1|U1|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux42~2_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|reg[6][6]~92_combout\) # ((\U1|U1|IR~8_combout\)))) # (!\U1|U1|IR~9_combout\ & (((!\U1|U1|IR~8_combout\ & \U1|U1|reg[4][6]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[6][6]~92_combout\,
	datac => \U1|U1|IR~8_combout\,
	datad => \U1|U1|reg[4][6]~94_combout\,
	combout => \U1|U1|Mux42~2_combout\);

-- Location: LCCOMB_X55_Y39_N22
\U1|U1|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux42~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux42~2_combout\ & (\U1|U1|reg[7][6]~95_combout\)) # (!\U1|U1|Mux42~2_combout\ & ((\U1|U1|reg[5][6]~93_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][6]~95_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[5][6]~93_combout\,
	datad => \U1|U1|Mux42~2_combout\,
	combout => \U1|U1|Mux42~3_combout\);

-- Location: LCCOMB_X56_Y39_N30
\U1|U1|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux42~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][6]~89_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][6]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][6]~89_combout\,
	datad => \U1|U1|reg[0][6]~90_combout\,
	combout => \U1|U1|Mux42~0_combout\);

-- Location: LCCOMB_X55_Y39_N14
\U1|U1|reg~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~335_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~191_combout\) # ((\U1|U1|reg~328_combout\)))) # (!\U1|U1|reg~533_combout\ & (!\U1|U1|reg~191_combout\ & (\U1|U1|ShiftLeft0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|ShiftLeft0~23_combout\,
	datad => \U1|U1|reg~328_combout\,
	combout => \U1|U1|reg~335_combout\);

-- Location: LCCOMB_X56_Y39_N26
\U1|U1|reg~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~336_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~335_combout\ & ((\U1|U1|reg[3][6]~91_combout\))) # (!\U1|U1|reg~335_combout\ & (\U1|U1|ShiftLeft1~21_combout\)))) # (!\U1|U1|reg~191_combout\ & (((\U1|U1|reg~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~21_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|reg[3][6]~91_combout\,
	datad => \U1|U1|reg~335_combout\,
	combout => \U1|U1|reg~336_combout\);

-- Location: FF_X56_Y39_N21
\U1|U1|reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][6]~91_combout\,
	asdata => \U1|U1|reg~336_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][6]~q\);

-- Location: LCCOMB_X56_Y39_N20
\U1|U1|reg[3][6]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][6]~91_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][6]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][6]~q\,
	datad => \U1|U1|M2~30_combout\,
	combout => \U1|U1|reg[3][6]~91_combout\);

-- Location: LCCOMB_X56_Y39_N16
\U1|U1|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux42~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux42~0_combout\ & ((\U1|U1|reg[3][6]~91_combout\))) # (!\U1|U1|Mux42~0_combout\ & (\U1|U1|reg[1][6]~88_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[1][6]~88_combout\,
	datac => \U1|U1|Mux42~0_combout\,
	datad => \U1|U1|reg[3][6]~91_combout\,
	combout => \U1|U1|Mux42~1_combout\);

-- Location: LCCOMB_X56_Y41_N10
\U1|U1|X[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[6]~9_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux42~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux42~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux42~3_combout\,
	datad => \U1|U1|Mux42~1_combout\,
	combout => \U1|U1|X[6]~9_combout\);

-- Location: LCCOMB_X56_Y41_N4
\U1|U1|RotateRight0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~15_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|X[6]~9_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[5]~10_combout\,
	datad => \U1|U1|X[6]~9_combout\,
	combout => \U1|U1|RotateRight0~15_combout\);

-- Location: LCCOMB_X56_Y41_N22
\U1|U1|RotateRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~16_combout\ = (\U1|U1|RotateRight0~14_combout\) # ((!\U1|U1|IR~12_combout\ & \U1|U1|RotateRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~14_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~15_combout\,
	combout => \U1|U1|RotateRight0~16_combout\);

-- Location: LCCOMB_X54_Y44_N12
\U1|U1|ShiftRight1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~12_combout\ = (!\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (!\U1|U1|RotateRight0~13_combout\)) # (!\U1|U1|IR~13_combout\ & ((!\U1|U1|RotateRight0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~13_combout\,
	datad => \U1|U1|RotateRight0~16_combout\,
	combout => \U1|U1|ShiftRight1~12_combout\);

-- Location: LCCOMB_X54_Y44_N30
\U1|U1|ShiftRight1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~13_combout\ = (\U1|U1|ShiftRight1~12_combout\) # ((!\U1|U1|ShiftRight1~3_combout\ & (!\U1|U1|IR~13_combout\ & \U1|U1|IR~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight1~3_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftRight1~12_combout\,
	combout => \U1|U1|ShiftRight1~13_combout\);

-- Location: LCCOMB_X54_Y44_N2
\U1|U1|ShiftRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~21_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|ShiftRight0~14_combout\ & (!\U1|U1|IR~13_combout\))) # (!\U1|U1|IR~14_combout\ & (((\U1|U1|RotateRight0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~14_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~46_combout\,
	combout => \U1|U1|ShiftRight0~21_combout\);

-- Location: LCCOMB_X54_Y44_N20
\U1|U1|reg~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~345_combout\ = (\U1|U1|reg~529_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|reg~176_combout\ & (!\U1|U1|ShiftRight1~13_combout\)) # (!\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight1~13_combout\,
	datad => \U1|U1|ShiftRight0~21_combout\,
	combout => \U1|U1|reg~345_combout\);

-- Location: LCCOMB_X59_Y42_N26
\U1|U1|reg~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~346_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~345_combout\ & (\U1|U1|RotateRight0~49_combout\)) # (!\U1|U1|reg~345_combout\ & ((\U1|U1|RotateLeft0~40_combout\))))) # (!\U1|U1|reg~529_combout\ & (((\U1|U1|reg~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~49_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|RotateLeft0~40_combout\,
	datad => \U1|U1|reg~345_combout\,
	combout => \U1|U1|reg~346_combout\);

-- Location: LCCOMB_X59_Y42_N30
\U1|U1|reg~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~348_combout\ = (\U1|U1|reg~347_combout\ & ((\U1|U1|reg[1][5]~80_combout\) # ((!\U1|U1|reg~530_combout\)))) # (!\U1|U1|reg~347_combout\ & (((\U1|U1|reg~346_combout\ & \U1|U1|reg~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~347_combout\,
	datab => \U1|U1|reg[1][5]~80_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg~530_combout\,
	combout => \U1|U1|reg~348_combout\);

-- Location: FF_X59_Y42_N1
\U1|U1|reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][5]~80_combout\,
	asdata => \U1|U1|reg~348_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][5]~q\);

-- Location: LCCOMB_X59_Y42_N0
\U1|U1|reg[1][5]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][5]~80_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][5]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[1][5]~80_combout\);

-- Location: LCCOMB_X60_Y44_N18
\U1|U1|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux28~2_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|reg[1][5]~80_combout\) # (\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|reg[0][5]~82_combout\ & ((!\U1|U1|IR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][5]~82_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|reg[1][5]~80_combout\,
	datad => \U1|U1|IR~13_combout\,
	combout => \U1|U1|Mux28~2_combout\);

-- Location: LCCOMB_X59_Y42_N8
\U1|U1|reg~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~353_combout\ = (\U1|U1|reg~533_combout\ & (\U1|U1|reg~191_combout\)) # (!\U1|U1|reg~533_combout\ & ((\U1|U1|reg~191_combout\ & (\U1|U1|ShiftLeft1~34_combout\)) # (!\U1|U1|reg~191_combout\ & ((\U1|U1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~353_combout\);

-- Location: LCCOMB_X59_Y42_N18
\U1|U1|reg~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~354_combout\ = (\U1|U1|reg~353_combout\ & ((\U1|U1|reg[3][5]~83_combout\) # ((!\U1|U1|reg~533_combout\)))) # (!\U1|U1|reg~353_combout\ & (((\U1|U1|reg~346_combout\ & \U1|U1|reg~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][5]~83_combout\,
	datab => \U1|U1|reg~353_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg~533_combout\,
	combout => \U1|U1|reg~354_combout\);

-- Location: FF_X59_Y42_N7
\U1|U1|reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][5]~83_combout\,
	asdata => \U1|U1|reg~354_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][5]~q\);

-- Location: LCCOMB_X59_Y42_N6
\U1|U1|reg[3][5]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][5]~83_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][5]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[3][5]~83_combout\);

-- Location: LCCOMB_X60_Y44_N28
\U1|U1|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux28~3_combout\ = (\U1|U1|Mux28~2_combout\ & (((\U1|U1|reg[3][5]~83_combout\) # (!\U1|U1|IR~13_combout\)))) # (!\U1|U1|Mux28~2_combout\ & (\U1|U1|reg[2][5]~81_combout\ & (\U1|U1|IR~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][5]~81_combout\,
	datab => \U1|U1|Mux28~2_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[3][5]~83_combout\,
	combout => \U1|U1|Mux28~3_combout\);

-- Location: LCCOMB_X60_Y42_N0
\U1|U1|reg~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~355_combout\ = (\U1|U1|reg~535_combout\ & (\U1|U1|reg~197_combout\)) # (!\U1|U1|reg~535_combout\ & ((\U1|U1|reg~197_combout\ & (\U1|U1|ShiftLeft1~34_combout\)) # (!\U1|U1|reg~197_combout\ & ((\U1|U1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg~197_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~355_combout\);

-- Location: LCCOMB_X60_Y42_N26
\U1|U1|reg~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~356_combout\ = (\U1|U1|reg~535_combout\ & ((\U1|U1|reg~355_combout\ & ((\U1|U1|reg[5][5]~85_combout\))) # (!\U1|U1|reg~355_combout\ & (\U1|U1|reg~346_combout\)))) # (!\U1|U1|reg~535_combout\ & (\U1|U1|reg~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~535_combout\,
	datab => \U1|U1|reg~355_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg[5][5]~85_combout\,
	combout => \U1|U1|reg~356_combout\);

-- Location: FF_X60_Y42_N9
\U1|U1|reg[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][5]~85_combout\,
	asdata => \U1|U1|reg~356_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][5]~q\);

-- Location: LCCOMB_X60_Y42_N8
\U1|U1|reg[5][5]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][5]~85_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][5]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[5][5]~85_combout\);

-- Location: LCCOMB_X60_Y44_N16
\U1|U1|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux28~1_combout\ = (\U1|U1|Mux28~0_combout\ & ((\U1|U1|reg[7][5]~87_combout\) # ((!\U1|U1|IR~12_combout\)))) # (!\U1|U1|Mux28~0_combout\ & (((\U1|U1|reg[5][5]~85_combout\ & \U1|U1|IR~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux28~0_combout\,
	datab => \U1|U1|reg[7][5]~87_combout\,
	datac => \U1|U1|reg[5][5]~85_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|Mux28~1_combout\);

-- Location: LCCOMB_X60_Y44_N6
\U1|U1|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux28~4_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|Mux28~1_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|Mux28~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Mux28~3_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|Mux28~1_combout\,
	combout => \U1|U1|Mux28~4_combout\);

-- Location: LCCOMB_X52_Y41_N14
\U1|U1|M4[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[5]~10_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~33_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4~33_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|Mux28~4_combout\,
	combout => \U1|U1|M4[5]~10_combout\);

-- Location: FF_X52_Y41_N15
\U1|U1|M4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[5]~10_combout\,
	asdata => \U1|U1|X[5]~10_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(5));

-- Location: LCCOMB_X58_Y34_N24
\U3|U2|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~10_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(2)) # ((\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux0~10_combout\);

-- Location: LCCOMB_X58_Y34_N2
\U3|U2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~7_combout\ = (\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) & \U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(2),
	combout => \U3|U2|Mux0~7_combout\);

-- Location: LCCOMB_X58_Y34_N28
\U3|U2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~8_combout\ = (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(0) & !\U3|U1|scan_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(2),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux0~8_combout\);

-- Location: LCCOMB_X58_Y34_N22
\U3|U2|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~9_combout\ = (\U3|U1|scan_code\(4) & (((\U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5) & (\U3|U2|Mux0~7_combout\)) # (!\U3|U1|scan_code\(5) & ((!\U3|U2|Mux0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U2|Mux0~7_combout\,
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U2|Mux0~8_combout\,
	combout => \U3|U2|Mux0~9_combout\);

-- Location: LCCOMB_X58_Y34_N0
\U3|U2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~6_combout\ = (\U3|U1|scan_code\(1) & (((!\U3|U1|scan_code\(2) & \U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(0)))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(0)) # (\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux0~6_combout\);

-- Location: LCCOMB_X58_Y34_N18
\U3|U2|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux0~11_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux0~9_combout\ & (!\U3|U2|Mux0~10_combout\)) # (!\U3|U2|Mux0~9_combout\ & ((!\U3|U2|Mux0~6_combout\))))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U2|Mux0~10_combout\,
	datac => \U3|U2|Mux0~9_combout\,
	datad => \U3|U2|Mux0~6_combout\,
	combout => \U3|U2|Mux0~11_combout\);

-- Location: LCCOMB_X55_Y34_N8
\U3|U2|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~0_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U1|scan_code\(6) & (\U3|U2|Mux0~5_combout\)) # (!\U3|U1|scan_code\(6) & ((\U3|U2|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(7),
	datac => \U3|U2|Mux0~5_combout\,
	datad => \U3|U2|Mux0~11_combout\,
	combout => \U3|U2|process_0~0_combout\);

-- Location: LCCOMB_X58_Y34_N20
\U3|U2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~4_combout\ = (\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(0))))) # (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(0)) # (\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(3),
	combout => \U3|U2|Mux2~4_combout\);

-- Location: LCCOMB_X58_Y34_N8
\U3|U2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~6_combout\ = (\U3|U1|scan_code\(5) & (((\U3|U1|scan_code\(4))) # (!\U3|U2|Mux2~5_combout\))) # (!\U3|U1|scan_code\(5) & (((!\U3|U1|scan_code\(4) & !\U3|U2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux2~5_combout\,
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U2|Mux0~8_combout\,
	combout => \U3|U2|Mux2~6_combout\);

-- Location: LCCOMB_X58_Y34_N4
\U3|U2|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~8_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux2~6_combout\ & (!\U3|U2|Mux2~7_combout\)) # (!\U3|U2|Mux2~6_combout\ & ((!\U3|U2|Mux2~4_combout\))))) # (!\U3|U1|scan_code\(4) & (((\U3|U2|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux2~7_combout\,
	datab => \U3|U2|Mux2~4_combout\,
	datac => \U3|U1|scan_code\(4),
	datad => \U3|U2|Mux2~6_combout\,
	combout => \U3|U2|Mux2~8_combout\);

-- Location: LCCOMB_X60_Y34_N16
\U3|U2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~0_combout\ = (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1) & (!\U3|U1|scan_code\(2))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y34_N2
\U3|U2|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~1_combout\ = (\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(1) & (\U3|U1|scan_code\(0) $ (!\U3|U1|scan_code\(3))))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(0)) # (!\U3|U1|scan_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux2~1_combout\);

-- Location: LCCOMB_X61_Y34_N20
\U3|U2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~2_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U1|scan_code\(5)) # ((!\U3|U2|Mux2~0_combout\)))) # (!\U3|U1|scan_code\(4) & (!\U3|U1|scan_code\(5) & ((!\U3|U2|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(4),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux2~0_combout\,
	datad => \U3|U2|Mux2~1_combout\,
	combout => \U3|U2|Mux2~2_combout\);

-- Location: LCCOMB_X61_Y34_N30
\U3|U2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~3_combout\ = (\U3|U1|scan_code\(5) & ((\U3|U2|Mux2~2_combout\ & ((!\U3|U2|Mux0~4_combout\))) # (!\U3|U2|Mux2~2_combout\ & (!\U3|U2|Mux0~1_combout\)))) # (!\U3|U1|scan_code\(5) & (((\U3|U2|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux0~1_combout\,
	datab => \U3|U2|Mux0~4_combout\,
	datac => \U3|U1|scan_code\(5),
	datad => \U3|U2|Mux2~2_combout\,
	combout => \U3|U2|Mux2~3_combout\);

-- Location: LCCOMB_X55_Y34_N30
\U3|U2|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux2~9_combout\ = (\U3|U1|scan_code\(7)) # ((\U3|U1|scan_code\(6) & ((\U3|U2|Mux2~3_combout\))) # (!\U3|U1|scan_code\(6) & (\U3|U2|Mux2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U2|Mux2~8_combout\,
	datac => \U3|U1|scan_code\(7),
	datad => \U3|U2|Mux2~3_combout\,
	combout => \U3|U2|Mux2~9_combout\);

-- Location: LCCOMB_X60_Y34_N20
\U3|U2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~6_combout\ = (\U3|U1|scan_code\(0) & (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(3)) # (!\U3|U1|scan_code\(2))))) # (!\U3|U1|scan_code\(0) & (((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux5~6_combout\);

-- Location: LCCOMB_X59_Y34_N8
\U3|U2|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~7_combout\ = (\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(0) $ (((\U3|U1|scan_code\(3)) # (\U3|U1|scan_code\(1)))))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(0),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux5~7_combout\);

-- Location: LCCOMB_X59_Y34_N10
\U3|U2|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~8_combout\ = (\U3|U1|scan_code\(0) & (((!\U3|U1|scan_code\(1))))) # (!\U3|U1|scan_code\(0) & ((\U3|U1|scan_code\(2) & (!\U3|U1|scan_code\(3))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(3) & \U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(0),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux5~8_combout\);

-- Location: LCCOMB_X59_Y34_N28
\U3|U2|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~9_combout\ = (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(4))) # (!\U3|U1|scan_code\(5) & ((\U3|U1|scan_code\(4) & (!\U3|U2|Mux5~7_combout\)) # (!\U3|U1|scan_code\(4) & ((!\U3|U2|Mux5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux5~7_combout\,
	datad => \U3|U2|Mux5~8_combout\,
	combout => \U3|U2|Mux5~9_combout\);

-- Location: LCCOMB_X59_Y34_N30
\U3|U2|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux5~11_combout\ = (\U3|U1|scan_code\(5) & ((\U3|U2|Mux5~9_combout\ & (!\U3|U2|Mux5~10_combout\)) # (!\U3|U2|Mux5~9_combout\ & ((!\U3|U2|Mux5~6_combout\))))) # (!\U3|U1|scan_code\(5) & (((\U3|U2|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux5~10_combout\,
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U2|Mux5~6_combout\,
	datad => \U3|U2|Mux5~9_combout\,
	combout => \U3|U2|Mux5~11_combout\);

-- Location: LCCOMB_X55_Y34_N4
\U3|U2|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~2_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux5~5_combout\))) # (!\U3|U1|scan_code\(6) & (\U3|U2|Mux5~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux5~11_combout\,
	datad => \U3|U2|Mux5~5_combout\,
	combout => \U3|U2|process_0~2_combout\);

-- Location: LCCOMB_X58_Y34_N6
\U3|U2|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~9_combout\ = (\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(2)) # ((!\U3|U1|scan_code\(3) & \U3|U1|scan_code\(5))))) # (!\U3|U1|scan_code\(1) & ((\U3|U1|scan_code\(2) & ((\U3|U1|scan_code\(5)))) # (!\U3|U1|scan_code\(2) & (\U3|U1|scan_code\(3) & 
-- !\U3|U1|scan_code\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(1),
	datab => \U3|U1|scan_code\(3),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(5),
	combout => \U3|U2|Mux6~9_combout\);

-- Location: LCCOMB_X59_Y34_N4
\U3|U2|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~7_combout\ = (\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(2) $ (((!\U3|U1|scan_code\(5) & \U3|U1|scan_code\(1)))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(2) $ (\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(3),
	datab => \U3|U1|scan_code\(5),
	datac => \U3|U1|scan_code\(2),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux6~7_combout\);

-- Location: LCCOMB_X59_Y34_N12
\U3|U2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~6_combout\ = (\U3|U1|scan_code\(3) & ((\U3|U1|scan_code\(1)) # (\U3|U1|scan_code\(5) $ (!\U3|U1|scan_code\(2))))) # (!\U3|U1|scan_code\(3) & (\U3|U1|scan_code\(5) & (\U3|U1|scan_code\(2) $ (!\U3|U1|scan_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(5),
	datab => \U3|U1|scan_code\(2),
	datac => \U3|U1|scan_code\(3),
	datad => \U3|U1|scan_code\(1),
	combout => \U3|U2|Mux6~6_combout\);

-- Location: LCCOMB_X59_Y34_N6
\U3|U2|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~8_combout\ = (\U3|U1|scan_code\(6) & (\U3|U1|scan_code\(0))) # (!\U3|U1|scan_code\(6) & ((\U3|U1|scan_code\(0) & ((\U3|U2|Mux6~6_combout\))) # (!\U3|U1|scan_code\(0) & (!\U3|U2|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U1|scan_code\(6),
	datab => \U3|U1|scan_code\(0),
	datac => \U3|U2|Mux6~7_combout\,
	datad => \U3|U2|Mux6~6_combout\,
	combout => \U3|U2|Mux6~8_combout\);

-- Location: LCCOMB_X59_Y34_N24
\U3|U2|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|Mux6~10_combout\ = (\U3|U1|scan_code\(6) & ((\U3|U2|Mux6~8_combout\ & ((\U3|U2|Mux6~9_combout\))) # (!\U3|U2|Mux6~8_combout\ & (!\U3|U2|Mux6~5_combout\)))) # (!\U3|U1|scan_code\(6) & (((\U3|U2|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux6~5_combout\,
	datab => \U3|U1|scan_code\(6),
	datac => \U3|U2|Mux6~9_combout\,
	datad => \U3|U2|Mux6~8_combout\,
	combout => \U3|U2|Mux6~10_combout\);

-- Location: LCCOMB_X55_Y34_N26
\U3|U2|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~1_combout\ = (\U3|U1|scan_code\(4) & ((\U3|U2|Mux6~4_combout\))) # (!\U3|U1|scan_code\(4) & (\U3|U2|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U3|U1|scan_code\(4),
	datac => \U3|U2|Mux6~10_combout\,
	datad => \U3|U2|Mux6~4_combout\,
	combout => \U3|U2|process_0~1_combout\);

-- Location: LCCOMB_X55_Y34_N22
\U3|U2|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~3_combout\ = (\U3|U2|process_0~2_combout\) # ((\U3|U2|Mux7~11_combout\ & ((\U3|U2|process_0~1_combout\) # (!\U3|U2|Mux3~12_combout\))) # (!\U3|U2|Mux7~11_combout\ & (\U3|U2|process_0~1_combout\ & !\U3|U2|Mux3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux7~11_combout\,
	datab => \U3|U2|process_0~2_combout\,
	datac => \U3|U2|process_0~1_combout\,
	datad => \U3|U2|Mux3~12_combout\,
	combout => \U3|U2|process_0~3_combout\);

-- Location: LCCOMB_X55_Y34_N16
\U3|U2|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|process_0~4_combout\ = ((\U3|U2|Mux3~12_combout\ & (\U3|U2|process_0~3_combout\ & \U3|U2|Mux4~11_combout\)) # (!\U3|U2|Mux3~12_combout\ & (!\U3|U2|process_0~3_combout\ & !\U3|U2|Mux4~11_combout\))) # (!\U3|U2|Mux1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux1~4_combout\,
	datab => \U3|U2|Mux3~12_combout\,
	datac => \U3|U2|process_0~3_combout\,
	datad => \U3|U2|Mux4~11_combout\,
	combout => \U3|U2|process_0~4_combout\);

-- Location: LCCOMB_X55_Y34_N10
\U3|U2|bin_digit~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~6_combout\ = (\U3|U2|cc\(1)) # ((\U3|U2|Mux2~9_combout\) # ((!\U3|U2|process_0~0_combout\ & !\U3|U2|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|cc\(1),
	datab => \U3|U2|process_0~0_combout\,
	datac => \U3|U2|Mux2~9_combout\,
	datad => \U3|U2|process_0~4_combout\,
	combout => \U3|U2|bin_digit~6_combout\);

-- Location: FF_X55_Y34_N11
\U3|U2|bin_digit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(5));

-- Location: FF_X47_Y40_N13
\U1|U1|TECLADO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(5),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(5));

-- Location: LCCOMB_X45_Y41_N2
\U1|U2|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~2_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~31_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(1),
	datab => \U1|U2|Add2~10_combout\,
	datac => \U1|U2|Add0~31_combout\,
	datad => \U1|U2|Mux0~4_combout\,
	combout => \U1|U2|Mux10~2_combout\);

-- Location: LCCOMB_X45_Y41_N14
\U1|U2|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux10~3_combout\)) # (!\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux10~3_combout\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux10~2_combout\,
	combout => \U1|U2|Mux10~4_combout\);

-- Location: LCCOMB_X47_Y40_N0
\U1|U2|RESULT[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[5]~33_combout\ = (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\)) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|RESULT[5]~33_combout\);

-- Location: LCCOMB_X47_Y40_N10
\U1|U2|RESULT[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[5]~34_combout\ = (\U1|U2|RESULT[5]~32_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & ((\U1|U2|Mux10~4_combout\) # (\U1|U2|RESULT[5]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[5]~32_combout\,
	datab => \U1|U2|Mux10~4_combout\,
	datac => \U1|U2|RESULT[12]~5_combout\,
	datad => \U1|U2|RESULT[5]~33_combout\,
	combout => \U1|U2|RESULT[5]~34_combout\);

-- Location: LCCOMB_X47_Y40_N6
\U1|U2|RESULT[5]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[5]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[5]~34_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[5]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[5]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[5]~34_combout\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[5]$latch~combout\);

-- Location: LCCOMB_X47_Y40_N2
\U1|U1|M2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~32_combout\ = (\U1|U1|selM2\(1) & (!\U1|U1|selM2\(0))) # (!\U1|U1|selM2\(1) & ((\U1|U1|selM2\(0) & ((\U1|U2|RESULT[5]$latch~combout\))) # (!\U1|U1|selM2\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|selM2\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	datad => \U1|U2|RESULT[5]$latch~combout\,
	combout => \U1|U1|M2~32_combout\);

-- Location: LCCOMB_X47_Y40_N12
\U1|U1|M2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~33_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M2~32_combout\ & ((\U1|U1|TECLADO\(5)))) # (!\U1|U1|M2~32_combout\ & (\U1|U1|M4\(5))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|M2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|M4\(5),
	datac => \U1|U1|TECLADO\(5),
	datad => \U1|U1|M2~32_combout\,
	combout => \U1|U1|M2~33_combout\);

-- Location: FF_X59_Y42_N25
\U1|U1|M2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M2~34_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M2\(5));

-- Location: LCCOMB_X61_Y41_N30
\U1|U1|M2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~31_combout\ = (\U1|U1|selM2\(2) & ((\U1|U1|M2~5_combout\ & ((\U1|U1|M2\(5)))) # (!\U1|U1|M2~5_combout\ & (\U1|U1|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~10_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~5_combout\,
	datad => \U1|U1|M2\(5),
	combout => \U1|U1|M2~31_combout\);

-- Location: LCCOMB_X59_Y42_N24
\U1|U1|M2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~34_combout\ = (\U1|U1|M2~31_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~33_combout\,
	datad => \U1|U1|M2~31_combout\,
	combout => \U1|U1|M2~34_combout\);

-- Location: LCCOMB_X60_Y42_N14
\U1|U1|reg[7][5]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[7][5]~87_combout\ = (\U1|U1|reg~173_combout\ & (\U1|U1|reg[7][5]~q\)) # (!\U1|U1|reg~173_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~173_combout\,
	datac => \U1|U1|reg[7][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[7][5]~87_combout\);

-- Location: LCCOMB_X60_Y42_N16
\U1|U1|reg~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~359_combout\ = (\U1|U1|reg~536_combout\ & (\U1|U1|reg~200_combout\)) # (!\U1|U1|reg~536_combout\ & ((\U1|U1|reg~200_combout\ & (\U1|U1|ShiftLeft1~34_combout\)) # (!\U1|U1|reg~200_combout\ & ((\U1|U1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg~200_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~359_combout\);

-- Location: LCCOMB_X60_Y42_N18
\U1|U1|reg~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~360_combout\ = (\U1|U1|reg~536_combout\ & ((\U1|U1|reg~359_combout\ & (\U1|U1|reg[4][5]~86_combout\)) # (!\U1|U1|reg~359_combout\ & ((\U1|U1|reg~346_combout\))))) # (!\U1|U1|reg~536_combout\ & (((\U1|U1|reg~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~536_combout\,
	datab => \U1|U1|reg[4][5]~86_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg~359_combout\,
	combout => \U1|U1|reg~360_combout\);

-- Location: FF_X60_Y42_N29
\U1|U1|reg[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][5]~86_combout\,
	asdata => \U1|U1|reg~360_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][5]~q\);

-- Location: LCCOMB_X60_Y42_N28
\U1|U1|reg[4][5]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][5]~86_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][5]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[4][5]~86_combout\);

-- Location: LCCOMB_X60_Y44_N24
\U1|U1|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux43~2_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\) # ((\U1|U1|reg[6][5]~84_combout\)))) # (!\U1|U1|IR~9_combout\ & (!\U1|U1|IR~8_combout\ & (\U1|U1|reg[4][5]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[4][5]~86_combout\,
	datad => \U1|U1|reg[6][5]~84_combout\,
	combout => \U1|U1|Mux43~2_combout\);

-- Location: LCCOMB_X60_Y44_N2
\U1|U1|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux43~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux43~2_combout\ & (\U1|U1|reg[7][5]~87_combout\)) # (!\U1|U1|Mux43~2_combout\ & ((\U1|U1|reg[5][5]~85_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[7][5]~87_combout\,
	datac => \U1|U1|reg[5][5]~85_combout\,
	datad => \U1|U1|Mux43~2_combout\,
	combout => \U1|U1|Mux43~3_combout\);

-- Location: LCCOMB_X60_Y44_N8
\U1|U1|X[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[5]~10_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux43~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux43~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux43~1_combout\,
	datab => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Mux43~3_combout\,
	combout => \U1|U1|X[5]~10_combout\);

-- Location: LCCOMB_X59_Y44_N2
\U1|U1|RotateLeft0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~0_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|X[5]~10_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[7]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|X[5]~10_combout\,
	datad => \U1|U1|X[7]~8_combout\,
	combout => \U1|U1|RotateLeft0~0_combout\);

-- Location: LCCOMB_X59_Y43_N0
\U1|U1|ShiftLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~6_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|RotateLeft0~0_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|ShiftLeft0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|ShiftLeft0~5_combout\,
	datad => \U1|U1|RotateLeft0~0_combout\,
	combout => \U1|U1|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X56_Y40_N16
\U1|U1|ShiftLeft1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~18_combout\ = (\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|ShiftLeft1~17_combout\) # ((!\U1|U1|ShiftLeft0~6_combout\)))) # (!\U1|U1|ShiftLeft1~32_combout\ & (!\U1|U1|ShiftLeft1~17_combout\ & ((!\U1|U1|RotateLeft0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~32_combout\,
	datab => \U1|U1|ShiftLeft1~17_combout\,
	datac => \U1|U1|ShiftLeft0~6_combout\,
	datad => \U1|U1|RotateLeft0~2_combout\,
	combout => \U1|U1|ShiftLeft1~18_combout\);

-- Location: LCCOMB_X56_Y40_N2
\U1|U1|ShiftLeft1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~20_combout\ = (\U1|U1|ShiftLeft1~17_combout\ & ((\U1|U1|ShiftLeft1~18_combout\ & (!\U1|U1|ShiftLeft1~19_combout\)) # (!\U1|U1|ShiftLeft1~18_combout\ & ((!\U1|U1|RotateLeft0~1_combout\))))) # (!\U1|U1|ShiftLeft1~17_combout\ & 
-- (((\U1|U1|ShiftLeft1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~19_combout\,
	datab => \U1|U1|ShiftLeft1~17_combout\,
	datac => \U1|U1|RotateLeft0~1_combout\,
	datad => \U1|U1|ShiftLeft1~18_combout\,
	combout => \U1|U1|ShiftLeft1~20_combout\);

-- Location: LCCOMB_X61_Y43_N4
\U1|U1|reg~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~275_combout\ = (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~175_combout\) # ((\U1|U1|reg~266_combout\)))) # (!\U1|U1|reg~530_combout\ & (!\U1|U1|reg~175_combout\ & (\U1|U1|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~275_combout\);

-- Location: LCCOMB_X60_Y43_N20
\U1|U1|reg~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~276_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~275_combout\ & (\U1|U1|reg[1][12]~32_combout\)) # (!\U1|U1|reg~275_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~175_combout\ & (((\U1|U1|reg~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][12]~32_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~275_combout\,
	combout => \U1|U1|reg~276_combout\);

-- Location: FF_X60_Y43_N9
\U1|U1|reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][12]~32_combout\,
	asdata => \U1|U1|reg~276_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][12]~q\);

-- Location: LCCOMB_X60_Y43_N8
\U1|U1|reg[1][12]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][12]~32_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][12]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[1][12]~32_combout\);

-- Location: LCCOMB_X61_Y43_N16
\U1|U1|reg~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~279_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~188_combout\) # ((\U1|U1|reg~266_combout\)))) # (!\U1|U1|reg~532_combout\ & (!\U1|U1|reg~188_combout\ & (\U1|U1|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~279_combout\);

-- Location: LCCOMB_X60_Y43_N16
\U1|U1|reg~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~280_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~279_combout\ & (\U1|U1|reg[0][12]~34_combout\)) # (!\U1|U1|reg~279_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][12]~34_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~279_combout\,
	combout => \U1|U1|reg~280_combout\);

-- Location: FF_X60_Y43_N5
\U1|U1|reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][12]~34_combout\,
	asdata => \U1|U1|reg~280_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][12]~q\);

-- Location: LCCOMB_X60_Y43_N4
\U1|U1|reg[0][12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][12]~34_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][12]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[0][12]~34_combout\);

-- Location: LCCOMB_X60_Y43_N12
\U1|U1|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux36~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & ((\U1|U1|reg[2][12]~33_combout\))) # (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[0][12]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[0][12]~34_combout\,
	datad => \U1|U1|reg[2][12]~33_combout\,
	combout => \U1|U1|Mux36~0_combout\);

-- Location: LCCOMB_X60_Y43_N6
\U1|U1|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux36~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux36~0_combout\ & ((\U1|U1|reg[3][12]~35_combout\))) # (!\U1|U1|Mux36~0_combout\ & (\U1|U1|reg[1][12]~32_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[1][12]~32_combout\,
	datac => \U1|U1|reg[3][12]~35_combout\,
	datad => \U1|U1|Mux36~0_combout\,
	combout => \U1|U1|Mux36~1_combout\);

-- Location: LCCOMB_X61_Y43_N12
\U1|U1|reg~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~267_combout\ = (\U1|U1|reg~534_combout\ & ((\U1|U1|reg~194_combout\) # ((\U1|U1|reg~266_combout\)))) # (!\U1|U1|reg~534_combout\ & (!\U1|U1|reg~194_combout\ & (\U1|U1|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|reg~194_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~267_combout\);

-- Location: LCCOMB_X60_Y45_N8
\U1|U1|reg~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~268_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~267_combout\ & (\U1|U1|reg[6][12]~36_combout\)) # (!\U1|U1|reg~267_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][12]~36_combout\,
	datab => \U1|U1|reg~194_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~267_combout\,
	combout => \U1|U1|reg~268_combout\);

-- Location: FF_X60_Y45_N1
\U1|U1|reg[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][12]~36_combout\,
	asdata => \U1|U1|reg~268_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][12]~q\);

-- Location: LCCOMB_X60_Y45_N0
\U1|U1|reg[6][12]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][12]~36_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][12]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[6][12]~36_combout\);

-- Location: LCCOMB_X61_Y43_N6
\U1|U1|reg~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~269_combout\ = (\U1|U1|reg~197_combout\ & (\U1|U1|reg~535_combout\)) # (!\U1|U1|reg~197_combout\ & ((\U1|U1|reg~535_combout\ & ((\U1|U1|reg~266_combout\))) # (!\U1|U1|reg~535_combout\ & (\U1|U1|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~197_combout\,
	datab => \U1|U1|reg~535_combout\,
	datac => \U1|U1|ShiftLeft0~21_combout\,
	datad => \U1|U1|reg~266_combout\,
	combout => \U1|U1|reg~269_combout\);

-- Location: LCCOMB_X60_Y45_N22
\U1|U1|reg~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~270_combout\ = (\U1|U1|reg~197_combout\ & ((\U1|U1|reg~269_combout\ & (\U1|U1|reg[5][12]~37_combout\)) # (!\U1|U1|reg~269_combout\ & ((!\U1|U1|ShiftLeft1~20_combout\))))) # (!\U1|U1|reg~197_combout\ & (((\U1|U1|reg~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][12]~37_combout\,
	datab => \U1|U1|reg~197_combout\,
	datac => \U1|U1|ShiftLeft1~20_combout\,
	datad => \U1|U1|reg~269_combout\,
	combout => \U1|U1|reg~270_combout\);

-- Location: FF_X60_Y45_N11
\U1|U1|reg[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[5][12]~37_combout\,
	asdata => \U1|U1|reg~270_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[5][12]~q\);

-- Location: LCCOMB_X60_Y45_N10
\U1|U1|reg[5][12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[5][12]~37_combout\ = (\U1|U1|reg~171_combout\ & (\U1|U1|reg[5][12]~q\)) # (!\U1|U1|reg~171_combout\ & ((\U1|U1|M2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~171_combout\,
	datac => \U1|U1|reg[5][12]~q\,
	datad => \U1|U1|M2~18_combout\,
	combout => \U1|U1|reg[5][12]~37_combout\);

-- Location: LCCOMB_X60_Y45_N20
\U1|U1|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux36~2_combout\ = (\U1|U1|IR~9_combout\ & (\U1|U1|IR~8_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\ & ((\U1|U1|reg[5][12]~37_combout\))) # (!\U1|U1|IR~8_combout\ & (\U1|U1|reg[4][12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[4][12]~38_combout\,
	datad => \U1|U1|reg[5][12]~37_combout\,
	combout => \U1|U1|Mux36~2_combout\);

-- Location: LCCOMB_X60_Y45_N30
\U1|U1|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux36~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux36~2_combout\ & ((\U1|U1|reg[7][12]~39_combout\))) # (!\U1|U1|Mux36~2_combout\ & (\U1|U1|reg[6][12]~36_combout\)))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[6][12]~36_combout\,
	datac => \U1|U1|reg[7][12]~39_combout\,
	datad => \U1|U1|Mux36~2_combout\,
	combout => \U1|U1|Mux36~3_combout\);

-- Location: LCCOMB_X56_Y45_N2
\U1|U1|X[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[12]~4_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux36~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux36~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux36~1_combout\,
	datad => \U1|U1|Mux36~3_combout\,
	combout => \U1|U1|X[12]~4_combout\);

-- Location: LCCOMB_X56_Y45_N10
\U1|U1|RotateRight0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~12_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|X[12]~4_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[11]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[11]~5_combout\,
	datad => \U1|U1|X[12]~4_combout\,
	combout => \U1|U1|RotateRight0~12_combout\);

-- Location: LCCOMB_X57_Y41_N18
\U1|U1|ShiftRight1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~8_combout\ = (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & ((\U1|U1|ShiftRight1~7_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|RotateRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~12_combout\,
	datad => \U1|U1|ShiftRight1~7_combout\,
	combout => \U1|U1|ShiftRight1~8_combout\);

-- Location: LCCOMB_X57_Y41_N14
\U1|U1|ShiftRight0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~20_combout\ = (\U1|U1|ShiftRight1~8_combout\) # ((\U1|U1|X[15]~1_combout\ & (\U1|U1|IR~13_combout\ & \U1|U1|ShiftRight0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[15]~1_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|ShiftRight0~29_combout\,
	datad => \U1|U1|ShiftRight1~8_combout\,
	combout => \U1|U1|ShiftRight0~20_combout\);

-- Location: LCCOMB_X57_Y41_N0
\U1|U1|reg~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~242_combout\ = (\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight1~9_combout\) # ((\U1|U1|reg~538_combout\)))) # (!\U1|U1|reg~176_combout\ & (((!\U1|U1|reg~538_combout\ & \U1|U1|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight1~9_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|reg~538_combout\,
	datad => \U1|U1|ShiftRight0~20_combout\,
	combout => \U1|U1|reg~242_combout\);

-- Location: LCCOMB_X57_Y41_N22
\U1|U1|reg~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~244_combout\ = (\U1|U1|IR~14_combout\ & (((\U1|U1|RotateLeft0~29_combout\) # (\U1|U1|reg~242_combout\)))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|RotateLeft0~30_combout\ & ((!\U1|U1|reg~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~30_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~29_combout\,
	datad => \U1|U1|reg~242_combout\,
	combout => \U1|U1|reg~244_combout\);

-- Location: LCCOMB_X57_Y41_N20
\U1|U1|reg~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~243_combout\ = (\U1|U1|reg~242_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~35_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~36_combout\))))) # (!\U1|U1|reg~242_combout\ & (((\U1|U1|IR~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~35_combout\,
	datab => \U1|U1|reg~242_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|RotateRight0~36_combout\,
	combout => \U1|U1|reg~243_combout\);

-- Location: LCCOMB_X57_Y41_N16
\U1|U1|reg~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~245_combout\ = (\U1|U1|reg~244_combout\ & (((\U1|U1|reg~243_combout\)))) # (!\U1|U1|reg~244_combout\ & (\U1|U1|RotateRight0~33_combout\ & (\U1|U1|reg~242_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~33_combout\,
	datab => \U1|U1|reg~242_combout\,
	datac => \U1|U1|reg~244_combout\,
	datad => \U1|U1|reg~243_combout\,
	combout => \U1|U1|reg~245_combout\);

-- Location: LCCOMB_X57_Y41_N2
\U1|U1|reg~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~246_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~245_combout\) # ((!\U1|U1|reg~242_combout\ & \U1|U1|ShiftLeft0~18_combout\)))) # (!\U1|U1|reg~529_combout\ & (\U1|U1|reg~242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~242_combout\,
	datac => \U1|U1|ShiftLeft0~18_combout\,
	datad => \U1|U1|reg~245_combout\,
	combout => \U1|U1|reg~246_combout\);

-- Location: LCCOMB_X54_Y46_N30
\U1|U1|reg~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~248_combout\ = (\U1|U1|reg~247_combout\ & (((\U1|U1|reg[1][11]~24_combout\)) # (!\U1|U1|reg~530_combout\))) # (!\U1|U1|reg~247_combout\ & (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~247_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|reg[1][11]~24_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~248_combout\);

-- Location: FF_X55_Y46_N9
\U1|U1|reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][11]~24_combout\,
	asdata => \U1|U1|reg~248_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][11]~q\);

-- Location: LCCOMB_X55_Y46_N8
\U1|U1|reg[1][11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][11]~24_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][11]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~15_combout\,
	datac => \U1|U1|reg[1][11]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][11]~24_combout\);

-- Location: LCCOMB_X55_Y46_N0
\U1|U1|reg~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~251_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~532_combout\) # ((!\U1|U1|ShiftLeft1~16_combout\)))) # (!\U1|U1|reg~188_combout\ & (!\U1|U1|reg~532_combout\ & (\U1|U1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~251_combout\);

-- Location: LCCOMB_X54_Y46_N10
\U1|U1|reg~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~252_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~251_combout\ & (\U1|U1|reg[0][11]~26_combout\)) # (!\U1|U1|reg~251_combout\ & ((\U1|U1|reg~246_combout\))))) # (!\U1|U1|reg~532_combout\ & (((\U1|U1|reg~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg[0][11]~26_combout\,
	datac => \U1|U1|reg~251_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~252_combout\);

-- Location: FF_X47_Y43_N17
\U1|U1|reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][11]~26_combout\,
	asdata => \U1|U1|reg~252_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][11]~q\);

-- Location: LCCOMB_X47_Y43_N16
\U1|U1|reg[0][11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][11]~26_combout\ = (\U1|U1|reg~168_combout\ & ((\U1|U1|reg[0][11]~q\))) # (!\U1|U1|reg~168_combout\ & (\U1|U1|M2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~15_combout\,
	datac => \U1|U1|reg[0][11]~q\,
	datad => \U1|U1|reg~168_combout\,
	combout => \U1|U1|reg[0][11]~26_combout\);

-- Location: LCCOMB_X54_Y46_N18
\U1|U1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux5~0_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|reg[2][11]~25_combout\) # ((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (((!\U1|U1|IR~1_combout\ & \U1|U1|reg[0][11]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[2][11]~25_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[0][11]~26_combout\,
	combout => \U1|U1|Mux5~0_combout\);

-- Location: LCCOMB_X54_Y46_N12
\U1|U1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux5~1_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux5~0_combout\ & (\U1|U1|reg[3][11]~27_combout\)) # (!\U1|U1|Mux5~0_combout\ & ((\U1|U1|reg[1][11]~24_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][11]~27_combout\,
	datab => \U1|U1|reg[1][11]~24_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|Mux5~0_combout\,
	combout => \U1|U1|Mux5~1_combout\);

-- Location: LCCOMB_X57_Y43_N30
\U1|U1|vga_char[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|vga_char[11]~3_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|Mux5~3_combout\)) # (!\U1|U1|IR~0_combout\ & ((\U1|U1|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux5~3_combout\,
	datab => \U1|U1|IR~0_combout\,
	datad => \U1|U1|Mux5~1_combout\,
	combout => \U1|U1|vga_char[11]~3_combout\);

-- Location: LCCOMB_X56_Y48_N26
\U1|U1|M4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~46_combout\ = (\U1|U1|vga_char[11]~3_combout\ & (((\U1|U1|IR~5_combout\) # (!\U1|U1|IR~4_combout\)) # (!\U1|U1|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~4_combout\,
	datab => \U1|U1|vga_char[11]~3_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|M4~46_combout\);

-- Location: LCCOMB_X52_Y41_N30
\U1|U1|M4[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[11]~3_combout\ = (\U1|U1|Selector19~1_combout\ & ((\U1|U1|M4~46_combout\))) # (!\U1|U1|Selector19~1_combout\ & (\U1|U1|Mux22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux22~4_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|M4~46_combout\,
	combout => \U1|U1|M4[11]~3_combout\);

-- Location: FF_X52_Y41_N31
\U1|U1|M4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[11]~3_combout\,
	asdata => \U1|U1|X[11]~5_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(11));

-- Location: LCCOMB_X59_Y38_N6
\U1|U1|SP[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[11]~19_combout\ = !\U1|U1|Add2~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~22_combout\,
	combout => \U1|U1|SP[11]~19_combout\);

-- Location: FF_X59_Y38_N7
\U1|U1|SP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[11]~19_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(11));

-- Location: LCCOMB_X59_Y38_N24
\U1|U1|SP~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~11_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(11))) # (!\U1|U1|LoadSP~q\ & ((!\U1|U1|SP\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(11),
	datad => \U1|U1|SP\(11),
	combout => \U1|U1|SP~11_combout\);

-- Location: LCCOMB_X58_Y38_N22
\U1|U1|M4[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[10]~2_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~45_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux23~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4~45_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datad => \U1|U1|Mux23~4_combout\,
	combout => \U1|U1|M4[10]~2_combout\);

-- Location: FF_X58_Y38_N23
\U1|U1|M4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[10]~2_combout\,
	asdata => \U1|U1|X[10]~6_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(10));

-- Location: LCCOMB_X56_Y46_N28
\U1|U1|SP[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP[10]~18_combout\ = !\U1|U1|Add2~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|Add2~20_combout\,
	combout => \U1|U1|SP[10]~18_combout\);

-- Location: FF_X56_Y46_N29
\U1|U1|SP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|SP[10]~18_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|SP\(10));

-- Location: LCCOMB_X58_Y38_N28
\U1|U1|SP~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|SP~10_combout\ = (\U1|U1|LoadSP~q\ & (\U1|U1|M4\(10))) # (!\U1|U1|LoadSP~q\ & ((!\U1|U1|SP\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadSP~q\,
	datac => \U1|U1|M4\(10),
	datad => \U1|U1|SP\(10),
	combout => \U1|U1|SP~10_combout\);

-- Location: LCCOMB_X56_Y46_N30
\U1|U1|M2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~13_combout\ = (\U1|U1|M2~2_combout\ & (((\U1|U1|Add2~22_combout\) # (!\U1|U1|M2~1_combout\)))) # (!\U1|U1|M2~2_combout\ & (\U1|U1|M4\(11) & (\U1|U1|M2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M4\(11),
	datab => \U1|U1|M2~2_combout\,
	datac => \U1|U1|M2~1_combout\,
	datad => \U1|U1|Add2~22_combout\,
	combout => \U1|U1|M2~13_combout\);

-- Location: LCCOMB_X47_Y43_N28
\U1|U2|RESULT[11]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[11]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[11]~16_combout\)) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[11]$latch~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[11]~16_combout\,
	datab => \U1|U2|RESULT[11]$latch~combout\,
	datac => \KEY[0]~input_o\,
	datad => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	combout => \U1|U2|RESULT[11]$latch~combout\);

-- Location: LCCOMB_X47_Y43_N12
\U1|U1|M2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~14_combout\ = (\U1|U1|M2~13_combout\ & ((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\) # ((\U1|U1|M2~0_combout\)))) # (!\U1|U1|M2~13_combout\ & (((!\U1|U1|M2~0_combout\ & \U1|U2|RESULT[11]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	datab => \U1|U1|M2~13_combout\,
	datac => \U1|U1|M2~0_combout\,
	datad => \U1|U2|RESULT[11]$latch~combout\,
	combout => \U1|U1|M2~14_combout\);

-- Location: LCCOMB_X47_Y43_N18
\U1|U1|M2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~15_combout\ = (\U1|U1|M2~5_combout\ & ((\U1|U1|selM2\(2) & (\U1|U1|M2\(11))) # (!\U1|U1|selM2\(2) & ((\U1|U1|M2~14_combout\))))) # (!\U1|U1|M2~5_combout\ & (((\U1|U1|M2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~5_combout\,
	datab => \U1|U1|selM2\(2),
	datac => \U1|U1|M2\(11),
	datad => \U1|U1|M2~14_combout\,
	combout => \U1|U1|M2~15_combout\);

-- Location: LCCOMB_X55_Y46_N2
\U1|U1|reg~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~253_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~533_combout\) # ((!\U1|U1|ShiftLeft1~16_combout\)))) # (!\U1|U1|reg~191_combout\ & (!\U1|U1|reg~533_combout\ & (\U1|U1|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~191_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~253_combout\);

-- Location: LCCOMB_X54_Y46_N4
\U1|U1|reg~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~254_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~253_combout\ & ((\U1|U1|reg[3][11]~27_combout\))) # (!\U1|U1|reg~253_combout\ & (\U1|U1|reg~246_combout\)))) # (!\U1|U1|reg~533_combout\ & (((\U1|U1|reg~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~246_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|reg[3][11]~27_combout\,
	datad => \U1|U1|reg~253_combout\,
	combout => \U1|U1|reg~254_combout\);

-- Location: FF_X55_Y46_N21
\U1|U1|reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][11]~27_combout\,
	asdata => \U1|U1|reg~254_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][11]~q\);

-- Location: LCCOMB_X55_Y46_N20
\U1|U1|reg[3][11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][11]~27_combout\ = (\U1|U1|reg~169_combout\ & ((\U1|U1|reg[3][11]~q\))) # (!\U1|U1|reg~169_combout\ & (\U1|U1|M2~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~15_combout\,
	datac => \U1|U1|reg[3][11]~q\,
	datad => \U1|U1|reg~169_combout\,
	combout => \U1|U1|reg[3][11]~27_combout\);

-- Location: LCCOMB_X56_Y45_N16
\U1|U1|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux37~0_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\) # ((\U1|U1|reg[2][11]~25_combout\)))) # (!\U1|U1|IR~9_combout\ & (!\U1|U1|IR~8_combout\ & (\U1|U1|reg[0][11]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[0][11]~26_combout\,
	datad => \U1|U1|reg[2][11]~25_combout\,
	combout => \U1|U1|Mux37~0_combout\);

-- Location: LCCOMB_X56_Y45_N18
\U1|U1|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux37~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux37~0_combout\ & (\U1|U1|reg[3][11]~27_combout\)) # (!\U1|U1|Mux37~0_combout\ & ((\U1|U1|reg[1][11]~24_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[3][11]~27_combout\,
	datac => \U1|U1|reg[1][11]~24_combout\,
	datad => \U1|U1|Mux37~0_combout\,
	combout => \U1|U1|Mux37~1_combout\);

-- Location: LCCOMB_X56_Y45_N8
\U1|U1|X[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[11]~5_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux37~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux37~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux37~3_combout\,
	datab => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Mux37~1_combout\,
	combout => \U1|U1|X[11]~5_combout\);

-- Location: LCCOMB_X56_Y44_N6
\U1|U1|RotateRight0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~9_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|X[11]~5_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[10]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|X[10]~6_combout\,
	datad => \U1|U1|X[11]~5_combout\,
	combout => \U1|U1|RotateRight0~9_combout\);

-- Location: LCCOMB_X56_Y44_N8
\U1|U1|RotateRight0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~10_combout\ = (\U1|U1|RotateRight0~8_combout\) # ((\U1|U1|IR~12_combout\ & \U1|U1|RotateRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateRight0~8_combout\,
	datad => \U1|U1|RotateRight0~9_combout\,
	combout => \U1|U1|RotateRight0~10_combout\);

-- Location: LCCOMB_X58_Y39_N26
\U1|U1|reg~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~285_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~176_combout\)))) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|IR~14_combout\ & ((\U1|U1|reg~176_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|RotateRight0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateRight0~10_combout\,
	datad => \U1|U1|reg~176_combout\,
	combout => \U1|U1|reg~285_combout\);

-- Location: LCCOMB_X58_Y39_N0
\U1|U1|reg~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~284_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|ShiftRight0~13_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftRight0~13_combout\,
	datad => \U1|U1|RotateRight0~2_combout\,
	combout => \U1|U1|reg~284_combout\);

-- Location: LCCOMB_X58_Y39_N4
\U1|U1|reg~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~286_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~285_combout\)))) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|reg~285_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|reg~284_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg~285_combout\,
	datad => \U1|U1|reg~284_combout\,
	combout => \U1|U1|reg~286_combout\);

-- Location: LCCOMB_X54_Y43_N12
\U1|U1|RotateLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~33_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~6_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~6_combout\,
	datad => \U1|U1|ShiftLeft0~7_combout\,
	combout => \U1|U1|RotateLeft0~33_combout\);

-- Location: LCCOMB_X58_Y39_N6
\U1|U1|reg~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~283_combout\ = (\U1|U1|RotateLeft0~33_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~32_combout\,
	datad => \U1|U1|RotateLeft0~33_combout\,
	combout => \U1|U1|reg~283_combout\);

-- Location: LCCOMB_X58_Y39_N22
\U1|U1|reg~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~287_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~286_combout\ & (\U1|U1|RotateRight0~40_combout\)) # (!\U1|U1|reg~286_combout\ & ((\U1|U1|reg~283_combout\))))) # (!\U1|U1|reg~529_combout\ & (((\U1|U1|reg~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~40_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|reg~286_combout\,
	datad => \U1|U1|reg~283_combout\,
	combout => \U1|U1|reg~287_combout\);

-- Location: LCCOMB_X59_Y39_N10
\U1|U1|reg~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~290_combout\ = (\U1|U1|reg~185_combout\ & (\U1|U1|reg~531_combout\)) # (!\U1|U1|reg~185_combout\ & ((\U1|U1|reg~531_combout\ & ((\U1|U1|reg~287_combout\))) # (!\U1|U1|reg~531_combout\ & (\U1|U1|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~185_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|ShiftLeft0~30_combout\,
	datad => \U1|U1|reg~287_combout\,
	combout => \U1|U1|reg~290_combout\);

-- Location: LCCOMB_X59_Y39_N20
\U1|U1|reg~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~291_combout\ = (\U1|U1|reg~185_combout\ & ((\U1|U1|reg~290_combout\ & (\U1|U1|reg[2][4]~73_combout\)) # (!\U1|U1|reg~290_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~185_combout\ & (((\U1|U1|reg~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][4]~73_combout\,
	datab => \U1|U1|ShiftLeft1~33_combout\,
	datac => \U1|U1|reg~185_combout\,
	datad => \U1|U1|reg~290_combout\,
	combout => \U1|U1|reg~291_combout\);

-- Location: FF_X59_Y39_N25
\U1|U1|reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][4]~73_combout\,
	asdata => \U1|U1|reg~291_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][4]~q\);

-- Location: LCCOMB_X59_Y39_N24
\U1|U1|reg[2][4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][4]~73_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][4]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][4]~q\,
	datad => \U1|U1|M2~22_combout\,
	combout => \U1|U1|reg[2][4]~73_combout\);

-- Location: LCCOMB_X59_Y39_N30
\U1|U1|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux44~0_combout\ = (\U1|U1|IR~8_combout\ & (((\U1|U1|IR~9_combout\)))) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][4]~73_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][4]~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[2][4]~73_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg[0][4]~74_combout\,
	combout => \U1|U1|Mux44~0_combout\);

-- Location: LCCOMB_X59_Y39_N0
\U1|U1|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux44~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux44~0_combout\ & (\U1|U1|reg[3][4]~75_combout\)) # (!\U1|U1|Mux44~0_combout\ & ((\U1|U1|reg[1][4]~72_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][4]~75_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|Mux44~0_combout\,
	datad => \U1|U1|reg[1][4]~72_combout\,
	combout => \U1|U1|Mux44~1_combout\);

-- Location: LCCOMB_X58_Y39_N20
\U1|U1|reg~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~298_combout\ = (\U1|U1|reg~194_combout\ & (\U1|U1|reg~534_combout\)) # (!\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\ & (\U1|U1|reg~287_combout\)) # (!\U1|U1|reg~534_combout\ & ((\U1|U1|ShiftLeft0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg~534_combout\,
	datac => \U1|U1|reg~287_combout\,
	datad => \U1|U1|ShiftLeft0~30_combout\,
	combout => \U1|U1|reg~298_combout\);

-- Location: LCCOMB_X58_Y39_N30
\U1|U1|reg~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~299_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~298_combout\ & (\U1|U1|reg[6][4]~76_combout\)) # (!\U1|U1|reg~298_combout\ & ((\U1|U1|ShiftLeft1~33_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg[6][4]~76_combout\,
	datac => \U1|U1|ShiftLeft1~33_combout\,
	datad => \U1|U1|reg~298_combout\,
	combout => \U1|U1|reg~299_combout\);

-- Location: FF_X58_Y39_N3
\U1|U1|reg[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][4]~76_combout\,
	asdata => \U1|U1|reg~299_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][4]~q\);

-- Location: LCCOMB_X58_Y39_N2
\U1|U1|reg[6][4]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][4]~76_combout\ = (\U1|U1|reg~170_combout\ & ((\U1|U1|reg[6][4]~q\))) # (!\U1|U1|reg~170_combout\ & (\U1|U1|M2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~22_combout\,
	datac => \U1|U1|reg[6][4]~q\,
	datad => \U1|U1|reg~170_combout\,
	combout => \U1|U1|reg[6][4]~76_combout\);

-- Location: LCCOMB_X58_Y42_N14
\U1|U1|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux44~2_combout\ = (\U1|U1|IR~8_combout\ & (((\U1|U1|IR~9_combout\)))) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & ((\U1|U1|reg[6][4]~76_combout\))) # (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[4][4]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[4][4]~78_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg[6][4]~76_combout\,
	combout => \U1|U1|Mux44~2_combout\);

-- Location: LCCOMB_X58_Y42_N0
\U1|U1|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux44~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux44~2_combout\ & ((\U1|U1|reg[7][4]~79_combout\))) # (!\U1|U1|Mux44~2_combout\ & (\U1|U1|reg[5][4]~77_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[5][4]~77_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|Mux44~2_combout\,
	datad => \U1|U1|reg[7][4]~79_combout\,
	combout => \U1|U1|Mux44~3_combout\);

-- Location: LCCOMB_X58_Y44_N0
\U1|U1|X[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[4]~11_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux44~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux44~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|Mux44~1_combout\,
	datad => \U1|U1|Mux44~3_combout\,
	combout => \U1|U1|X[4]~11_combout\);

-- Location: LCCOMB_X58_Y44_N6
\U1|U1|ShiftLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~3_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|X[2]~13_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|X[4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|X[4]~11_combout\,
	datad => \U1|U1|X[2]~13_combout\,
	combout => \U1|U1|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X58_Y44_N16
\U1|U1|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~10_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|ShiftLeft0~3_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|ShiftLeft0~9_combout\,
	datad => \U1|U1|ShiftLeft0~3_combout\,
	combout => \U1|U1|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X55_Y44_N14
\U1|U1|RotateLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~45_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~10_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~10_combout\,
	datad => \U1|U1|ShiftLeft0~12_combout\,
	combout => \U1|U1|RotateLeft0~45_combout\);

-- Location: LCCOMB_X55_Y44_N16
\U1|U1|RotateLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~46_combout\ = (\U1|U1|RotateLeft0~45_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~45_combout\,
	datad => \U1|U1|RotateLeft0~12_combout\,
	combout => \U1|U1|RotateLeft0~46_combout\);

-- Location: LCCOMB_X54_Y44_N14
\U1|U1|ShiftRight0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight0~16_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|RotateRight0~16_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~19_combout\,
	datad => \U1|U1|RotateRight0~16_combout\,
	combout => \U1|U1|ShiftRight0~16_combout\);

-- Location: LCCOMB_X55_Y41_N14
\U1|U1|RotateRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~52_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|RotateRight0~21_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~21_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|ShiftRight0~16_combout\,
	combout => \U1|U1|RotateRight0~52_combout\);

-- Location: LCCOMB_X55_Y43_N2
\U1|U1|reg~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~429_combout\ = (\U1|U1|reg~176_combout\ & (\U1|U1|ShiftRight1~3_combout\)) # (!\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight1~3_combout\,
	datad => \U1|U1|ShiftRight0~14_combout\,
	combout => \U1|U1|reg~429_combout\);

-- Location: LCCOMB_X55_Y41_N4
\U1|U1|reg~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~430_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|reg~429_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateRight0~13_combout\,
	datad => \U1|U1|reg~429_combout\,
	combout => \U1|U1|reg~430_combout\);

-- Location: LCCOMB_X55_Y41_N8
\U1|U1|ShiftRight1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftRight1~22_combout\ = (\U1|U1|ShiftRight1~21_combout\ & (((!\U1|U1|RotateRight0~16_combout\) # (!\U1|U1|ShiftRight1~18_combout\)))) # (!\U1|U1|ShiftRight1~21_combout\ & (!\U1|U1|X[2]~13_combout\ & (\U1|U1|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight1~21_combout\,
	datab => \U1|U1|X[2]~13_combout\,
	datac => \U1|U1|ShiftRight1~18_combout\,
	datad => \U1|U1|RotateRight0~16_combout\,
	combout => \U1|U1|ShiftRight1~22_combout\);

-- Location: LCCOMB_X55_Y41_N10
\U1|U1|reg~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~431_combout\ = (\U1|U1|reg~529_combout\ & (\U1|U1|reg~176_combout\)) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|reg~176_combout\ & (!\U1|U1|ShiftRight1~22_combout\)) # (!\U1|U1|reg~176_combout\ & ((\U1|U1|ShiftRight0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|reg~176_combout\,
	datac => \U1|U1|ShiftRight1~22_combout\,
	datad => \U1|U1|ShiftRight0~16_combout\,
	combout => \U1|U1|reg~431_combout\);

-- Location: LCCOMB_X55_Y41_N12
\U1|U1|reg~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~432_combout\ = (\U1|U1|reg~529_combout\ & (((\U1|U1|reg~431_combout\)))) # (!\U1|U1|reg~529_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|reg~430_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|reg~431_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|reg~430_combout\,
	datad => \U1|U1|reg~431_combout\,
	combout => \U1|U1|reg~432_combout\);

-- Location: LCCOMB_X55_Y41_N24
\U1|U1|reg~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~433_combout\ = (\U1|U1|reg~529_combout\ & ((\U1|U1|reg~432_combout\ & ((\U1|U1|RotateRight0~52_combout\))) # (!\U1|U1|reg~432_combout\ & (\U1|U1|RotateLeft0~46_combout\)))) # (!\U1|U1|reg~529_combout\ & (((\U1|U1|reg~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~529_combout\,
	datab => \U1|U1|RotateLeft0~46_combout\,
	datac => \U1|U1|RotateRight0~52_combout\,
	datad => \U1|U1|reg~432_combout\,
	combout => \U1|U1|reg~433_combout\);

-- Location: LCCOMB_X60_Y46_N12
\U1|U1|reg~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~435_combout\ = (\U1|U1|reg~534_combout\ & ((\U1|U1|reg~434_combout\ & (\U1|U1|reg[6][1]~52_combout\)) # (!\U1|U1|reg~434_combout\ & ((\U1|U1|reg~433_combout\))))) # (!\U1|U1|reg~534_combout\ & (((\U1|U1|reg~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|reg[6][1]~52_combout\,
	datac => \U1|U1|reg~434_combout\,
	datad => \U1|U1|reg~433_combout\,
	combout => \U1|U1|reg~435_combout\);

-- Location: FF_X59_Y45_N9
\U1|U1|reg[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][1]~52_combout\,
	asdata => \U1|U1|reg~435_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][1]~q\);

-- Location: LCCOMB_X59_Y45_N8
\U1|U1|reg[6][1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][1]~52_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][1]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[6][1]~52_combout\);

-- Location: LCCOMB_X59_Y45_N6
\U1|U1|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux47~2_combout\ = (\U1|U1|IR~9_combout\ & (\U1|U1|IR~8_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\ & ((\U1|U1|reg[5][1]~53_combout\))) # (!\U1|U1|IR~8_combout\ & (\U1|U1|reg[4][1]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[4][1]~54_combout\,
	datad => \U1|U1|reg[5][1]~53_combout\,
	combout => \U1|U1|Mux47~2_combout\);

-- Location: LCCOMB_X59_Y45_N16
\U1|U1|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux47~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux47~2_combout\ & ((\U1|U1|reg[7][1]~55_combout\))) # (!\U1|U1|Mux47~2_combout\ & (\U1|U1|reg[6][1]~52_combout\)))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[6][1]~52_combout\,
	datac => \U1|U1|reg[7][1]~55_combout\,
	datad => \U1|U1|Mux47~2_combout\,
	combout => \U1|U1|Mux47~3_combout\);

-- Location: LCCOMB_X59_Y46_N2
\U1|U1|reg~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~446_combout\ = (\U1|U1|reg~532_combout\ & (\U1|U1|reg~188_combout\)) # (!\U1|U1|reg~532_combout\ & ((\U1|U1|ShiftRight0~26_combout\ & (\U1|U1|reg~188_combout\)) # (!\U1|U1|ShiftRight0~26_combout\ & ((\U1|U1|RotateLeft0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~188_combout\,
	datab => \U1|U1|reg~532_combout\,
	datac => \U1|U1|ShiftRight0~26_combout\,
	datad => \U1|U1|RotateLeft0~10_combout\,
	combout => \U1|U1|reg~446_combout\);

-- Location: LCCOMB_X59_Y46_N4
\U1|U1|reg~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~447_combout\ = (\U1|U1|reg~446_combout\ & ((\U1|U1|reg[0][1]~50_combout\) # ((!\U1|U1|reg~532_combout\)))) # (!\U1|U1|reg~446_combout\ & (((\U1|U1|reg~433_combout\ & \U1|U1|reg~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][1]~50_combout\,
	datab => \U1|U1|reg~446_combout\,
	datac => \U1|U1|reg~433_combout\,
	datad => \U1|U1|reg~532_combout\,
	combout => \U1|U1|reg~447_combout\);

-- Location: FF_X59_Y46_N21
\U1|U1|reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][1]~50_combout\,
	asdata => \U1|U1|reg~447_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][1]~q\);

-- Location: LCCOMB_X59_Y46_N20
\U1|U1|reg[0][1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][1]~50_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][1]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][1]~q\,
	datad => \U1|U1|M2~50_combout\,
	combout => \U1|U1|reg[0][1]~50_combout\);

-- Location: LCCOMB_X59_Y46_N18
\U1|U1|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux47~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][1]~49_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][1]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][1]~49_combout\,
	datad => \U1|U1|reg[0][1]~50_combout\,
	combout => \U1|U1|Mux47~0_combout\);

-- Location: LCCOMB_X59_Y47_N24
\U1|U1|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux47~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux47~0_combout\ & ((\U1|U1|reg[3][1]~51_combout\))) # (!\U1|U1|Mux47~0_combout\ & (\U1|U1|reg[1][1]~48_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[1][1]~48_combout\,
	datac => \U1|U1|reg[3][1]~51_combout\,
	datad => \U1|U1|Mux47~0_combout\,
	combout => \U1|U1|Mux47~1_combout\);

-- Location: LCCOMB_X59_Y47_N22
\U1|U1|X[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[1]~14_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux47~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux47~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|Mux47~3_combout\,
	datad => \U1|U1|Mux47~1_combout\,
	combout => \U1|U1|X[1]~14_combout\);

-- Location: LCCOMB_X58_Y43_N4
\U1|U1|RotateLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~10_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[0]~15_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[0]~15_combout\,
	datad => \U1|U1|X[1]~14_combout\,
	combout => \U1|U1|RotateLeft0~10_combout\);

-- Location: LCCOMB_X58_Y44_N20
\U1|U1|RotateLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~25_combout\ = (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~11_combout\ & ((\U1|U1|X[2]~13_combout\))) # (!\U1|U1|IR~11_combout\ & (\U1|U1|X[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|X[3]~12_combout\,
	datad => \U1|U1|X[2]~13_combout\,
	combout => \U1|U1|RotateLeft0~25_combout\);

-- Location: LCCOMB_X59_Y44_N28
\U1|U1|RotateLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~26_combout\ = (\U1|U1|RotateLeft0~25_combout\) # ((\U1|U1|IR~12_combout\ & \U1|U1|RotateLeft0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~10_combout\,
	datad => \U1|U1|RotateLeft0~25_combout\,
	combout => \U1|U1|RotateLeft0~26_combout\);

-- Location: LCCOMB_X61_Y43_N14
\U1|U1|reg~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~373_combout\ = (\U1|U1|reg~534_combout\ & (((\U1|U1|reg~194_combout\)))) # (!\U1|U1|reg~534_combout\ & ((\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|reg~194_combout\))) # (!\U1|U1|ShiftLeft1~32_combout\ & (\U1|U1|RotateLeft0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datac => \U1|U1|RotateLeft0~26_combout\,
	datad => \U1|U1|reg~194_combout\,
	combout => \U1|U1|reg~373_combout\);

-- Location: LCCOMB_X57_Y45_N4
\U1|U1|reg~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~374_combout\ = (\U1|U1|reg~534_combout\ & ((\U1|U1|reg~373_combout\ & (\U1|U1|reg[6][3]~68_combout\)) # (!\U1|U1|reg~373_combout\ & ((\U1|U1|reg~364_combout\))))) # (!\U1|U1|reg~534_combout\ & (((\U1|U1|reg~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|reg[6][3]~68_combout\,
	datac => \U1|U1|reg~373_combout\,
	datad => \U1|U1|reg~364_combout\,
	combout => \U1|U1|reg~374_combout\);

-- Location: FF_X57_Y45_N25
\U1|U1|reg[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][3]~68_combout\,
	asdata => \U1|U1|reg~374_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][3]~q\);

-- Location: LCCOMB_X57_Y45_N24
\U1|U1|reg[6][3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][3]~68_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][3]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][3]~q\,
	datad => \U1|U1|M2~38_combout\,
	combout => \U1|U1|reg[6][3]~68_combout\);

-- Location: LCCOMB_X57_Y45_N16
\U1|U1|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux45~2_combout\ = (\U1|U1|IR~9_combout\ & (\U1|U1|IR~8_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\ & (\U1|U1|reg[5][3]~69_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|reg[4][3]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[5][3]~69_combout\,
	datad => \U1|U1|reg[4][3]~70_combout\,
	combout => \U1|U1|Mux45~2_combout\);

-- Location: LCCOMB_X57_Y45_N18
\U1|U1|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux45~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux45~2_combout\ & ((\U1|U1|reg[7][3]~71_combout\))) # (!\U1|U1|Mux45~2_combout\ & (\U1|U1|reg[6][3]~68_combout\)))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[6][3]~68_combout\,
	datac => \U1|U1|reg[7][3]~71_combout\,
	datad => \U1|U1|Mux45~2_combout\,
	combout => \U1|U1|Mux45~3_combout\);

-- Location: LCCOMB_X58_Y44_N10
\U1|U1|X[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[3]~12_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux45~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux45~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux45~1_combout\,
	datab => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Mux45~3_combout\,
	combout => \U1|U1|X[3]~12_combout\);

-- Location: LCCOMB_X58_Y44_N30
\U1|U1|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~9_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|X[3]~12_combout\))) # (!\U1|U1|IR~12_combout\ & (\U1|U1|X[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[5]~10_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|X[3]~12_combout\,
	combout => \U1|U1|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X58_Y44_N18
\U1|U1|RotateLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~17_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|ShiftLeft0~9_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|RotateLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|ShiftLeft0~9_combout\,
	datad => \U1|U1|RotateLeft0~16_combout\,
	combout => \U1|U1|RotateLeft0~17_combout\);

-- Location: LCCOMB_X58_Y41_N10
\U1|U1|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~16_combout\ = (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|ShiftLeft0~15_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateLeft0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|ShiftLeft0~15_combout\,
	datac => \U1|U1|IR~14_combout\,
	datad => \U1|U1|RotateLeft0~15_combout\,
	combout => \U1|U1|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X58_Y41_N20
\U1|U1|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~17_combout\ = (\U1|U1|ShiftLeft0~16_combout\) # ((\U1|U1|IR~13_combout\ & (!\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|ShiftLeft0~16_combout\,
	combout => \U1|U1|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X57_Y46_N0
\U1|U1|reg~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~226_combout\ = (\U1|U1|reg~175_combout\ & (\U1|U1|reg~530_combout\)) # (!\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\ & ((\U1|U1|reg~225_combout\))) # (!\U1|U1|reg~530_combout\ & (\U1|U1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|ShiftLeft0~17_combout\,
	datad => \U1|U1|reg~225_combout\,
	combout => \U1|U1|reg~226_combout\);

-- Location: LCCOMB_X58_Y46_N22
\U1|U1|reg~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~227_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~226_combout\ & (\U1|U1|reg[1][10]~16_combout\)) # (!\U1|U1|reg~226_combout\ & ((!\U1|U1|ShiftLeft1~14_combout\))))) # (!\U1|U1|reg~175_combout\ & (((\U1|U1|reg~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][10]~16_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|reg~226_combout\,
	datad => \U1|U1|ShiftLeft1~14_combout\,
	combout => \U1|U1|reg~227_combout\);

-- Location: FF_X56_Y46_N25
\U1|U1|reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][10]~16_combout\,
	asdata => \U1|U1|reg~227_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][10]~q\);

-- Location: LCCOMB_X56_Y46_N24
\U1|U1|reg[1][10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][10]~16_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][10]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~12_combout\,
	datac => \U1|U1|reg[1][10]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][10]~16_combout\);

-- Location: LCCOMB_X56_Y44_N2
\U1|U1|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux38~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][10]~17_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][10]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][10]~17_combout\,
	datad => \U1|U1|reg[0][10]~18_combout\,
	combout => \U1|U1|Mux38~0_combout\);

-- Location: LCCOMB_X56_Y44_N4
\U1|U1|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux38~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux38~0_combout\ & (\U1|U1|reg[3][10]~19_combout\)) # (!\U1|U1|Mux38~0_combout\ & ((\U1|U1|reg[1][10]~16_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][10]~19_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[1][10]~16_combout\,
	datad => \U1|U1|Mux38~0_combout\,
	combout => \U1|U1|Mux38~1_combout\);

-- Location: LCCOMB_X57_Y46_N2
\U1|U1|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux38~2_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\) # ((\U1|U1|reg[6][10]~20_combout\)))) # (!\U1|U1|IR~9_combout\ & (!\U1|U1|IR~8_combout\ & ((\U1|U1|reg[4][10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[6][10]~20_combout\,
	datad => \U1|U1|reg[4][10]~22_combout\,
	combout => \U1|U1|Mux38~2_combout\);

-- Location: LCCOMB_X57_Y46_N28
\U1|U1|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux38~3_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux38~2_combout\ & (\U1|U1|reg[7][10]~23_combout\)) # (!\U1|U1|Mux38~2_combout\ & ((\U1|U1|reg[5][10]~21_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][10]~23_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[5][10]~21_combout\,
	datad => \U1|U1|Mux38~2_combout\,
	combout => \U1|U1|Mux38~3_combout\);

-- Location: LCCOMB_X56_Y44_N16
\U1|U1|X[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[10]~6_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux38~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux38~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux38~1_combout\,
	datad => \U1|U1|Mux38~3_combout\,
	combout => \U1|U1|X[10]~6_combout\);

-- Location: LCCOMB_X56_Y44_N10
\U1|U1|RotateLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~7_combout\ = (\U1|U1|IR~11_combout\ & (\U1|U1|X[10]~6_combout\)) # (!\U1|U1|IR~11_combout\ & ((\U1|U1|X[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datab => \U1|U1|X[10]~6_combout\,
	datad => \U1|U1|X[11]~5_combout\,
	combout => \U1|U1|RotateLeft0~7_combout\);

-- Location: LCCOMB_X55_Y44_N6
\U1|U1|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~13_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|RotateLeft0~7_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|RotateLeft0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|RotateLeft0~7_combout\,
	datad => \U1|U1|RotateLeft0~8_combout\,
	combout => \U1|U1|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X55_Y44_N18
\U1|U1|RotateLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~12_combout\ = (\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~13_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datac => \U1|U1|ShiftLeft0~13_combout\,
	datad => \U1|U1|RotateLeft0~11_combout\,
	combout => \U1|U1|RotateLeft0~12_combout\);

-- Location: LCCOMB_X54_Y42_N8
\U1|U1|RotateLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~13_combout\ = (\U1|U1|RotateLeft0~6_combout\) # ((\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|RotateLeft0~12_combout\,
	datad => \U1|U1|RotateLeft0~6_combout\,
	combout => \U1|U1|RotateLeft0~13_combout\);

-- Location: LCCOMB_X54_Y44_N8
\U1|U1|RotateRight0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~21_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|ShiftRight1~2_combout\) # (\U1|U1|RotateRight0~20_combout\)))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|RotateRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateRight0~13_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|ShiftRight1~2_combout\,
	datad => \U1|U1|RotateRight0~20_combout\,
	combout => \U1|U1|RotateRight0~21_combout\);

-- Location: LCCOMB_X54_Y44_N10
\U1|U1|RotateRight0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateRight0~22_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|ShiftRight0~16_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|RotateRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftRight0~16_combout\,
	datad => \U1|U1|RotateRight0~21_combout\,
	combout => \U1|U1|RotateRight0~22_combout\);

-- Location: LCCOMB_X54_Y42_N26
\U1|U1|reg~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~207_combout\ = (\U1|U1|reg~206_combout\ & (((\U1|U1|RotateRight0~22_combout\)) # (!\U1|U1|reg~529_combout\))) # (!\U1|U1|reg~206_combout\ & (\U1|U1|reg~529_combout\ & (\U1|U1|RotateLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~206_combout\,
	datab => \U1|U1|reg~529_combout\,
	datac => \U1|U1|RotateLeft0~13_combout\,
	datad => \U1|U1|RotateRight0~22_combout\,
	combout => \U1|U1|reg~207_combout\);

-- Location: LCCOMB_X55_Y42_N2
\U1|U1|reg~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~214_combout\ = (\U1|U1|reg~533_combout\ & (((\U1|U1|reg~191_combout\)))) # (!\U1|U1|reg~533_combout\ & ((\U1|U1|reg~191_combout\ & ((\U1|U1|ShiftLeft1~10_combout\))) # (!\U1|U1|reg~191_combout\ & (\U1|U1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~14_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|reg~191_combout\,
	datad => \U1|U1|ShiftLeft1~10_combout\,
	combout => \U1|U1|reg~214_combout\);

-- Location: LCCOMB_X55_Y42_N4
\U1|U1|reg~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~215_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~214_combout\ & (\U1|U1|reg[3][9]~11_combout\)) # (!\U1|U1|reg~214_combout\ & ((\U1|U1|reg~207_combout\))))) # (!\U1|U1|reg~533_combout\ & (((\U1|U1|reg~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][9]~11_combout\,
	datab => \U1|U1|reg~533_combout\,
	datac => \U1|U1|reg~207_combout\,
	datad => \U1|U1|reg~214_combout\,
	combout => \U1|U1|reg~215_combout\);

-- Location: FF_X55_Y42_N21
\U1|U1|reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][9]~11_combout\,
	asdata => \U1|U1|reg~215_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][9]~q\);

-- Location: LCCOMB_X55_Y42_N20
\U1|U1|reg[3][9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][9]~11_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][9]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][9]~q\,
	datad => \U1|U1|M2~9_combout\,
	combout => \U1|U1|reg[3][9]~11_combout\);

-- Location: LCCOMB_X55_Y42_N18
\U1|U1|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux39~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][9]~9_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][9]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][9]~9_combout\,
	datad => \U1|U1|reg[0][9]~10_combout\,
	combout => \U1|U1|Mux39~0_combout\);

-- Location: LCCOMB_X55_Y42_N28
\U1|U1|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux39~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux39~0_combout\ & (\U1|U1|reg[3][9]~11_combout\)) # (!\U1|U1|Mux39~0_combout\ & ((\U1|U1|reg[1][9]~8_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[3][9]~11_combout\,
	datac => \U1|U1|reg[1][9]~8_combout\,
	datad => \U1|U1|Mux39~0_combout\,
	combout => \U1|U1|Mux39~1_combout\);

-- Location: LCCOMB_X53_Y41_N8
\U1|U1|X[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[9]~7_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux39~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux39~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux39~3_combout\,
	datab => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Mux39~1_combout\,
	combout => \U1|U1|X[9]~7_combout\);

-- Location: LCCOMB_X53_Y41_N0
\U1|U1|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~11_combout\ = (!\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[7]~8_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[9]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[7]~8_combout\,
	datab => \U1|U1|IR~11_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|X[9]~7_combout\,
	combout => \U1|U1|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X55_Y44_N2
\U1|U1|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft0~12_combout\ = (\U1|U1|ShiftLeft0~11_combout\) # ((\U1|U1|IR~11_combout\ & \U1|U1|ShiftLeft0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|ShiftLeft0~5_combout\,
	datad => \U1|U1|ShiftLeft0~11_combout\,
	combout => \U1|U1|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X55_Y44_N4
\U1|U1|ShiftLeft1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~28_combout\ = (\U1|U1|ShiftLeft1~32_combout\ & ((\U1|U1|ShiftLeft1~17_combout\) # ((!\U1|U1|ShiftLeft0~12_combout\)))) # (!\U1|U1|ShiftLeft1~32_combout\ & (!\U1|U1|ShiftLeft1~17_combout\ & ((!\U1|U1|RotateLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~32_combout\,
	datab => \U1|U1|ShiftLeft1~17_combout\,
	datac => \U1|U1|ShiftLeft0~12_combout\,
	datad => \U1|U1|RotateLeft0~8_combout\,
	combout => \U1|U1|ShiftLeft1~28_combout\);

-- Location: LCCOMB_X55_Y44_N30
\U1|U1|ShiftLeft1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~29_combout\ = (\U1|U1|ShiftLeft1~17_combout\ & ((\U1|U1|ShiftLeft1~28_combout\ & ((!\U1|U1|ShiftLeft1~22_combout\))) # (!\U1|U1|ShiftLeft1~28_combout\ & (!\U1|U1|RotateLeft0~7_combout\)))) # (!\U1|U1|ShiftLeft1~17_combout\ & 
-- (((\U1|U1|ShiftLeft1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~7_combout\,
	datab => \U1|U1|ShiftLeft1~17_combout\,
	datac => \U1|U1|ShiftLeft1~28_combout\,
	datad => \U1|U1|ShiftLeft1~22_combout\,
	combout => \U1|U1|ShiftLeft1~29_combout\);

-- Location: LCCOMB_X53_Y42_N22
\U1|U1|reg~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~473_combout\ = (\U1|U1|reg~530_combout\ & (\U1|U1|reg~175_combout\)) # (!\U1|U1|reg~530_combout\ & ((\U1|U1|reg~175_combout\ & (!\U1|U1|ShiftLeft1~29_combout\)) # (!\U1|U1|reg~175_combout\ & ((\U1|U1|ShiftLeft0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg~175_combout\,
	datac => \U1|U1|ShiftLeft1~29_combout\,
	datad => \U1|U1|ShiftLeft0~29_combout\,
	combout => \U1|U1|reg~473_combout\);

-- Location: LCCOMB_X53_Y42_N16
\U1|U1|reg~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~474_combout\ = (\U1|U1|reg~530_combout\ & ((\U1|U1|reg~473_combout\ & (\U1|U1|reg[1][13]~104_combout\)) # (!\U1|U1|reg~473_combout\ & ((\U1|U1|reg~472_combout\))))) # (!\U1|U1|reg~530_combout\ & (((\U1|U1|reg~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~530_combout\,
	datab => \U1|U1|reg[1][13]~104_combout\,
	datac => \U1|U1|reg~473_combout\,
	datad => \U1|U1|reg~472_combout\,
	combout => \U1|U1|reg~474_combout\);

-- Location: FF_X54_Y42_N25
\U1|U1|reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][13]~104_combout\,
	asdata => \U1|U1|reg~474_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][13]~q\);

-- Location: LCCOMB_X54_Y42_N24
\U1|U1|reg[1][13]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][13]~104_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][13]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][13]~q\,
	datad => \U1|U1|M2~56_combout\,
	combout => \U1|U1|reg[1][13]~104_combout\);

-- Location: LCCOMB_X52_Y42_N18
\U1|U1|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux35~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][13]~105_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][13]~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][13]~105_combout\,
	datad => \U1|U1|reg[0][13]~106_combout\,
	combout => \U1|U1|Mux35~0_combout\);

-- Location: LCCOMB_X52_Y42_N4
\U1|U1|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux35~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux35~0_combout\ & (\U1|U1|reg[3][13]~107_combout\)) # (!\U1|U1|Mux35~0_combout\ & ((\U1|U1|reg[1][13]~104_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][13]~107_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[1][13]~104_combout\,
	datad => \U1|U1|Mux35~0_combout\,
	combout => \U1|U1|Mux35~1_combout\);

-- Location: LCCOMB_X52_Y42_N6
\U1|U1|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux35~2_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\) # ((\U1|U1|reg[5][13]~109_combout\)))) # (!\U1|U1|IR~8_combout\ & (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[4][13]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[4][13]~110_combout\,
	datad => \U1|U1|reg[5][13]~109_combout\,
	combout => \U1|U1|Mux35~2_combout\);

-- Location: LCCOMB_X52_Y42_N16
\U1|U1|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux35~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux35~2_combout\ & ((\U1|U1|reg[7][13]~111_combout\))) # (!\U1|U1|Mux35~2_combout\ & (\U1|U1|reg[6][13]~108_combout\)))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][13]~108_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[7][13]~111_combout\,
	datad => \U1|U1|Mux35~2_combout\,
	combout => \U1|U1|Mux35~3_combout\);

-- Location: LCCOMB_X52_Y42_N0
\U1|U1|X[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[13]~3_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux35~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux35~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux35~1_combout\,
	datad => \U1|U1|Mux35~3_combout\,
	combout => \U1|U1|X[13]~3_combout\);

-- Location: LCCOMB_X55_Y41_N18
\U1|U1|ShiftLeft1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~25_combout\ = (\U1|U1|ShiftRight0~27_combout\ & ((\U1|U1|ShiftRight1~18_combout\) # ((!\U1|U1|RotateLeft0~2_combout\)))) # (!\U1|U1|ShiftRight0~27_combout\ & (!\U1|U1|ShiftRight1~18_combout\ & ((!\U1|U1|X[14]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~27_combout\,
	datab => \U1|U1|ShiftRight1~18_combout\,
	datac => \U1|U1|RotateLeft0~2_combout\,
	datad => \U1|U1|X[14]~2_combout\,
	combout => \U1|U1|ShiftLeft1~25_combout\);

-- Location: LCCOMB_X55_Y41_N20
\U1|U1|ShiftLeft1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~26_combout\ = (\U1|U1|ShiftRight1~18_combout\ & ((\U1|U1|ShiftLeft1~25_combout\ & ((!\U1|U1|RotateLeft0~15_combout\))) # (!\U1|U1|ShiftLeft1~25_combout\ & (!\U1|U1|X[13]~3_combout\)))) # (!\U1|U1|ShiftRight1~18_combout\ & 
-- (((\U1|U1|ShiftLeft1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight1~18_combout\,
	datab => \U1|U1|X[13]~3_combout\,
	datac => \U1|U1|RotateLeft0~15_combout\,
	datad => \U1|U1|ShiftLeft1~25_combout\,
	combout => \U1|U1|ShiftLeft1~26_combout\);

-- Location: LCCOMB_X55_Y39_N20
\U1|U1|ShiftLeft1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~24_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & ((!\U1|U1|ShiftLeft1~13_combout\))) # (!\U1|U1|IR~13_combout\ & (!\U1|U1|RotateLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~17_combout\,
	datad => \U1|U1|ShiftLeft1~13_combout\,
	combout => \U1|U1|ShiftLeft1~24_combout\);

-- Location: LCCOMB_X55_Y39_N30
\U1|U1|ShiftLeft1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~27_combout\ = (\U1|U1|ShiftLeft1~24_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|ShiftLeft1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft1~26_combout\,
	datad => \U1|U1|ShiftLeft1~24_combout\,
	combout => \U1|U1|ShiftLeft1~27_combout\);

-- Location: LCCOMB_X56_Y38_N0
\U1|U1|reg~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~462_combout\ = (\U1|U1|reg~194_combout\ & (((\U1|U1|reg~534_combout\)))) # (!\U1|U1|reg~194_combout\ & ((\U1|U1|reg~534_combout\ & ((\U1|U1|reg~453_combout\))) # (!\U1|U1|reg~534_combout\ & (\U1|U1|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~27_combout\,
	datab => \U1|U1|reg~194_combout\,
	datac => \U1|U1|reg~534_combout\,
	datad => \U1|U1|reg~453_combout\,
	combout => \U1|U1|reg~462_combout\);

-- Location: LCCOMB_X56_Y38_N26
\U1|U1|reg~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~463_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~462_combout\ & (\U1|U1|reg[6][14]~116_combout\)) # (!\U1|U1|reg~462_combout\ & ((!\U1|U1|ShiftLeft1~27_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg[6][14]~116_combout\,
	datac => \U1|U1|ShiftLeft1~27_combout\,
	datad => \U1|U1|reg~462_combout\,
	combout => \U1|U1|reg~463_combout\);

-- Location: FF_X56_Y38_N17
\U1|U1|reg[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][14]~116_combout\,
	asdata => \U1|U1|reg~463_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][14]~q\);

-- Location: LCCOMB_X56_Y38_N16
\U1|U1|reg[6][14]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][14]~116_combout\ = (\U1|U1|reg~170_combout\ & ((\U1|U1|reg[6][14]~q\))) # (!\U1|U1|reg~170_combout\ & (\U1|U1|M2~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~53_combout\,
	datac => \U1|U1|reg[6][14]~q\,
	datad => \U1|U1|reg~170_combout\,
	combout => \U1|U1|reg[6][14]~116_combout\);

-- Location: LCCOMB_X54_Y38_N6
\U1|U1|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux34~2_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\) # ((\U1|U1|reg[5][14]~117_combout\)))) # (!\U1|U1|IR~8_combout\ & (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[4][14]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[5][14]~117_combout\,
	datad => \U1|U1|reg[4][14]~118_combout\,
	combout => \U1|U1|Mux34~2_combout\);

-- Location: LCCOMB_X54_Y38_N8
\U1|U1|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux34~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux34~2_combout\ & (\U1|U1|reg[7][14]~119_combout\)) # (!\U1|U1|Mux34~2_combout\ & ((\U1|U1|reg[6][14]~116_combout\))))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[7][14]~119_combout\,
	datab => \U1|U1|reg[6][14]~116_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|Mux34~2_combout\,
	combout => \U1|U1|Mux34~3_combout\);

-- Location: LCCOMB_X54_Y38_N26
\U1|U1|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux34~0_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|reg[2][14]~113_combout\) # ((\U1|U1|IR~8_combout\)))) # (!\U1|U1|IR~9_combout\ & (((!\U1|U1|IR~8_combout\ & \U1|U1|reg[0][14]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[2][14]~113_combout\,
	datac => \U1|U1|IR~8_combout\,
	datad => \U1|U1|reg[0][14]~114_combout\,
	combout => \U1|U1|Mux34~0_combout\);

-- Location: LCCOMB_X54_Y38_N28
\U1|U1|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux34~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux34~0_combout\ & (\U1|U1|reg[3][14]~115_combout\)) # (!\U1|U1|Mux34~0_combout\ & ((\U1|U1|reg[1][14]~112_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][14]~115_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|Mux34~0_combout\,
	datad => \U1|U1|reg[1][14]~112_combout\,
	combout => \U1|U1|Mux34~1_combout\);

-- Location: LCCOMB_X54_Y38_N24
\U1|U1|X[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[14]~2_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux34~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux34~3_combout\,
	datad => \U1|U1|Mux34~1_combout\,
	combout => \U1|U1|X[14]~2_combout\);

-- Location: LCCOMB_X55_Y41_N30
\U1|U1|ShiftLeft1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~30_combout\ = (\U1|U1|ShiftRight0~27_combout\ & ((\U1|U1|ShiftRight1~18_combout\) # ((!\U1|U1|RotateLeft0~8_combout\)))) # (!\U1|U1|ShiftRight0~27_combout\ & (!\U1|U1|ShiftRight1~18_combout\ & (!\U1|U1|X[15]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftRight0~27_combout\,
	datab => \U1|U1|ShiftRight1~18_combout\,
	datac => \U1|U1|X[15]~1_combout\,
	datad => \U1|U1|RotateLeft0~8_combout\,
	combout => \U1|U1|ShiftLeft1~30_combout\);

-- Location: LCCOMB_X54_Y40_N18
\U1|U1|ShiftLeft1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~31_combout\ = (\U1|U1|ShiftLeft1~30_combout\ & (((!\U1|U1|ShiftRight1~18_combout\)) # (!\U1|U1|RotateLeft0~28_combout\))) # (!\U1|U1|ShiftLeft1~30_combout\ & (((!\U1|U1|X[14]~2_combout\ & \U1|U1|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~28_combout\,
	datab => \U1|U1|X[14]~2_combout\,
	datac => \U1|U1|ShiftLeft1~30_combout\,
	datad => \U1|U1|ShiftRight1~18_combout\,
	combout => \U1|U1|ShiftLeft1~31_combout\);

-- Location: LCCOMB_X54_Y40_N20
\U1|U1|reg~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~498_combout\ = (\U1|U1|reg~496_combout\ & ((\U1|U1|IR~14_combout\ & (\U1|U1|ShiftLeft0~22_combout\)) # (!\U1|U1|IR~14_combout\ & ((!\U1|U1|ShiftLeft1~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft0~22_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|reg~496_combout\,
	datad => \U1|U1|ShiftLeft1~31_combout\,
	combout => \U1|U1|reg~498_combout\);

-- Location: LCCOMB_X55_Y40_N2
\U1|U1|reg~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~523_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~6_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~6_combout\,
	datac => \U1|U1|reg~498_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~523_combout\);

-- Location: LCCOMB_X55_Y40_N12
\U1|U1|reg~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~524_combout\ = (\U1|U1|reg~522_combout\) # ((\U1|U1|reg~521_combout\ & ((\U1|U1|reg~523_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~521_combout\,
	datab => \U1|U1|reg~522_combout\,
	datac => \U1|U1|reg~523_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~524_combout\);

-- Location: FF_X55_Y40_N27
\U1|U1|reg[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][15]~126_combout\,
	asdata => \U1|U1|reg~524_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][15]~q\);

-- Location: LCCOMB_X55_Y40_N26
\U1|U1|reg[4][15]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][15]~126_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][15]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][15]~q\,
	datad => \U1|U1|M2~59_combout\,
	combout => \U1|U1|reg[4][15]~126_combout\);

-- Location: LCCOMB_X56_Y40_N8
\U1|U1|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux17~2_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\) # ((\U1|U1|reg[5][15]~125_combout\)))) # (!\U1|U1|IR~8_combout\ & (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[4][15]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[4][15]~126_combout\,
	datad => \U1|U1|reg[5][15]~125_combout\,
	combout => \U1|U1|Mux17~2_combout\);

-- Location: LCCOMB_X56_Y40_N10
\U1|U1|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux17~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux17~2_combout\ & (\U1|U1|reg[7][15]~127_combout\)) # (!\U1|U1|Mux17~2_combout\ & ((\U1|U1|reg[6][15]~124_combout\))))) # (!\U1|U1|IR~9_combout\ & (\U1|U1|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Mux17~2_combout\,
	datac => \U1|U1|reg[7][15]~127_combout\,
	datad => \U1|U1|reg[6][15]~124_combout\,
	combout => \U1|U1|Mux17~3_combout\);

-- Location: LCCOMB_X56_Y40_N4
\U1|U1|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux17~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & ((\U1|U1|reg[2][15]~121_combout\))) # (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[0][15]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[0][15]~122_combout\,
	datad => \U1|U1|reg[2][15]~121_combout\,
	combout => \U1|U1|Mux17~0_combout\);

-- Location: LCCOMB_X58_Y40_N20
\U1|U1|reg~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~491_combout\ = (\U1|U1|reg[1][15]~120_combout\ & (((\U1|U1|reg~489_combout\ & !\U1|U1|Decoder0~0_combout\)) # (!\U1|U1|reg~490_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~490_combout\,
	datab => \U1|U1|reg~489_combout\,
	datac => \U1|U1|reg[1][15]~120_combout\,
	datad => \U1|U1|Decoder0~0_combout\,
	combout => \U1|U1|reg~491_combout\);

-- Location: LCCOMB_X58_Y40_N6
\U1|U1|reg~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~499_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~497_combout\) # ((\U1|U1|Decoder0~0_combout\ & \U1|U1|reg~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~0_combout\,
	datac => \U1|U1|reg~498_combout\,
	datad => \U1|U1|reg~497_combout\,
	combout => \U1|U1|reg~499_combout\);

-- Location: LCCOMB_X59_Y40_N16
\U1|U1|reg~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~500_combout\ = (\U1|U1|reg~491_combout\) # ((\U1|U1|reg~490_combout\ & ((\U1|U1|reg~499_combout\) # (\U1|U1|reg~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~490_combout\,
	datab => \U1|U1|reg~491_combout\,
	datac => \U1|U1|reg~499_combout\,
	datad => \U1|U1|reg~495_combout\,
	combout => \U1|U1|reg~500_combout\);

-- Location: FF_X57_Y39_N13
\U1|U1|reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][15]~120_combout\,
	asdata => \U1|U1|reg~500_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][15]~q\);

-- Location: LCCOMB_X57_Y39_N12
\U1|U1|reg[1][15]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][15]~120_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][15]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|M2~59_combout\,
	datac => \U1|U1|reg[1][15]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][15]~120_combout\);

-- Location: LCCOMB_X56_Y40_N22
\U1|U1|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux17~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux17~0_combout\ & (\U1|U1|reg[3][15]~123_combout\)) # (!\U1|U1|Mux17~0_combout\ & ((\U1|U1|reg[1][15]~120_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][15]~123_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|Mux17~0_combout\,
	datad => \U1|U1|reg[1][15]~120_combout\,
	combout => \U1|U1|Mux17~1_combout\);

-- Location: LCCOMB_X55_Y43_N24
\U1|U1|X[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[15]~1_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux17~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|Mux17~3_combout\,
	datad => \U1|U1|Mux17~1_combout\,
	combout => \U1|U1|X[15]~1_combout\);

-- Location: LCCOMB_X55_Y43_N10
\U1|U1|RotateLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~4_combout\ = (\U1|U1|IR~11_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|X[13]~3_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|X[15]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[13]~3_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~11_combout\,
	datad => \U1|U1|X[15]~1_combout\,
	combout => \U1|U1|RotateLeft0~4_combout\);

-- Location: LCCOMB_X54_Y43_N8
\U1|U1|RotateLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~5_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|ShiftLeft0~7_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|RotateLeft0~3_combout\) # ((\U1|U1|RotateLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RotateLeft0~3_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|RotateLeft0~4_combout\,
	datad => \U1|U1|ShiftLeft0~7_combout\,
	combout => \U1|U1|RotateLeft0~5_combout\);

-- Location: LCCOMB_X59_Y43_N2
\U1|U1|RotateLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RotateLeft0~44_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|ShiftLeft0~4_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|ShiftLeft0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|ShiftLeft0~4_combout\,
	datad => \U1|U1|ShiftLeft0~6_combout\,
	combout => \U1|U1|RotateLeft0~44_combout\);

-- Location: LCCOMB_X54_Y43_N14
\U1|U1|reg~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~405_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|RotateLeft0~44_combout\) # ((!\U1|U1|IR~14_combout\ & \U1|U1|RotateLeft0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|RotateLeft0~5_combout\,
	datad => \U1|U1|RotateLeft0~44_combout\,
	combout => \U1|U1|reg~405_combout\);

-- Location: LCCOMB_X53_Y45_N26
\U1|U1|reg~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~421_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~1_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~1_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg~404_combout\,
	datad => \U1|U1|reg~405_combout\,
	combout => \U1|U1|reg~421_combout\);

-- Location: LCCOMB_X53_Y45_N20
\U1|U1|reg~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~422_combout\ = (\U1|U1|reg~544_combout\) # ((\U1|U1|reg~420_combout\ & ((\U1|U1|reg~421_combout\) # (\U1|U1|reg~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~544_combout\,
	datab => \U1|U1|reg~420_combout\,
	datac => \U1|U1|reg~421_combout\,
	datad => \U1|U1|reg~402_combout\,
	combout => \U1|U1|reg~422_combout\);

-- Location: FF_X52_Y45_N27
\U1|U1|reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[2][0]~41_combout\,
	asdata => \U1|U1|reg~422_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[2][0]~q\);

-- Location: LCCOMB_X52_Y45_N26
\U1|U1|reg[2][0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[2][0]~41_combout\ = (\U1|U1|reg~167_combout\ & (\U1|U1|reg[2][0]~q\)) # (!\U1|U1|reg~167_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~167_combout\,
	datac => \U1|U1|reg[2][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[2][0]~41_combout\);

-- Location: LCCOMB_X53_Y45_N22
\U1|U1|reg~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~423_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Decoder0~2_combout\) # (\U1|U1|Equal28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Decoder0~2_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|Equal28~4_combout\,
	combout => \U1|U1|reg~423_combout\);

-- Location: LCCOMB_X53_Y45_N8
\U1|U1|reg~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~424_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~2_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~2_combout\,
	datac => \U1|U1|reg~404_combout\,
	datad => \U1|U1|reg~405_combout\,
	combout => \U1|U1|reg~424_combout\);

-- Location: LCCOMB_X53_Y45_N10
\U1|U1|reg~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~425_combout\ = (\U1|U1|reg~545_combout\) # ((\U1|U1|reg~423_combout\ & ((\U1|U1|reg~424_combout\) # (\U1|U1|reg~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~545_combout\,
	datab => \U1|U1|reg~423_combout\,
	datac => \U1|U1|reg~424_combout\,
	datad => \U1|U1|reg~402_combout\,
	combout => \U1|U1|reg~425_combout\);

-- Location: FF_X52_Y45_N29
\U1|U1|reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][0]~42_combout\,
	asdata => \U1|U1|reg~425_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][0]~q\);

-- Location: LCCOMB_X52_Y45_N28
\U1|U1|reg[0][0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][0]~42_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][0]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[0][0]~42_combout\);

-- Location: LCCOMB_X52_Y45_N10
\U1|U1|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux16~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg[2][0]~41_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg[0][0]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg[2][0]~41_combout\,
	datad => \U1|U1|reg[0][0]~42_combout\,
	combout => \U1|U1|Mux16~2_combout\);

-- Location: LCCOMB_X57_Y43_N22
\U1|U1|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux16~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux16~2_combout\ & ((\U1|U1|reg[3][0]~43_combout\))) # (!\U1|U1|Mux16~2_combout\ & (\U1|U1|reg[1][0]~40_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg[1][0]~40_combout\,
	datac => \U1|U1|reg[3][0]~43_combout\,
	datad => \U1|U1|Mux16~2_combout\,
	combout => \U1|U1|Mux16~3_combout\);

-- Location: LCCOMB_X49_Y37_N12
\U1|U1|M4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4~38_combout\ = (\U1|U1|process_0~5_combout\) # ((\U1|U1|IR~0_combout\ & ((\U1|U1|Mux16~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~0_combout\,
	datab => \U1|U1|process_0~5_combout\,
	datac => \U1|U1|Mux16~3_combout\,
	datad => \U1|U1|Mux16~1_combout\,
	combout => \U1|U1|M4~38_combout\);

-- Location: LCCOMB_X52_Y45_N24
\U1|U1|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux33~2_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\) # ((\U1|U1|reg[1][0]~40_combout\)))) # (!\U1|U1|IR~12_combout\ & (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[0][0]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[0][0]~42_combout\,
	datad => \U1|U1|reg[1][0]~40_combout\,
	combout => \U1|U1|Mux33~2_combout\);

-- Location: LCCOMB_X52_Y45_N18
\U1|U1|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux33~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux33~2_combout\ & ((\U1|U1|reg[3][0]~43_combout\))) # (!\U1|U1|Mux33~2_combout\ & (\U1|U1|reg[2][0]~41_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][0]~41_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[3][0]~43_combout\,
	datad => \U1|U1|Mux33~2_combout\,
	combout => \U1|U1|Mux33~3_combout\);

-- Location: LCCOMB_X53_Y46_N20
\U1|U1|reg~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~399_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Decoder0~4_combout\) # (\U1|U1|Equal28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Decoder0~4_combout\,
	datac => \U1|U1|Equal28~4_combout\,
	datad => \U1|U1|process_0~1_combout\,
	combout => \U1|U1|reg~399_combout\);

-- Location: LCCOMB_X53_Y46_N14
\U1|U1|reg~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~406_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~4_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~4_combout\,
	datac => \U1|U1|reg~405_combout\,
	datad => \U1|U1|reg~404_combout\,
	combout => \U1|U1|reg~406_combout\);

-- Location: LCCOMB_X53_Y39_N20
\U1|U1|reg~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~407_combout\ = (\U1|U1|reg~539_combout\) # ((\U1|U1|reg~399_combout\ & ((\U1|U1|reg~402_combout\) # (\U1|U1|reg~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~539_combout\,
	datab => \U1|U1|reg~402_combout\,
	datac => \U1|U1|reg~399_combout\,
	datad => \U1|U1|reg~406_combout\,
	combout => \U1|U1|reg~407_combout\);

-- Location: FF_X57_Y39_N25
\U1|U1|reg[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][0]~44_combout\,
	asdata => \U1|U1|reg~407_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][0]~q\);

-- Location: LCCOMB_X57_Y39_N24
\U1|U1|reg[6][0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][0]~44_combout\ = (\U1|U1|reg~170_combout\ & (\U1|U1|reg[6][0]~q\)) # (!\U1|U1|reg~170_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~170_combout\,
	datac => \U1|U1|reg[6][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[6][0]~44_combout\);

-- Location: LCCOMB_X56_Y40_N30
\U1|U1|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux33~0_combout\ = (\U1|U1|IR~12_combout\ & (((\U1|U1|IR~13_combout\)))) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & ((\U1|U1|reg[6][0]~44_combout\))) # (!\U1|U1|IR~13_combout\ & (\U1|U1|reg[4][0]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[4][0]~46_combout\,
	datab => \U1|U1|IR~12_combout\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U1|U1|reg[6][0]~44_combout\,
	combout => \U1|U1|Mux33~0_combout\);

-- Location: LCCOMB_X53_Y46_N2
\U1|U1|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux33~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux33~0_combout\ & (\U1|U1|reg[7][0]~47_combout\)) # (!\U1|U1|Mux33~0_combout\ & ((\U1|U1|reg[5][0]~45_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[7][0]~47_combout\,
	datac => \U1|U1|Mux33~0_combout\,
	datad => \U1|U1|reg[5][0]~45_combout\,
	combout => \U1|U1|Mux33~1_combout\);

-- Location: LCCOMB_X49_Y37_N22
\U1|U1|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux33~4_combout\ = (\U1|U1|IR~14_combout\ & ((\U1|U1|Mux33~1_combout\))) # (!\U1|U1|IR~14_combout\ & (\U1|U1|Mux33~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~14_combout\,
	datac => \U1|U1|Mux33~3_combout\,
	datad => \U1|U1|Mux33~1_combout\,
	combout => \U1|U1|Mux33~4_combout\);

-- Location: LCCOMB_X58_Y38_N10
\U1|U1|M4[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[0]~5_combout\ = (\U1|U1|Selector19~1_combout\ & (\U1|U1|M4~38_combout\)) # (!\U1|U1|Selector19~1_combout\ & ((\U1|U1|Mux33~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~1_combout\,
	datab => \U1|U1|M4~38_combout\,
	datad => \U1|U1|Mux33~4_combout\,
	combout => \U1|U1|M4[0]~5_combout\);

-- Location: FF_X58_Y38_N11
\U1|U1|M4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|M4[0]~5_combout\,
	asdata => \U1|U1|X[0]~15_combout\,
	sload => \U1|U1|M4[15]~26_combout\,
	ena => \U1|U1|M4[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|M4\(0));

-- Location: LCCOMB_X55_Y36_N28
\U3|U2|bin_digit~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U3|U2|bin_digit~10_combout\ = (\U3|U2|Mux7~11_combout\) # ((\U3|U1|scan_code\(7)) # (\U3|U2|cc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U3|U2|Mux7~11_combout\,
	datab => \U3|U1|scan_code\(7),
	datad => \U3|U2|cc\(1),
	combout => \U3|U2|bin_digit~10_combout\);

-- Location: FF_X55_Y36_N29
\U3|U2|bin_digit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U3|U2|f3~clkctrl_outclk\,
	d => \U3|U2|bin_digit~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U3|U2|bin_digit\(0));

-- Location: FF_X48_Y40_N11
\U1|U1|TECLADO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U3|U2|bin_digit\(0),
	sload => VCC,
	ena => \U1|U1|TECLADO[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|TECLADO\(0));

-- Location: LCCOMB_X48_Y40_N30
\U1|U2|RESULT[0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[0]~44_combout\ = (\U1|U2|RESULT[15]~2_combout\ & (((\U1|U1|X\(0))))) # (!\U1|U2|RESULT[15]~2_combout\ & (\U1|U2|RESULT[0]~43_combout\ & ((!\U1|U2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[0]~43_combout\,
	datab => \U1|U2|RESULT[15]~2_combout\,
	datac => \U1|U1|X\(0),
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U2|RESULT[0]~44_combout\);

-- Location: LCCOMB_X49_Y39_N10
\U1|U2|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux15~1_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~21_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~0_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~21_combout\,
	combout => \U1|U2|Mux15~1_combout\);

-- Location: LCCOMB_X49_Y43_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\);

-- Location: LCCOMB_X49_Y43_N18
\U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\);

-- Location: LCCOMB_X49_Y43_N12
\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datad => \U1|U2|Equal1~0_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\);

-- Location: LCCOMB_X49_Y43_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\);

-- Location: LCCOMB_X49_Y45_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\);

-- Location: LCCOMB_X53_Y43_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\);

-- Location: LCCOMB_X52_Y43_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\);

-- Location: LCCOMB_X53_Y43_N20
\U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U1|X\(4))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # (!\U1|U2|Equal1~0_combout\ & (\U1|U1|X\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(4),
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\);

-- Location: LCCOMB_X48_Y43_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(3) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(3)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\U1|U1|X\(3)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(3),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X48_Y43_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))))) # 
-- (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X48_Y43_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X48_Y43_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))))) # 
-- (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X49_Y43_N10
\U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\);

-- Location: LCCOMB_X48_Y43_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\U1|U1|Y[12]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X48_Y43_N28
\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X49_Y43_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datac => \U1|U2|Equal1~11_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\);

-- Location: LCCOMB_X49_Y43_N20
\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\);

-- Location: LCCOMB_X49_Y43_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))) # (!\U1|U2|Equal1~0_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\);

-- Location: LCCOMB_X49_Y43_N6
\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\);

-- Location: LCCOMB_X49_Y45_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\);

-- Location: LCCOMB_X49_Y42_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ = (\U1|U2|Equal1~9_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\)) 
-- # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))) # (!\U1|U2|Equal1~9_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\,
	datab => \U1|U2|Equal1~9_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\);

-- Location: LCCOMB_X50_Y43_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\)))) # 
-- (!\U1|U2|Equal1~10_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\);

-- Location: LCCOMB_X53_Y43_N16
\U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\);

-- Location: LCCOMB_X49_Y45_N16
\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\);

-- Location: LCCOMB_X49_Y45_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U1|X\(3)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~11_combout\ & (((\U1|U1|X\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~11_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \U1|U1|X\(3),
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\);

-- Location: LCCOMB_X48_Y45_N0
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(2) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(2)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\U1|U1|X\(2)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(2),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X48_Y45_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))))) # 
-- (!\U1|U1|Y[1]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X48_Y45_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X48_Y45_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ $ (\U1|U1|Y[4]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\) # 
-- (!\U1|U1|Y[4]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ & (!\U1|U1|Y[4]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\,
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X48_Y45_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X48_Y45_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & (\U1|U1|Y[9]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & ((\U1|U1|Y[9]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\,
	datab => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X48_Y45_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\U1|U1|Y[10]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\U1|U1|Y[10]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\U1|U1|Y[10]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X48_Y45_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))))) # 
-- (!\U1|U1|Y[11]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X48_Y45_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & (\U1|U1|Y[13]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & ((\U1|U1|Y[13]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\,
	datab => \U1|U1|Y[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X49_Y43_N26
\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # 
-- (!\U1|U2|Equal1~11_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\);

-- Location: LCCOMB_X48_Y45_N28
\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X47_Y45_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\);

-- Location: LCCOMB_X47_Y45_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\);

-- Location: LCCOMB_X49_Y45_N18
\U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\);

-- Location: LCCOMB_X49_Y45_N14
\U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\);

-- Location: LCCOMB_X49_Y43_N24
\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ = (\U1|U2|Equal1~10_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\U1|U1|X\(5)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))) # (!\U1|U2|Equal1~10_combout\ & (((\U1|U1|X\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datab => \U1|U2|Equal1~10_combout\,
	datac => \U1|U1|X\(5),
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\);

-- Location: LCCOMB_X52_Y43_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ = (\U1|U2|Equal1~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\)))) # 
-- (!\U1|U2|Equal1~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\);

-- Location: LCCOMB_X48_Y43_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\);

-- Location: LCCOMB_X48_Y45_N30
\U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\);

-- Location: LCCOMB_X47_Y45_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U1|X\(2))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))) # (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & 
-- (\U1|U1|X\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(2),
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\);

-- Location: LCCOMB_X46_Y45_N0
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\U1|U1|Y[0]~_Duplicate_1_q\ & (\U1|U1|X\(1) $ (VCC))) # (!\U1|U1|Y[0]~_Duplicate_1_q\ & ((\U1|U1|X\(1)) # (GND)))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\U1|U1|X\(1)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|X\(1),
	datad => VCC,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X46_Y45_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ $ (\U1|U1|Y[2]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X46_Y45_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & (\U1|U1|Y[3]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & ((\U1|U1|Y[3]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\,
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X46_Y45_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND))) # (!\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X46_Y45_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ $ (\U1|U1|Y[8]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X46_Y45_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ $ (\U1|U1|Y[10]~_Duplicate_1_q\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X46_Y45_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\U1|U1|Y[12]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X46_Y45_N28
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\U1|U1|Y[14]~_Duplicate_1_q\ $ (\U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ $ 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\U1|U1|Y[14]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # (!\U1|U1|Y[14]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[14]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X46_Y45_N30
\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X45_Y44_N18
\U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\);

-- Location: LCCOMB_X45_Y44_N20
\U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\);

-- Location: LCCOMB_X49_Y45_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\);

-- Location: LCCOMB_X45_Y44_N24
\U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\);

-- Location: LCCOMB_X49_Y45_N24
\U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\);

-- Location: LCCOMB_X45_Y44_N28
\U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\);

-- Location: LCCOMB_X49_Y45_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ = (\U1|U2|Equal1~11_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\)))) # 
-- (!\U1|U2|Equal1~11_combout\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datab => \U1|U2|Equal1~11_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\);

-- Location: LCCOMB_X49_Y45_N12
\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\);

-- Location: LCCOMB_X45_Y45_N4
\U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (((\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\)))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\))) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\);

-- Location: LCCOMB_X49_Y45_N22
\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\);

-- Location: LCCOMB_X45_Y45_N0
\U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\);

-- Location: LCCOMB_X45_Y45_N8
\U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\);

-- Location: LCCOMB_X45_Y45_N2
\U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\);

-- Location: LCCOMB_X45_Y45_N14
\U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\ = (\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U1|X\(1))) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U1|X\(1))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(1),
	datab => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U1|Y[15]~_Duplicate_1_q\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\);

-- Location: LCCOMB_X45_Y45_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\U1|U1|X\(0)) # (!\U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(0),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X45_Y45_N18
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\U1|U1|Y[1]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\))) # (!\U1|U1|Y[1]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[1]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X45_Y45_N20
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\) # 
-- (!\U1|U1|Y[2]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X45_Y45_N22
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\U1|U1|Y[3]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\))) # (!\U1|U1|Y[3]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[3]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X45_Y45_N24
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)) # (!\U1|U1|Y[4]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X45_Y45_N26
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ & (\U1|U1|Y[5]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ & ((\U1|U1|Y[5]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\,
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X45_Y45_N28
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & ((\U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X45_Y45_N30
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ & (\U1|U1|Y[7]~_Duplicate_1_q\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ & ((\U1|U1|Y[7]~_Duplicate_1_q\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\,
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X45_Y44_N0
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\) # 
-- (!\U1|U1|Y[8]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ & (!\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\,
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X45_Y44_N2
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\))) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X45_Y44_N4
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\) # 
-- (!\U1|U1|Y[10]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ & (!\U1|U1|Y[10]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\,
	datab => \U1|U1|Y[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X45_Y44_N6
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\U1|U1|Y[11]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X45_Y44_N8
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\) # 
-- (!\U1|U1|Y[12]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ & (!\U1|U1|Y[12]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\,
	datab => \U1|U1|Y[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X45_Y44_N10
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\U1|U1|Y[13]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\))) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X45_Y44_N12
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\) # 
-- (!\U1|U1|Y[14]~_Duplicate_1_q\))) # (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ & (!\U1|U1|Y[14]~_Duplicate_1_q\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\,
	datab => \U1|U1|Y[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X45_Y44_N14
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\U1|U1|Y[15]~_Duplicate_1_q\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\) # 
-- (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\))) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & (!\U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\,
	datad => VCC,
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X45_Y44_N16
\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X48_Y40_N26
\U1|U2|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux15~2_combout\ = (\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux15~1_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~dataout\)) # (!\U1|U2|Mux15~1_combout\ & ((!\U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\))))) # 
-- (!\U1|U2|Mux0~10_combout\ & (((\U1|U2|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~dataout\,
	datac => \U1|U2|Mux15~1_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux15~2_combout\);

-- Location: LCCOMB_X48_Y40_N0
\U1|U2|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux15~0_combout\ = (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U1|X\(0))) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U1|X\(0),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux15~0_combout\);

-- Location: LCCOMB_X48_Y40_N4
\U1|U2|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux15~3_combout\ = (\U1|U2|Mux15~0_combout\) # ((!\U1|U1|OP\(2) & \U1|U2|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mux15~2_combout\,
	datad => \U1|U2|Mux15~0_combout\,
	combout => \U1|U2|Mux15~3_combout\);

-- Location: LCCOMB_X48_Y40_N14
\U1|U2|RESULT[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[0]~45_combout\ = (\U1|U2|RESULT[0]~44_combout\) # ((\U1|U2|RESULT[12]~5_combout\ & \U1|U2|Mux15~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U2|RESULT[12]~5_combout\,
	datac => \U1|U2|RESULT[0]~44_combout\,
	datad => \U1|U2|Mux15~3_combout\,
	combout => \U1|U2|RESULT[0]~45_combout\);

-- Location: LCCOMB_X48_Y40_N22
\U1|U2|RESULT[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|RESULT[0]$latch~combout\ = (\KEY[0]~input_o\ & ((GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & ((\U1|U2|RESULT[0]~45_combout\))) # (!GLOBAL(\U1|U2|RESULT[14]~7clkctrl_outclk\) & (\U1|U2|RESULT[0]$latch~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|RESULT[0]$latch~combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|RESULT[14]~7clkctrl_outclk\,
	datad => \U1|U2|RESULT[0]~45_combout\,
	combout => \U1|U2|RESULT[0]$latch~combout\);

-- Location: LCCOMB_X48_Y40_N16
\U1|U1|M2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~44_combout\ = (\U1|U1|selM2\(1) & (!\U1|U1|selM2\(0))) # (!\U1|U1|selM2\(1) & ((\U1|U1|selM2\(0) & (\U1|U2|RESULT[0]$latch~combout\)) # (!\U1|U1|selM2\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|selM2\(0),
	datac => \U1|U2|RESULT[0]$latch~combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	combout => \U1|U1|M2~44_combout\);

-- Location: LCCOMB_X48_Y40_N10
\U1|U1|M2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~45_combout\ = (\U1|U1|selM2\(1) & ((\U1|U1|M2~44_combout\ & ((\U1|U1|TECLADO\(0)))) # (!\U1|U1|M2~44_combout\ & (\U1|U1|M4\(0))))) # (!\U1|U1|selM2\(1) & (((\U1|U1|M2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(1),
	datab => \U1|U1|M4\(0),
	datac => \U1|U1|TECLADO\(0),
	datad => \U1|U1|M2~44_combout\,
	combout => \U1|U1|M2~45_combout\);

-- Location: LCCOMB_X52_Y45_N16
\U1|U1|M2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M2~46_combout\ = (\U1|U1|M2~43_combout\) # ((!\U1|U1|selM2\(2) & \U1|U1|M2~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM2\(2),
	datac => \U1|U1|M2~43_combout\,
	datad => \U1|U1|M2~45_combout\,
	combout => \U1|U1|M2~46_combout\);

-- Location: LCCOMB_X53_Y45_N14
\U1|U1|reg~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~417_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Decoder0~0_combout\) # (\U1|U1|Equal28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|Decoder0~0_combout\,
	datad => \U1|U1|Equal28~4_combout\,
	combout => \U1|U1|reg~417_combout\);

-- Location: LCCOMB_X52_Y45_N12
\U1|U1|reg~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~418_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~0_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~0_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg~404_combout\,
	datad => \U1|U1|reg~405_combout\,
	combout => \U1|U1|reg~418_combout\);

-- Location: LCCOMB_X52_Y45_N30
\U1|U1|reg~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~419_combout\ = (\U1|U1|reg~543_combout\) # ((\U1|U1|reg~417_combout\ & ((\U1|U1|reg~402_combout\) # (\U1|U1|reg~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~543_combout\,
	datab => \U1|U1|reg~417_combout\,
	datac => \U1|U1|reg~402_combout\,
	datad => \U1|U1|reg~418_combout\,
	combout => \U1|U1|reg~419_combout\);

-- Location: FF_X52_Y45_N1
\U1|U1|reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][0]~40_combout\,
	asdata => \U1|U1|reg~419_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][0]~q\);

-- Location: LCCOMB_X52_Y45_N0
\U1|U1|reg[1][0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][0]~40_combout\ = (\U1|U1|reg~166_combout\ & ((\U1|U1|reg[1][0]~q\))) # (!\U1|U1|reg~166_combout\ & (\U1|U1|M2~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~46_combout\,
	datac => \U1|U1|reg[1][0]~q\,
	datad => \U1|U1|reg~166_combout\,
	combout => \U1|U1|reg[1][0]~40_combout\);

-- Location: LCCOMB_X52_Y45_N20
\U1|U1|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux48~0_combout\ = (\U1|U1|IR~8_combout\ & (\U1|U1|IR~9_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & (\U1|U1|reg[2][0]~41_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg[0][0]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[2][0]~41_combout\,
	datad => \U1|U1|reg[0][0]~42_combout\,
	combout => \U1|U1|Mux48~0_combout\);

-- Location: LCCOMB_X52_Y45_N6
\U1|U1|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux48~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux48~0_combout\ & ((\U1|U1|reg[3][0]~43_combout\))) # (!\U1|U1|Mux48~0_combout\ & (\U1|U1|reg[1][0]~40_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[1][0]~40_combout\,
	datac => \U1|U1|reg[3][0]~43_combout\,
	datad => \U1|U1|Mux48~0_combout\,
	combout => \U1|U1|Mux48~1_combout\);

-- Location: LCCOMB_X53_Y46_N6
\U1|U1|reg~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~411_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Equal28~4_combout\) # (\U1|U1|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal28~4_combout\,
	datab => \U1|U1|Decoder0~6_combout\,
	datac => \U1|U1|process_0~0_combout\,
	datad => \U1|U1|process_0~1_combout\,
	combout => \U1|U1|reg~411_combout\);

-- Location: LCCOMB_X53_Y46_N24
\U1|U1|reg~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~412_combout\ = (!\U1|U1|IR~9_combout\ & ((\U1|U1|reg~404_combout\) # ((\U1|U1|Decoder0~6_combout\ & \U1|U1|reg~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|Decoder0~6_combout\,
	datac => \U1|U1|reg~405_combout\,
	datad => \U1|U1|reg~404_combout\,
	combout => \U1|U1|reg~412_combout\);

-- Location: LCCOMB_X53_Y39_N30
\U1|U1|reg~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~413_combout\ = (\U1|U1|reg~541_combout\) # ((\U1|U1|reg~411_combout\ & ((\U1|U1|reg~402_combout\) # (\U1|U1|reg~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~541_combout\,
	datab => \U1|U1|reg~402_combout\,
	datac => \U1|U1|reg~411_combout\,
	datad => \U1|U1|reg~412_combout\,
	combout => \U1|U1|reg~413_combout\);

-- Location: FF_X53_Y46_N19
\U1|U1|reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[4][0]~46_combout\,
	asdata => \U1|U1|reg~413_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[4][0]~q\);

-- Location: LCCOMB_X53_Y46_N18
\U1|U1|reg[4][0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[4][0]~46_combout\ = (\U1|U1|reg~172_combout\ & (\U1|U1|reg[4][0]~q\)) # (!\U1|U1|reg~172_combout\ & ((\U1|U1|M2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~172_combout\,
	datac => \U1|U1|reg[4][0]~q\,
	datad => \U1|U1|M2~46_combout\,
	combout => \U1|U1|reg[4][0]~46_combout\);

-- Location: LCCOMB_X53_Y46_N16
\U1|U1|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux48~2_combout\ = (\U1|U1|IR~9_combout\ & (\U1|U1|IR~8_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\ & (\U1|U1|reg[5][0]~45_combout\)) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|reg[4][0]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[5][0]~45_combout\,
	datad => \U1|U1|reg[4][0]~46_combout\,
	combout => \U1|U1|Mux48~2_combout\);

-- Location: LCCOMB_X58_Y43_N10
\U1|U1|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux48~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux48~2_combout\ & ((\U1|U1|reg[7][0]~47_combout\))) # (!\U1|U1|Mux48~2_combout\ & (\U1|U1|reg[6][0]~44_combout\)))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][0]~44_combout\,
	datab => \U1|U1|IR~9_combout\,
	datac => \U1|U1|reg[7][0]~47_combout\,
	datad => \U1|U1|Mux48~2_combout\,
	combout => \U1|U1|Mux48~3_combout\);

-- Location: LCCOMB_X58_Y43_N8
\U1|U1|X[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[0]~15_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux48~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux48~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datac => \U1|U1|Mux48~1_combout\,
	datad => \U1|U1|Mux48~3_combout\,
	combout => \U1|U1|X[0]~15_combout\);

-- Location: LCCOMB_X49_Y37_N14
\U1|U1|X[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[0]~feeder_combout\ = \U1|U1|X[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|X[0]~feeder_combout\);

-- Location: FF_X49_Y37_N15
\U1|U1|X[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[0]~feeder_combout\,
	asdata => \U1|U1|Mux16~4_combout\,
	sload => \U1|U1|Selector19~10_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|X\(0));

-- Location: LCCOMB_X43_Y41_N8
\U1|U2|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan1~0_combout\ = (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT20\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT17\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT25\) # (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT24\,
	combout => \U1|U2|LessThan1~0_combout\);

-- Location: LCCOMB_X45_Y36_N0
\U1|U2|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan1~2_combout\ = (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT31\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT28\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT21\) # (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT19\,
	combout => \U1|U2|LessThan1~2_combout\);

-- Location: LCCOMB_X43_Y38_N24
\U1|U2|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan1~1_combout\ = (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT26\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT27\) # ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT18\) # (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT16\,
	combout => \U1|U2|LessThan1~1_combout\);

-- Location: LCCOMB_X49_Y40_N8
\U1|U2|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan1~4_combout\ = (\U1|U2|LessThan1~3_combout\) # ((\U1|U2|LessThan1~0_combout\) # ((\U1|U2|LessThan1~2_combout\) # (\U1|U2|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|LessThan1~3_combout\,
	datab => \U1|U2|LessThan1~0_combout\,
	datac => \U1|U2|LessThan1~2_combout\,
	datad => \U1|U2|LessThan1~1_combout\,
	combout => \U1|U2|LessThan1~4_combout\);

-- Location: LCCOMB_X49_Y40_N2
\U1|U1|FR[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[5]~55_combout\ = (\U1|U2|auxFR~0_combout\ & ((\U1|U1|OP\(1) & (\U1|U2|LessThan1~4_combout\)) # (!\U1|U1|OP\(1) & ((\U1|U1|FR[5]~reg0_q\))))) # (!\U1|U2|auxFR~0_combout\ & (((\U1|U1|FR[5]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|auxFR~0_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|LessThan1~4_combout\,
	datad => \U1|U1|FR[5]~reg0_q\,
	combout => \U1|U1|FR[5]~55_combout\);

-- Location: LCCOMB_X53_Y44_N12
\U1|U1|FR[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[5]~61_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & (\U1|U1|FR[5]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[5]~55_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	combout => \U1|U1|FR[5]~61_combout\);

-- Location: LCCOMB_X53_Y44_N8
\U1|U1|FR[5]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[5]~reg0feeder_combout\ = \U1|U1|FR[5]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|FR[5]~61_combout\,
	combout => \U1|U1|FR[5]~reg0feeder_combout\);

-- Location: FF_X53_Y44_N9
\U1|U1|FR[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[5]~reg0feeder_combout\,
	asdata => \U1|U1|FR[5]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[5]~reg0_q\);

-- Location: FF_X59_Y42_N29
\U1|U1|reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][5]~82_combout\,
	asdata => \U1|U1|reg~352_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][5]~q\);

-- Location: LCCOMB_X59_Y42_N28
\U1|U1|reg[0][5]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][5]~82_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][5]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][5]~q\,
	datad => \U1|U1|M2~34_combout\,
	combout => \U1|U1|reg[0][5]~82_combout\);

-- Location: LCCOMB_X59_Y42_N20
\U1|U1|reg~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~351_combout\ = (\U1|U1|reg~532_combout\ & (\U1|U1|reg~188_combout\)) # (!\U1|U1|reg~532_combout\ & ((\U1|U1|reg~188_combout\ & (\U1|U1|ShiftLeft1~34_combout\)) # (!\U1|U1|reg~188_combout\ & ((\U1|U1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~351_combout\);

-- Location: LCCOMB_X59_Y42_N14
\U1|U1|reg~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~352_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~351_combout\ & (\U1|U1|reg[0][5]~82_combout\)) # (!\U1|U1|reg~351_combout\ & ((\U1|U1|reg~346_combout\))))) # (!\U1|U1|reg~532_combout\ & (((\U1|U1|reg~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg[0][5]~82_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg~351_combout\,
	combout => \U1|U1|reg~352_combout\);

-- Location: LCCOMB_X59_Y42_N16
\U1|U1|reg~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~349_combout\ = (\U1|U1|reg~531_combout\ & (\U1|U1|reg~185_combout\)) # (!\U1|U1|reg~531_combout\ & ((\U1|U1|reg~185_combout\ & (\U1|U1|ShiftLeft1~34_combout\)) # (!\U1|U1|reg~185_combout\ & ((\U1|U1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~531_combout\,
	datab => \U1|U1|reg~185_combout\,
	datac => \U1|U1|ShiftLeft1~34_combout\,
	datad => \U1|U1|ShiftLeft0~24_combout\,
	combout => \U1|U1|reg~349_combout\);

-- Location: LCCOMB_X59_Y42_N2
\U1|U1|reg~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~350_combout\ = (\U1|U1|reg~531_combout\ & ((\U1|U1|reg~349_combout\ & (\U1|U1|reg[2][5]~81_combout\)) # (!\U1|U1|reg~349_combout\ & ((\U1|U1|reg~346_combout\))))) # (!\U1|U1|reg~531_combout\ & (((\U1|U1|reg~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[2][5]~81_combout\,
	datab => \U1|U1|reg~531_combout\,
	datac => \U1|U1|reg~346_combout\,
	datad => \U1|U1|reg~349_combout\,
	combout => \U1|U1|reg~350_combout\);

-- Location: LCCOMB_X59_Y42_N4
\U1|U1|Selector58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector58~2_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg~350_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~352_combout\,
	datad => \U1|U1|reg~350_combout\,
	combout => \U1|U1|Selector58~2_combout\);

-- Location: LCCOMB_X59_Y42_N22
\U1|U1|Selector58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector58~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector58~2_combout\ & ((\U1|U1|reg~354_combout\))) # (!\U1|U1|Selector58~2_combout\ & (\U1|U1|reg~348_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~348_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|Selector58~2_combout\,
	datad => \U1|U1|reg~354_combout\,
	combout => \U1|U1|Selector58~3_combout\);

-- Location: LCCOMB_X60_Y42_N4
\U1|U1|Selector58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector58~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|RAM_DATA_OUT[2]~20_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[5]~10_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- ((\U1|U1|Selector58~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[5]~10_combout\,
	datad => \U1|U1|Selector58~3_combout\,
	combout => \U1|U1|Selector58~4_combout\);

-- Location: LCCOMB_X60_Y42_N24
\U1|U1|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector58~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~356_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~356_combout\,
	datad => \U1|U1|reg~360_combout\,
	combout => \U1|U1|Selector58~0_combout\);

-- Location: LCCOMB_X60_Y42_N10
\U1|U1|Selector58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector58~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector58~0_combout\ & ((\U1|U1|reg~362_combout\))) # (!\U1|U1|Selector58~0_combout\ & (\U1|U1|reg~358_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~358_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~362_combout\,
	datad => \U1|U1|Selector58~0_combout\,
	combout => \U1|U1|Selector58~1_combout\);

-- Location: LCCOMB_X60_Y42_N6
\U1|U1|Selector58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector58~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector58~4_combout\ & (\U1|U1|FR[5]~reg0_q\)) # (!\U1|U1|Selector58~4_combout\ & ((\U1|U1|Selector58~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|FR[5]~reg0_q\,
	datac => \U1|U1|Selector58~4_combout\,
	datad => \U1|U1|Selector58~1_combout\,
	combout => \U1|U1|Selector58~5_combout\);

-- Location: LCCOMB_X59_Y41_N30
\U1|U1|RAM_DATA_OUT[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[5]~14_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~10_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector58~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~10_combout\,
	datab => \U1|U1|RW~0_combout\,
	datad => \U1|U1|Selector58~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[5]~14_combout\);

-- Location: FF_X59_Y41_N31
\U1|U1|RAM_DATA_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[5]~14_combout\,
	asdata => \U1|U1|Mux11~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(5));

-- Location: M9K_X51_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\U2|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N0
\U2|altsyncram_component|auto_generated|mux2|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~50_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a85~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a69~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~50_combout\);

-- Location: LCCOMB_X50_Y40_N18
\U2|altsyncram_component|auto_generated|mux2|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~51_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~50_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~50_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a117~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a101~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~50_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\);

-- Location: M9K_X64_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"AA2222222228AA2AAAA544A8888A2A8A88888A082208880100041000111002000000500008000200A00800000000000000000201000082000222000001455155555555111145515555555551511514411154001040044440444001040044444044400145404415551114551551555111455155551555111041155440010400444444000540140140008000000010002000000001044500800004500504000000400000104400444000022A2A8AAAA955111455155552AA220251422AA82880288AA9515555554A8AAAAAAA5455555552A2AAAAAA9515555554A8AAAAAAA5455555552A2AAAAAA9511551554A88AA8AAA5455555552A2AAAAA8AA2AAAA5444451",
	mem_init2 => X"44555440104000444444440400400002804411140220000140151501111110555555554445154555545555544441045555550111111100041001111111011111100051501155455555544451544444444444515455554A8888A0820088801000410001110020008001000080000000401401401401401401401401401401000000000000000000000402000200A00A00A00A00A00A00A00A00A0080000000000000000000008100010050050050050050050050050050040000000000000000000014080005410010000020000400000000000000002800005005400002802A00A00001500500000A80000500000A80000500000A80000500000A80000500000",
	mem_init1 => X"800000410001110000000000000000810001000000204000400000281000100040200010400044400808A0080001601105044001408002C022A0880008100058045411000102000B008A82200020400160115044000408002C022A088000810005804400000000000000041029028A5052802104802948118000000000000000002222222222222222222222222222222200000000000000000000000008888888AAAAAAA22222222222222222AAAAAAAA00880000000000000000000000000008A2222222222222222222222222222A220000000880880888808808800080000022222AAAAAAAAAAAA2AA222A22222222000888888888880880008800000000",
	mem_init0 => X"00222AAAAA222222222A2222222222222288888000000000800000000808888888AAAAA2AA222A22222222A2AAAAAAAAAA88888000800000000800888888888888AA22AA22222222A22AAAAAAAAAAAAA2208800000000000000888888888800088222222222222222222222222222AA22200000000000000000000000888800008AAA2AAA22AAA2A222222AAAA2222AAAA8880008880888000000000000000000022AAAA2AAA22222222222222222222AA808088000000000000088888888880082A2222222222222AAAAAA222AA22222200000000000088880000088000000000222222222AAAA22222AAAAA2AAAA2222000000888888888888888888800000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00222AAAAAAAAAAAAAAAAAAA222222222288888888888888888880808800000000222222222222222222222220808088080808080880808080800808000000000008888888888888888888888888888888800000000000000000000000000222222AAAAAAAAAAAA88888888888888AAAAAA22222222200000000000000000022220888888888888888888888888AAAA88880000000000022022222222222220222288888888AAAAAAAAAAAAAAAA8AAAA888000002222222222222222022220000008888888AAAA88888888888888888888800002222000000000000000000002220AAAAAAAAAAAA8A88888888888AAA8AAA22222222200000000000000020222",
	mem_init2 => X"222AA88888888888888888888888888888800000000000000000000000000002222AAA88888888888888AAAAAAAAAAAAAAA0000000000000002222222222222200088A8AAAA888888888888AAAAAA88888A022200000000000002222200000000008888888AA8AAAAAA88888888888888880000220222222000000000000000000088888AAAAAAAAA8A888A8AA88888888800000000000000000000000000000000888888888888888888888888888AAAAA022220200020222222222200000000008888888AAAAAAAAAAAA8888888888888000022222222222222222222222202008888888888888888888888888888202020220202020200202020202002000",
	mem_init1 => X"0002222222222222222222222222222222200000000000000000000000000000088AAAAAAAAAAAAA2AA2222222222222222888888888808800000000000000000002AAAAAA2AA22222222222222222222AA88880800000000000088888888888888A22222222222222AAAAAAAAAAAAAA22200000088888088888880000000000000222AAAAA2AAAAAAA222222222222222288888088888888888888808000000888AA2AAA22AAAAAAAAAAAA222222AAAAA28880000000880000000000088888088822222222222222222222AAAAA2AAA22200000000000000000888880888888800AAAAAA2AAAA222222222222222222AAA88808888000000000000000008888",
	mem_init0 => X"8882AA2222222AAA2AAAAAAAAAAAAAAA2A20000000888888888888888888000000022222AAAAAAAAAAAAAA222222222222200000088888888880000000000000000222AAAAAAAAAAAA2A2AAA2222AAAAA2A88888888888808888000008888808888AAAAAAAAA2AA22222222222222222222000000000000000000000000000000002222222222222AAAAAAAAAAAAAAAAAAA08888880008888888888888888888888AAAA222222222222222222222222222200808080800808080808008080808080080A8A8A8AAA8A8AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8280000000000000000000000000000000000000000000000000000000080",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N8
\U2|altsyncram_component|auto_generated|mux2|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~52_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~52_combout\);

-- Location: LCCOMB_X50_Y40_N20
\U2|altsyncram_component|auto_generated|mux2|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~53_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~52_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~52_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~52_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\);

-- Location: LCCOMB_X50_Y40_N14
\U2|altsyncram_component|auto_generated|mux2|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~54_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~51_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~51_combout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~53_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\);

-- Location: LCCOMB_X53_Y44_N14
\U1|U1|IR~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~9_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(5),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	combout => \U1|U1|IR~9_combout\);

-- Location: LCCOMB_X53_Y45_N24
\U1|U1|reg~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~174_combout\ = (!\U1|U1|IR~10_combout\ & (\U1|U1|process_0~1_combout\ & (\U1|U1|process_0~0_combout\ & !\U1|U1|IR~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|process_0~1_combout\,
	datac => \U1|U1|process_0~0_combout\,
	datad => \U1|U1|IR~9_combout\,
	combout => \U1|U1|reg~174_combout\);

-- Location: LCCOMB_X54_Y45_N10
\U1|U1|reg~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~175_combout\ = (((\U1|U1|IR~8_combout\ & \U1|U1|reg~174_combout\)) # (!\U1|U1|Decoder0~0_combout\)) # (!\U1|U1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg~174_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|Decoder0~0_combout\,
	combout => \U1|U1|reg~175_combout\);

-- Location: LCCOMB_X56_Y37_N28
\U1|U1|reg~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~383_combout\ = (\U1|U1|reg~175_combout\ & (\U1|U1|reg~530_combout\)) # (!\U1|U1|reg~175_combout\ & ((\U1|U1|reg~530_combout\ & ((\U1|U1|reg~382_combout\))) # (!\U1|U1|reg~530_combout\ & (\U1|U1|ShiftLeft0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~175_combout\,
	datab => \U1|U1|reg~530_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~383_combout\);

-- Location: LCCOMB_X57_Y37_N30
\U1|U1|reg~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~384_combout\ = (\U1|U1|reg~175_combout\ & ((\U1|U1|reg~383_combout\ & ((\U1|U1|reg[1][2]~56_combout\))) # (!\U1|U1|reg~383_combout\ & (\U1|U1|ShiftLeft1~23_combout\)))) # (!\U1|U1|reg~175_combout\ & (((\U1|U1|reg~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|ShiftLeft1~23_combout\,
	datab => \U1|U1|reg[1][2]~56_combout\,
	datac => \U1|U1|reg~175_combout\,
	datad => \U1|U1|reg~383_combout\,
	combout => \U1|U1|reg~384_combout\);

-- Location: FF_X57_Y38_N17
\U1|U1|reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[1][2]~56_combout\,
	asdata => \U1|U1|reg~384_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[1][2]~q\);

-- Location: LCCOMB_X57_Y38_N16
\U1|U1|reg[1][2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[1][2]~56_combout\ = (\U1|U1|reg~166_combout\ & (\U1|U1|reg[1][2]~q\)) # (!\U1|U1|reg~166_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~166_combout\,
	datac => \U1|U1|reg[1][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[1][2]~56_combout\);

-- Location: LCCOMB_X56_Y37_N8
\U1|U1|reg~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~387_combout\ = (\U1|U1|reg~532_combout\ & ((\U1|U1|reg~188_combout\) # ((\U1|U1|reg~382_combout\)))) # (!\U1|U1|reg~532_combout\ & (!\U1|U1|reg~188_combout\ & (\U1|U1|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~532_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~387_combout\);

-- Location: LCCOMB_X57_Y37_N26
\U1|U1|reg~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~388_combout\ = (\U1|U1|reg~188_combout\ & ((\U1|U1|reg~387_combout\ & (\U1|U1|reg[0][2]~58_combout\)) # (!\U1|U1|reg~387_combout\ & ((\U1|U1|ShiftLeft1~23_combout\))))) # (!\U1|U1|reg~188_combout\ & (((\U1|U1|reg~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][2]~58_combout\,
	datab => \U1|U1|reg~188_combout\,
	datac => \U1|U1|ShiftLeft1~23_combout\,
	datad => \U1|U1|reg~387_combout\,
	combout => \U1|U1|reg~388_combout\);

-- Location: FF_X57_Y38_N29
\U1|U1|reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[0][2]~58_combout\,
	asdata => \U1|U1|reg~388_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[0][2]~q\);

-- Location: LCCOMB_X57_Y38_N28
\U1|U1|reg[0][2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[0][2]~58_combout\ = (\U1|U1|reg~168_combout\ & (\U1|U1|reg[0][2]~q\)) # (!\U1|U1|reg~168_combout\ & ((\U1|U1|M2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~168_combout\,
	datac => \U1|U1|reg[0][2]~q\,
	datad => \U1|U1|M2~42_combout\,
	combout => \U1|U1|reg[0][2]~58_combout\);

-- Location: LCCOMB_X57_Y38_N10
\U1|U1|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux46~0_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\) # ((\U1|U1|reg[2][2]~57_combout\)))) # (!\U1|U1|IR~9_combout\ & (!\U1|U1|IR~8_combout\ & ((\U1|U1|reg[0][2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[2][2]~57_combout\,
	datad => \U1|U1|reg[0][2]~58_combout\,
	combout => \U1|U1|Mux46~0_combout\);

-- Location: LCCOMB_X57_Y38_N4
\U1|U1|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux46~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux46~0_combout\ & ((\U1|U1|reg[3][2]~59_combout\))) # (!\U1|U1|Mux46~0_combout\ & (\U1|U1|reg[1][2]~56_combout\)))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[1][2]~56_combout\,
	datac => \U1|U1|reg[3][2]~59_combout\,
	datad => \U1|U1|Mux46~0_combout\,
	combout => \U1|U1|Mux46~1_combout\);

-- Location: LCCOMB_X57_Y38_N6
\U1|U1|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux46~2_combout\ = (\U1|U1|IR~9_combout\ & (\U1|U1|IR~8_combout\)) # (!\U1|U1|IR~9_combout\ & ((\U1|U1|IR~8_combout\ & ((\U1|U1|reg[5][2]~61_combout\))) # (!\U1|U1|IR~8_combout\ & (\U1|U1|reg[4][2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|IR~8_combout\,
	datac => \U1|U1|reg[4][2]~62_combout\,
	datad => \U1|U1|reg[5][2]~61_combout\,
	combout => \U1|U1|Mux46~2_combout\);

-- Location: LCCOMB_X57_Y38_N24
\U1|U1|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux46~3_combout\ = (\U1|U1|IR~9_combout\ & ((\U1|U1|Mux46~2_combout\ & (\U1|U1|reg[7][2]~63_combout\)) # (!\U1|U1|Mux46~2_combout\ & ((\U1|U1|reg[6][2]~60_combout\))))) # (!\U1|U1|IR~9_combout\ & (((\U1|U1|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~9_combout\,
	datab => \U1|U1|reg[7][2]~63_combout\,
	datac => \U1|U1|reg[6][2]~60_combout\,
	datad => \U1|U1|Mux46~2_combout\,
	combout => \U1|U1|Mux46~3_combout\);

-- Location: LCCOMB_X57_Y38_N0
\U1|U1|X[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[2]~13_combout\ = (\U1|U1|IR~10_combout\ & ((\U1|U1|Mux46~3_combout\))) # (!\U1|U1|IR~10_combout\ & (\U1|U1|Mux46~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datac => \U1|U1|Mux46~1_combout\,
	datad => \U1|U1|Mux46~3_combout\,
	combout => \U1|U1|X[2]~13_combout\);

-- Location: LCCOMB_X57_Y38_N22
\U1|U1|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux31~0_combout\ = (\U1|U1|IR~12_combout\ & (\U1|U1|IR~13_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|IR~13_combout\ & (\U1|U1|reg[6][2]~60_combout\)) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|reg[4][2]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|reg[6][2]~60_combout\,
	datad => \U1|U1|reg[4][2]~62_combout\,
	combout => \U1|U1|Mux31~0_combout\);

-- Location: LCCOMB_X57_Y38_N8
\U1|U1|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux31~1_combout\ = (\U1|U1|IR~12_combout\ & ((\U1|U1|Mux31~0_combout\ & (\U1|U1|reg[7][2]~63_combout\)) # (!\U1|U1|Mux31~0_combout\ & ((\U1|U1|reg[5][2]~61_combout\))))) # (!\U1|U1|IR~12_combout\ & (((\U1|U1|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~12_combout\,
	datab => \U1|U1|reg[7][2]~63_combout\,
	datac => \U1|U1|Mux31~0_combout\,
	datad => \U1|U1|reg[5][2]~61_combout\,
	combout => \U1|U1|Mux31~1_combout\);

-- Location: LCCOMB_X57_Y38_N2
\U1|U1|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux31~2_combout\ = (\U1|U1|IR~13_combout\ & (((\U1|U1|IR~12_combout\)))) # (!\U1|U1|IR~13_combout\ & ((\U1|U1|IR~12_combout\ & (\U1|U1|reg[1][2]~56_combout\)) # (!\U1|U1|IR~12_combout\ & ((\U1|U1|reg[0][2]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][2]~56_combout\,
	datab => \U1|U1|IR~13_combout\,
	datac => \U1|U1|IR~12_combout\,
	datad => \U1|U1|reg[0][2]~58_combout\,
	combout => \U1|U1|Mux31~2_combout\);

-- Location: LCCOMB_X57_Y38_N20
\U1|U1|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux31~3_combout\ = (\U1|U1|IR~13_combout\ & ((\U1|U1|Mux31~2_combout\ & ((\U1|U1|reg[3][2]~59_combout\))) # (!\U1|U1|Mux31~2_combout\ & (\U1|U1|reg[2][2]~57_combout\)))) # (!\U1|U1|IR~13_combout\ & (((\U1|U1|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~13_combout\,
	datab => \U1|U1|reg[2][2]~57_combout\,
	datac => \U1|U1|reg[3][2]~59_combout\,
	datad => \U1|U1|Mux31~2_combout\,
	combout => \U1|U1|Mux31~3_combout\);

-- Location: LCCOMB_X57_Y38_N14
\U1|U1|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux31~4_combout\ = (\U1|U1|IR~14_combout\ & (\U1|U1|Mux31~1_combout\)) # (!\U1|U1|IR~14_combout\ & ((\U1|U1|Mux31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~14_combout\,
	datac => \U1|U1|Mux31~1_combout\,
	datad => \U1|U1|Mux31~3_combout\,
	combout => \U1|U1|Mux31~4_combout\);

-- Location: LCCOMB_X50_Y41_N12
\U1|U1|Y~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Y~11_combout\ = (\U1|U1|Selector19~10_combout\ & (\U1|U1|process_0~6_combout\ & (\U1|U1|X[2]~13_combout\))) # (!\U1|U1|Selector19~10_combout\ & ((\U1|U1|Mux31~4_combout\) # ((\U1|U1|process_0~6_combout\ & \U1|U1|X[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~10_combout\,
	datab => \U1|U1|process_0~6_combout\,
	datac => \U1|U1|X[2]~13_combout\,
	datad => \U1|U1|Mux31~4_combout\,
	combout => \U1|U1|Y~11_combout\);

-- Location: FF_X50_Y41_N13
\U1|U1|Y[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Y~11_combout\,
	ena => \U1|U1|OP[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|Y[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X43_Y37_N2
\U1|U2|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal1~12_combout\ = (!\U1|U1|Y[0]~_Duplicate_1_q\ & (!\U1|U1|Y[2]~_Duplicate_1_q\ & (\U1|U2|Equal1~5_combout\ & !\U1|U1|Y[1]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[0]~_Duplicate_1_q\,
	datab => \U1|U1|Y[2]~_Duplicate_1_q\,
	datac => \U1|U2|Equal1~5_combout\,
	datad => \U1|U1|Y[1]~_Duplicate_1_q\,
	combout => \U1|U2|Equal1~12_combout\);

-- Location: LCCOMB_X45_Y41_N20
\U1|U2|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~10_combout\ = (\U1|U1|OP\(1) & ((!\U1|U2|Equal1~12_combout\) # (!\U1|U1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(1),
	datab => \U1|U1|OP\(0),
	datad => \U1|U2|Equal1~12_combout\,
	combout => \U1|U2|Mux0~10_combout\);

-- Location: LCCOMB_X48_Y38_N0
\U1|U2|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux1~2_combout\ = (\U1|U2|Mux0~4_combout\ & (\U1|U2|Add0~61_combout\ & (!\U1|U1|OP\(1)))) # (!\U1|U2|Mux0~4_combout\ & (((\U1|U1|OP\(1)) # (\U1|U2|Add2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add0~61_combout\,
	datab => \U1|U2|Mux0~4_combout\,
	datac => \U1|U1|OP\(1),
	datad => \U1|U2|Add2~28_combout\,
	combout => \U1|U2|Mux1~2_combout\);

-- Location: LCCOMB_X48_Y38_N4
\U1|U2|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux1~4_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux1~3_combout\)) # (!\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux1~3_combout\,
	datab => \U1|U2|Mux0~10_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux1~2_combout\,
	combout => \U1|U2|Mux1~4_combout\);

-- Location: LCCOMB_X48_Y38_N14
\U1|U2|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux1~5_combout\ = (\U1|U2|Mux1~4_combout\) # ((\U1|U2|Mux3~4_combout\ & (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mux1~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	combout => \U1|U2|Mux1~5_combout\);

-- Location: LCCOMB_X48_Y38_N28
\U1|U2|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux1~7_combout\ = (!\U1|U2|Equal1~12_combout\ & (\U1|U1|OP\(2) & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~12_combout\,
	datab => \U1|U1|OP\(2),
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[237]~106_combout\,
	combout => \U1|U2|Mux1~7_combout\);

-- Location: LCCOMB_X48_Y38_N18
\U1|U2|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux1~6_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux1~5_combout\) # (\U1|U2|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~8_combout\,
	datac => \U1|U2|Mux1~5_combout\,
	datad => \U1|U2|Mux1~7_combout\,
	combout => \U1|U2|Mux1~6_combout\);

-- Location: LCCOMB_X47_Y38_N30
\U1|U2|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux14~5_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	combout => \U1|U2|Mux14~5_combout\);

-- Location: LCCOMB_X46_Y42_N6
\U1|U2|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux14~2_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~23_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~2_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~23_combout\,
	combout => \U1|U2|Mux14~2_combout\);

-- Location: LCCOMB_X47_Y38_N18
\U1|U2|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux14~3_combout\ = (\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux14~2_combout\ & ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT1\))) # (!\U1|U2|Mux14~2_combout\ & (!\U1|U1|Y[15]~_Duplicate_1_q\)))) # (!\U1|U2|Mux0~10_combout\ & 
-- (((\U1|U2|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U1|Y[15]~_Duplicate_1_q\,
	datac => \U1|U2|Mux14~2_combout\,
	datad => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \U1|U2|Mux14~3_combout\);

-- Location: LCCOMB_X47_Y38_N12
\U1|U2|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux14~4_combout\ = (!\U1|U1|OP\(2) & (\U1|U2|Mux14~3_combout\ & ((\U1|U2|Mux14~2_combout\) # (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Mux14~3_combout\,
	datac => \U1|U2|Mux14~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \U1|U2|Mux14~4_combout\);

-- Location: LCCOMB_X47_Y38_N8
\U1|U2|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux14~6_combout\ = (\U1|U2|Mux14~7_combout\ & ((\U1|U2|Mux14~5_combout\) # (\U1|U2|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux14~7_combout\,
	datac => \U1|U2|Mux14~5_combout\,
	datad => \U1|U2|Mux14~4_combout\,
	combout => \U1|U2|Mux14~6_combout\);

-- Location: LCCOMB_X48_Y36_N0
\U1|U1|FR[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~46_combout\ = (\U1|U2|Mux7~5_combout\) # ((\U1|U2|Mux12~5_combout\) # ((\U1|U2|Mux7~6_combout\) # (\U1|U2|Mux12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux7~5_combout\,
	datab => \U1|U2|Mux12~5_combout\,
	datac => \U1|U2|Mux7~6_combout\,
	datad => \U1|U2|Mux12~6_combout\,
	combout => \U1|U1|FR[3]~46_combout\);

-- Location: LCCOMB_X48_Y36_N18
\U1|U1|FR[3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~47_combout\ = (\U1|U2|Mux6~6_combout\) # ((\U1|U2|Mux6~5_combout\) # ((\U1|U2|Mux5~6_combout\) # (\U1|U1|FR[3]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux6~6_combout\,
	datab => \U1|U2|Mux6~5_combout\,
	datac => \U1|U2|Mux5~6_combout\,
	datad => \U1|U1|FR[3]~46_combout\,
	combout => \U1|U1|FR[3]~47_combout\);

-- Location: LCCOMB_X48_Y36_N28
\U1|U1|FR[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~48_combout\ = (!\U1|U2|Mux14~6_combout\ & ((\U1|U2|Mux0~8_combout\) # ((!\U1|U2|Mux5~5_combout\ & !\U1|U1|FR[3]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~8_combout\,
	datab => \U1|U2|Mux5~5_combout\,
	datac => \U1|U2|Mux14~6_combout\,
	datad => \U1|U1|FR[3]~47_combout\,
	combout => \U1|U1|FR[3]~48_combout\);

-- Location: LCCOMB_X45_Y39_N6
\U1|U2|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~2_combout\ = (\U1|U1|OP\(1) & (!\U1|U2|Mux0~4_combout\)) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~25_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(1),
	datab => \U1|U2|Mux0~4_combout\,
	datac => \U1|U2|Add2~4_combout\,
	datad => \U1|U2|Add0~25_combout\,
	combout => \U1|U2|Mux13~2_combout\);

-- Location: LCCOMB_X45_Y39_N14
\U1|U2|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~5_combout\ = (\U1|U2|Mux13~2_combout\ & (\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT2\)) # (!\U1|U2|Mux13~2_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\ & 
-- !\U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux13~2_combout\,
	datab => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|selnose[221]~0_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \U1|U2|Mux13~5_combout\);

-- Location: LCCOMB_X45_Y40_N8
\U1|U2|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~6_combout\ = (!\U1|U1|OP\(2) & ((\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux13~5_combout\))) # (!\U1|U2|Mux0~10_combout\ & (\U1|U2|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U2|Mux13~2_combout\,
	datac => \U1|U1|OP\(2),
	datad => \U1|U2|Mux13~5_combout\,
	combout => \U1|U2|Mux13~6_combout\);

-- Location: LCCOMB_X42_Y39_N14
\U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ = (\U1|U1|Y[15]~_Duplicate_1_q\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\)) # (!\U1|U1|Y[15]~_Duplicate_1_q\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\)) # (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[15]~_Duplicate_1_q\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[208]~96_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	combout => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\);

-- Location: LCCOMB_X45_Y40_N2
\U1|U2|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~7_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\U1|U2|Mux3~4_combout\ & \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	datab => \U1|U2|Mux3~4_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux13~7_combout\);

-- Location: LCCOMB_X45_Y40_N28
\U1|U2|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux13~8_combout\ = (\U1|U2|Mux13~9_combout\ & ((\U1|U2|Mux13~6_combout\) # (\U1|U2|Mux13~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux13~9_combout\,
	datac => \U1|U2|Mux13~6_combout\,
	datad => \U1|U2|Mux13~7_combout\,
	combout => \U1|U2|Mux13~8_combout\);

-- Location: LCCOMB_X49_Y40_N0
\U1|U2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux0~8_combout\ = (\U1|U1|OP\(3)) # ((\U1|U1|OP\(2) & ((\U1|U1|OP\(1)) # (!\U1|U1|OP\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|OP\(0),
	datac => \U1|U1|OP\(3),
	datad => \U1|U1|OP\(1),
	combout => \U1|U2|Mux0~8_combout\);

-- Location: LCCOMB_X45_Y40_N4
\U1|U2|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux8~6_combout\ = (!\U1|U2|Mux0~8_combout\ & ((\U1|U2|Mux8~7_combout\) # (\U1|U2|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux8~7_combout\,
	datab => \U1|U2|Mux0~8_combout\,
	datad => \U1|U2|Mux8~5_combout\,
	combout => \U1|U2|Mux8~6_combout\);

-- Location: LCCOMB_X45_Y41_N0
\U1|U2|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~5_combout\ = (\U1|U2|Mux10~2_combout\ & (((\U1|U1|OP\(2))))) # (!\U1|U2|Mux10~2_combout\ & (\U1|U2|Equal1~10_combout\ & (!\U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & !\U1|U1|OP\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal1~10_combout\,
	datab => \U1|U2|Mux10~2_combout\,
	datac => \U1|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \U1|U1|OP\(2),
	combout => \U1|U2|Mux10~5_combout\);

-- Location: LCCOMB_X45_Y41_N26
\U1|U2|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~6_combout\ = (\U1|U2|Mux10~2_combout\ & (!\U1|U2|Mux10~5_combout\ & ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT5\) # (!\U1|U2|Mux0~10_combout\)))) # (!\U1|U2|Mux10~2_combout\ & (\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U2|Mux10~2_combout\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => \U1|U2|Mux10~5_combout\,
	combout => \U1|U2|Mux10~6_combout\);

-- Location: LCCOMB_X47_Y40_N4
\U1|U2|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~7_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mux3~4_combout\ & (\U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux10~7_combout\);

-- Location: LCCOMB_X45_Y40_N6
\U1|U2|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux10~8_combout\ = (\U1|U2|Mux10~9_combout\ & ((\U1|U2|Mux10~6_combout\) # (\U1|U2|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux10~9_combout\,
	datab => \U1|U2|Mux10~6_combout\,
	datad => \U1|U2|Mux10~7_combout\,
	combout => \U1|U2|Mux10~8_combout\);

-- Location: LCCOMB_X45_Y40_N0
\U1|U1|FR[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~45_combout\ = (!\U1|U2|Mux9~8_combout\ & (!\U1|U2|Mux13~8_combout\ & (!\U1|U2|Mux8~6_combout\ & !\U1|U2|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux9~8_combout\,
	datab => \U1|U2|Mux13~8_combout\,
	datac => \U1|U2|Mux8~6_combout\,
	datad => \U1|U2|Mux10~8_combout\,
	combout => \U1|U1|FR[3]~45_combout\);

-- Location: LCCOMB_X49_Y39_N8
\U1|U2|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~2_combout\ = (\U1|U1|OP\(1) & (((!\U1|U2|Mux0~4_combout\)))) # (!\U1|U1|OP\(1) & ((\U1|U2|Mux0~4_combout\ & ((\U1|U2|Add0~29_combout\))) # (!\U1|U2|Mux0~4_combout\ & (\U1|U2|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Add2~8_combout\,
	datab => \U1|U1|OP\(1),
	datac => \U1|U2|Mux0~4_combout\,
	datad => \U1|U2|Add0~29_combout\,
	combout => \U1|U2|Mux11~2_combout\);

-- Location: LCCOMB_X49_Y39_N6
\U1|U2|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~5_combout\ = (\U1|U1|OP\(2) & (((\U1|U2|Mux11~2_combout\)))) # (!\U1|U1|OP\(2) & (\U1|U2|Equal1~0_combout\ & (!\U1|U2|Mux11~2_combout\ & !\U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U2|Equal1~0_combout\,
	datac => \U1|U2|Mux11~2_combout\,
	datad => \U1|U2|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \U1|U2|Mux11~5_combout\);

-- Location: LCCOMB_X48_Y40_N28
\U1|U2|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~6_combout\ = (\U1|U2|Mux11~2_combout\ & (!\U1|U2|Mux11~5_combout\ & ((\U1|U2|Mult0|auto_generated|mac_out2~DATAOUT4\) # (!\U1|U2|Mux0~10_combout\)))) # (!\U1|U2|Mux11~2_combout\ & (\U1|U2|Mux0~10_combout\ & ((\U1|U2|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~10_combout\,
	datab => \U1|U2|Mux11~2_combout\,
	datac => \U1|U2|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \U1|U2|Mux11~5_combout\,
	combout => \U1|U2|Mux11~6_combout\);

-- Location: LCCOMB_X48_Y40_N6
\U1|U2|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~7_combout\ = (\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\U1|U2|Mux3~4_combout\ & ((\U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\)))) # 
-- (!\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (((\U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux3~4_combout\,
	datab => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	datac => \U1|U2|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\,
	datad => \U1|U2|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \U1|U2|Mux11~7_combout\);

-- Location: LCCOMB_X48_Y40_N8
\U1|U2|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Mux11~8_combout\ = (\U1|U2|Mux11~9_combout\ & ((\U1|U2|Mux11~6_combout\) # (\U1|U2|Mux11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux11~9_combout\,
	datab => \U1|U2|Mux11~6_combout\,
	datad => \U1|U2|Mux11~7_combout\,
	combout => \U1|U2|Mux11~8_combout\);

-- Location: LCCOMB_X46_Y38_N20
\U1|U1|FR[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~41_combout\ = ((!\U1|U1|X\(6) & (!\U1|U1|X\(8) & !\U1|U1|X\(7)))) # (!\U1|U2|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(6),
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U1|X\(8),
	datad => \U1|U1|X\(7),
	combout => \U1|U1|FR[3]~41_combout\);

-- Location: LCCOMB_X46_Y38_N24
\U1|U1|FR[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~39_combout\ = ((!\U1|U1|X\(3) & (!\U1|U1|X\(4) & !\U1|U1|X\(1)))) # (!\U1|U2|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(3),
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U1|X\(4),
	datad => \U1|U1|X\(1),
	combout => \U1|U1|FR[3]~39_combout\);

-- Location: LCCOMB_X46_Y39_N30
\U1|U1|FR[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~36_combout\ = ((!\U1|U1|X\(10) & (!\U1|U1|X\(14) & !\U1|U1|X\(15)))) # (!\U1|U2|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~8_combout\,
	datab => \U1|U1|X\(10),
	datac => \U1|U1|X\(14),
	datad => \U1|U1|X\(15),
	combout => \U1|U1|FR[3]~36_combout\);

-- Location: LCCOMB_X46_Y38_N12
\U1|U1|FR[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~37_combout\ = ((!\U1|U1|X\(12) & (!\U1|U1|X\(2) & !\U1|U1|X\(11)))) # (!\U1|U2|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(12),
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U1|X\(2),
	datad => \U1|U1|X\(11),
	combout => \U1|U1|FR[3]~37_combout\);

-- Location: LCCOMB_X46_Y38_N26
\U1|U1|FR[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~40_combout\ = (\U1|U1|FR[3]~38_combout\ & (\U1|U1|FR[3]~39_combout\ & (\U1|U1|FR[3]~36_combout\ & \U1|U1|FR[3]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[3]~38_combout\,
	datab => \U1|U1|FR[3]~39_combout\,
	datac => \U1|U1|FR[3]~36_combout\,
	datad => \U1|U1|FR[3]~37_combout\,
	combout => \U1|U1|FR[3]~40_combout\);

-- Location: LCCOMB_X48_Y40_N24
\U1|U1|FR[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~42_combout\ = (\U1|U1|FR[9]~22_combout\ & (\U1|U2|Equal0~0_combout\ & ((!\U1|U1|X\(9)) # (!\U1|U2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[9]~22_combout\,
	datab => \U1|U2|Mux0~8_combout\,
	datac => \U1|U1|X\(9),
	datad => \U1|U2|Equal0~0_combout\,
	combout => \U1|U1|FR[3]~42_combout\);

-- Location: LCCOMB_X48_Y40_N2
\U1|U1|FR[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~43_combout\ = (\U1|U1|FR[3]~41_combout\ & (\U1|U1|FR[3]~40_combout\ & \U1|U1|FR[3]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|FR[3]~41_combout\,
	datac => \U1|U1|FR[3]~40_combout\,
	datad => \U1|U1|FR[3]~42_combout\,
	combout => \U1|U1|FR[3]~43_combout\);

-- Location: LCCOMB_X48_Y40_N18
\U1|U1|FR[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~44_combout\ = (!\U1|U2|Mux11~8_combout\ & (\U1|U1|FR[3]~43_combout\ & ((\U1|U2|Mux0~8_combout\) # (!\U1|U2|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~8_combout\,
	datab => \U1|U2|Mux15~3_combout\,
	datac => \U1|U2|Mux11~8_combout\,
	datad => \U1|U1|FR[3]~43_combout\,
	combout => \U1|U1|FR[3]~44_combout\);

-- Location: LCCOMB_X48_Y36_N8
\U1|U1|FR[3]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~51_combout\ = (\U1|U1|FR[3]~50_combout\ & (\U1|U1|FR[3]~48_combout\ & (\U1|U1|FR[3]~45_combout\ & \U1|U1|FR[3]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[3]~50_combout\,
	datab => \U1|U1|FR[3]~48_combout\,
	datac => \U1|U1|FR[3]~45_combout\,
	datad => \U1|U1|FR[3]~44_combout\,
	combout => \U1|U1|FR[3]~51_combout\);

-- Location: LCCOMB_X49_Y40_N30
\U1|U2|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal4~0_combout\ = (\U1|U1|OP\(2) & (\U1|U1|OP\(1) & (!\U1|U1|OP\(0) & !\U1|U1|OP\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP\(2),
	datab => \U1|U1|OP\(1),
	datac => \U1|U1|OP\(0),
	datad => \U1|U1|OP\(3),
	combout => \U1|U2|Equal4~0_combout\);

-- Location: LCCOMB_X53_Y37_N28
\U1|U2|auxFR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|auxFR~2_combout\ = (!\U1|U1|OP\(5) & \U1|U1|OP\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|OP\(5),
	datad => \U1|U1|OP\(4),
	combout => \U1|U2|auxFR~2_combout\);

-- Location: LCCOMB_X52_Y37_N2
\U1|U1|FR[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~33_combout\ = (\U1|U2|Equal4~0_combout\ & (((\U1|U1|FR[3]~reg0_q\)))) # (!\U1|U2|Equal4~0_combout\ & ((\U1|U2|auxFR~2_combout\ & (\U1|U1|FR[3]~32_combout\)) # (!\U1|U2|auxFR~2_combout\ & ((\U1|U1|FR[3]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[3]~32_combout\,
	datab => \U1|U1|FR[3]~reg0_q\,
	datac => \U1|U2|Equal4~0_combout\,
	datad => \U1|U2|auxFR~2_combout\,
	combout => \U1|U1|FR[3]~33_combout\);

-- Location: LCCOMB_X53_Y37_N30
\U1|U1|FR[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~35_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & ((\U1|U1|selM6\(0)) # ((\U1|U1|FR[9]~34_combout\ & \U1|U1|FR[3]~33_combout\)))) # (!\U2|altsyncram_component|auto_generated|mux2|_~64_combout\ & 
-- (((\U1|U1|FR[9]~34_combout\ & \U1|U1|FR[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[9]~34_combout\,
	datad => \U1|U1|FR[3]~33_combout\,
	combout => \U1|U1|FR[3]~35_combout\);

-- Location: LCCOMB_X48_Y36_N20
\U1|U1|FR[3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~52_combout\ = (\U1|U1|FR[3]~35_combout\) # ((!\U1|U2|Mux0~9_combout\ & (!\U1|U2|Mux1~6_combout\ & \U1|U1|FR[3]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Mux0~9_combout\,
	datab => \U1|U2|Mux1~6_combout\,
	datac => \U1|U1|FR[3]~51_combout\,
	datad => \U1|U1|FR[3]~35_combout\,
	combout => \U1|U1|FR[3]~52_combout\);

-- Location: LCCOMB_X52_Y37_N24
\U1|U1|FR[3]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[3]~reg0feeder_combout\ = \U1|U1|FR[3]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|FR[3]~52_combout\,
	combout => \U1|U1|FR[3]~reg0feeder_combout\);

-- Location: FF_X52_Y37_N25
\U1|U1|FR[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[3]~reg0feeder_combout\,
	asdata => \U1|U1|FR[3]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[3]~reg0_q\);

-- Location: LCCOMB_X60_Y41_N28
\U1|U1|Selector60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector60~2_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & (\U1|U1|reg~368_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~370_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~368_combout\,
	datad => \U1|U1|reg~370_combout\,
	combout => \U1|U1|Selector60~2_combout\);

-- Location: LCCOMB_X60_Y41_N22
\U1|U1|Selector60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector60~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector60~2_combout\ & ((\U1|U1|reg~372_combout\))) # (!\U1|U1|Selector60~2_combout\ & (\U1|U1|reg~366_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg~366_combout\,
	datac => \U1|U1|reg~372_combout\,
	datad => \U1|U1|Selector60~2_combout\,
	combout => \U1|U1|Selector60~3_combout\);

-- Location: LCCOMB_X61_Y42_N28
\U1|U1|Selector60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector60~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~18_combout\) # ((\U1|U1|X[3]~12_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector60~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|X[3]~12_combout\,
	datad => \U1|U1|Selector60~3_combout\,
	combout => \U1|U1|Selector60~4_combout\);

-- Location: LCCOMB_X61_Y42_N6
\U1|U1|Selector60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector60~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector60~4_combout\ & ((\U1|U1|FR[3]~reg0_q\))) # (!\U1|U1|Selector60~4_combout\ & (\U1|U1|Selector60~1_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector60~1_combout\,
	datab => \U1|U1|FR[3]~reg0_q\,
	datac => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datad => \U1|U1|Selector60~4_combout\,
	combout => \U1|U1|Selector60~5_combout\);

-- Location: LCCOMB_X61_Y42_N12
\U1|U1|RAM_DATA_OUT[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[3]~12_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~6_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector60~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~6_combout\,
	datab => \U1|U1|RW~0_combout\,
	datad => \U1|U1|Selector60~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[3]~12_combout\);

-- Location: FF_X61_Y42_N13
\U1|U1|RAM_DATA_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[3]~12_combout\,
	asdata => \U1|U1|Mux13~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(3));

-- Location: M9K_X64_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N18
\U2|altsyncram_component|auto_generated|mux2|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~60_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & 
-- !\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a83~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a67~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~60_combout\);

-- Location: LCCOMB_X48_Y42_N20
\U2|altsyncram_component|auto_generated|mux2|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~61_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~60_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~60_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a115~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a99~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~60_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\);

-- Location: M9K_X51_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\U2|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"22000000002222222200000000222222220000000022222222000000002222222200000000222222220000000088000888008880008800088800888000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888",
	mem_init2 => X"88800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888888800000000888888880000000088888888000000008888022200022000222002220002200022AA2",
	mem_init1 => X"22200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222",
	mem_init0 => X"222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000000222222220000000022222222000000002222222200000888008880008800088800888002A280000000200000280A8A8A8A8AAA8A8280200000002000080AAA8A8A8AAA8A828020200000282A8A8AAAAAAAAAA2A00000000000082A8A8A8A8A8A8A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N6
\U2|altsyncram_component|auto_generated|mux2|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~62_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~62_combout\);

-- Location: LCCOMB_X48_Y42_N24
\U2|altsyncram_component|auto_generated|mux2|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~63_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~62_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~62_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~62_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\);

-- Location: LCCOMB_X48_Y42_N26
\U2|altsyncram_component|auto_generated|mux2|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~64_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~61_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~61_combout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~63_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\);

-- Location: LCCOMB_X59_Y43_N24
\U1|U1|ShiftLeft1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~32_combout\ = (\U1|U1|IR~13_combout\) # ((\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~64_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR\(3),
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR~13_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~64_combout\,
	combout => \U1|U1|ShiftLeft1~32_combout\);

-- Location: LCCOMB_X56_Y37_N16
\U1|U1|ShiftLeft1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|ShiftLeft1~23_combout\ = (\U1|U1|ShiftLeft1~32_combout\) # (\U1|U1|ShiftLeft1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|ShiftLeft1~32_combout\,
	datad => \U1|U1|ShiftLeft1~13_combout\,
	combout => \U1|U1|ShiftLeft1~23_combout\);

-- Location: LCCOMB_X56_Y37_N18
\U1|U1|reg~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~389_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~191_combout\) # ((\U1|U1|reg~382_combout\)))) # (!\U1|U1|reg~533_combout\ & (!\U1|U1|reg~191_combout\ & (\U1|U1|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|ShiftLeft0~25_combout\,
	datad => \U1|U1|reg~382_combout\,
	combout => \U1|U1|reg~389_combout\);

-- Location: LCCOMB_X57_Y37_N4
\U1|U1|reg~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~390_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~389_combout\ & (\U1|U1|reg[3][2]~59_combout\)) # (!\U1|U1|reg~389_combout\ & ((\U1|U1|ShiftLeft1~23_combout\))))) # (!\U1|U1|reg~191_combout\ & (((\U1|U1|reg~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~191_combout\,
	datab => \U1|U1|reg[3][2]~59_combout\,
	datac => \U1|U1|ShiftLeft1~23_combout\,
	datad => \U1|U1|reg~389_combout\,
	combout => \U1|U1|reg~390_combout\);

-- Location: LCCOMB_X57_Y37_N6
\U1|U1|Selector61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector61~2_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg~386_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~388_combout\,
	datad => \U1|U1|reg~386_combout\,
	combout => \U1|U1|Selector61~2_combout\);

-- Location: LCCOMB_X57_Y37_N8
\U1|U1|Selector61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector61~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector61~2_combout\ & ((\U1|U1|reg~390_combout\))) # (!\U1|U1|Selector61~2_combout\ & (\U1|U1|reg~384_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~384_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~390_combout\,
	datad => \U1|U1|Selector61~2_combout\,
	combout => \U1|U1|Selector61~3_combout\);

-- Location: LCCOMB_X57_Y37_N10
\U1|U1|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector61~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~394_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~394_combout\,
	datad => \U1|U1|reg~396_combout\,
	combout => \U1|U1|Selector61~0_combout\);

-- Location: LCCOMB_X57_Y37_N20
\U1|U1|Selector61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector61~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector61~0_combout\ & (\U1|U1|reg~398_combout\)) # (!\U1|U1|Selector61~0_combout\ & ((\U1|U1|reg~392_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~398_combout\,
	datac => \U1|U1|reg~392_combout\,
	datad => \U1|U1|Selector61~0_combout\,
	combout => \U1|U1|Selector61~1_combout\);

-- Location: LCCOMB_X57_Y37_N2
\U1|U1|Selector61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector61~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|RAM_DATA_OUT[2]~18_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector61~1_combout\))) # 
-- (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|Selector61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|Selector61~3_combout\,
	datad => \U1|U1|Selector61~1_combout\,
	combout => \U1|U1|Selector61~4_combout\);

-- Location: LCCOMB_X57_Y37_N28
\U1|U1|Selector61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector61~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector61~4_combout\ & ((\U1|U1|FR[2]~reg0_q\))) # (!\U1|U1|Selector61~4_combout\ & (\U1|U1|X[2]~13_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[2]~13_combout\,
	datab => \U1|U1|FR[2]~reg0_q\,
	datac => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datad => \U1|U1|Selector61~4_combout\,
	combout => \U1|U1|Selector61~5_combout\);

-- Location: LCCOMB_X57_Y37_N24
\U1|U1|RAM_DATA_OUT[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[2]~11_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~4_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector61~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~4_combout\,
	datad => \U1|U1|Selector61~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[2]~11_combout\);

-- Location: FF_X57_Y37_N25
\U1|U1|RAM_DATA_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[2]~11_combout\,
	asdata => \U1|U1|Mux14~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(2));

-- Location: M9K_X64_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N28
\U2|altsyncram_component|auto_generated|mux2|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~65_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a82~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a66~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~65_combout\);

-- Location: M9K_X37_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N14
\U2|altsyncram_component|auto_generated|mux2|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~66_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~65_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~65_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|mux2|_~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~65_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a114~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a98~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\);

-- Location: M9K_X37_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"220000222200002222000022A280002222000022220000222200082A220000222200002222000022220000222080880800808808008088080080880AA88000088880000888800008888000088AA2000888800008888000088880002AA88020088880000888800008888222088A8000088880000888800008AAA0002888800008888000088880022A88820008888000088880000888A22008A8800008888000288880000AAA8000088880000888820008888022288880000888800008A88000088AA2000888800008888002088880002AA88000088880000888A000088882220888A000088880000A88800008AAA0000A88800008888000088880022A88802008",
	mem_init2 => X"888000088880000888A220088A8000088880000888800008A8800028888000088880002888800008888200088880000888820008888000088880000888800008A880002888800008888000088880020888820008888000088880000888A00008A8800008888020088880000A88800208888000088A8000088880200888A0000888800028888000088A80000A8880000888820008888000088880200888800008A8800008888000088A8000088880020888820008A88000288880000888800008A880020888800008888000088880000888A0000888800008888000088880000A8880000888800008888000088880000022020020220200202202002022020002",
	mem_init1 => X"22200002222000022220000222200002222000022220000222200002222000022220000222200002A220000222200002222000022220080222200002222000022220000222A0000222200002222000022220000A22200002222080022220000222208002222000022A200002222000022A2000022220008222200002222000822220000222280002222000022228000222200002A220000222200002A22000022220080222200002222000022220000222A0000222200002222000022220000A222000022220000222200002222080022220000222200002222000022A200002222000022A200002222000822220000222200082222000022228000222200002",
	mem_init0 => X"2228000222200002A220000222200002A220000222200002222000022220080222200002222000022220000222A0000222200002222000022220000A22200002222000022220000222A08002222000022A2000022220000A222000022220008222200002222080022220000222280002222000022A20000222200002A220000222200082222000022220000222200002222800022220000222200002222000022220000222200002222000022220000222200880800808808008088080080880802A2800000082A8A8AA2800000280A8AAA82800020080A8AAA82800000080AAAAA82802000080AA2800000280AAA8A828000080AAA8A82800000080A8A8A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000014022A2AAA2AAAA045455145515108A8AA28AA2A0115155515555422A2AAA2AAA88454551455140042AA8800100082AAA0882280A82A82280A805000008A00295144001100052A2880022000A545100000008822802800004410000401402A00000100008822000000001104400000000220880000000011400020008008200A01500000080008001000000001000200000000200040000004000800200800200888200544154AA84551152A0115155405420AA2A2A880A8415454551015082A8AA202A5455545408A8AA28AA2295108A8AAA02A5455151544054A8AA2A2A880A951545510152A2AAA28845555145551515008801055501552A2820A",
	mem_init2 => X"A202AA5450415440554A8A088002A11055445015044088A2805400002A0000440000050050080020000004000400080000000080010000000010002000000002000400000000200200000100105200445508802280280000010000882000400000000080014028000014014000000800000100020000000004000A954088828000010010000008008842888220004100104222002000000000008820200004208250422A882888115111404000084105510150822544128811544052A2A0AA0295150551095040450822AAA2A0454555015082A5451544054A8A95154AA045515514422A2AA80A95152A28AA202A5454A8A8044008820A5440140052A200A029",
	mem_init1 => X"20082AA5454054AA82AA544AA8280044014040020AAA02A5444A880880029510220000500000204408A02A04408A022000000001000022800A544088000000011000000001000000000040040000020020A40088AA11004400080000000080200000100440000020001104000800000000100028040000020000008000000008008000010050000002000000400080000000010002A5502220A000004004000002002210A2208800104405100002A8444100104222002000000000008820200004208250022A88A8411454208A011544144108A888A02000042082A880A84112A2094008AA2212A0808A104208A8212A0808A10454408AA20A208455104A2A28",
	mem_init0 => X"045555008A02A0A801105008002008002000011000005401402A4A08AAA045455101552A28AAA02AA545508A8AA28AAAAA8AA5508000454000000000080010010001000220004011000140010054AA922228A80105550152A2A820AA202A5455041544054A8AA0880029514440082A8A08828A82A0A014250055408A888A0200015151104040002A2A22080800054551015082A8045544145554422A220A2AAA211544144108A88828AA28AA2045544145555422A220A2AAAA1154554A011544508AA280A202882A5008AA2A920000AA220000222A88002A220A10808A22200882A22888822AA08002A2288002212A2280802222800022220880AAAA8808AA29",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N26
\U2|altsyncram_component|auto_generated|mux2|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~67_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~67_combout\);

-- Location: M9K_X51_Y45_N0
\U2|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2A20888A2A212A0808A1042288884A80000A8A12A2008801155425440110022AAA9550AAA2AA2AA28A22A2AAAAA2AA28A20A2084551084A0202A951151084004511500405148111440011514040014811114045494111540041151081004015514004109511140405514951004051151080000151140445081151404410951550444150015415414AA05555551552AA155555451004500A054415015491114440551501490041552A2A80A48020AA955545490041552AAA88805408002802000000110400400088200200044000000022000000011040040008820020004400000002200000001100000000880000000441001000220800829000A2AA5441052",
	mem_init2 => X"40145451109404551100405150422A88250545152A2155455454200011445500104454111524045451011544504200105545001055451104210545410004544111144204451000554501105254455000044442541011420AA8212A0808A1155542541011422AAA29500AAA2AA28288545545144144545545144154545545154154154545154545545108AA22A2AA28A20A22A2AAA8AA0AA2AAAAA8AA0AA0A22AA8A22A2AA2A045511515554550511515554550511515514510550551514551515514422A880425005514AA85551551552AA15555545029515055014A8A82A80AA0A5454055052A2A029515052A2A029515052A2A029515052A2A029515052A2A",
	mem_init1 => X"2A5545425010154A88AA155052AA2004551414AA88011545052A222845514144508AA2909504045082A20A22A544054454511514022AA80A888A22AAA0455501511144555108AAA02A222A8AAA01154405444551555422A880A888AA2A28845510151150010842102404040020420241021C01002001084880A800AAA2000022220000222200002222088822220000222200002222000022AA8000222280002222000022220008AA2200002A22000022220000222288802222008022220000222200002AAA0000222A00002222000022220088A2220000A2220000A2220000222A8800222200002222080022220000AAA200002222000022A200002222088822",
	mem_init0 => X"220000222200082222000022AA8008222200002222800022220008AA228000222200002A220000222288802A22000022220000222200002AAA0080222200002222000022220088A22A0000222200002222000022228000A222000022220000222200002222080022220000222200002222000022A200002222000022A2000022A2000822220000A222000822220008222200002222080022228000222280002222000022A200002A2200002A2200002222000822220080222200802222000022228000222A000022220000222200002A220000A22200002222000022220080222208002222000022220000222A0000A2A2000022220000222200002222080822",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N12
\U2|altsyncram_component|auto_generated|mux2|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~68_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~67_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~67_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~67_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\);

-- Location: LCCOMB_X42_Y44_N14
\U2|altsyncram_component|auto_generated|mux2|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~69_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~66_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~66_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~68_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\);

-- Location: LCCOMB_X43_Y37_N28
\U1|U2|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~1_combout\ = (\U1|U1|X\(3) & (\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U1|Y[4]~_Duplicate_1_q\ $ (!\U1|U1|X\(4))))) # (!\U1|U1|X\(3) & (!\U1|U1|Y[3]~_Duplicate_1_q\ & (\U1|U1|Y[4]~_Duplicate_1_q\ $ (!\U1|U1|X\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(3),
	datab => \U1|U1|Y[4]~_Duplicate_1_q\,
	datac => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => \U1|U1|X\(4),
	combout => \U1|U2|Equal5~1_combout\);

-- Location: LCCOMB_X43_Y37_N30
\U1|U2|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~2_combout\ = (\U1|U1|X\(6) & (\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U1|Y[5]~_Duplicate_1_q\ $ (!\U1|U1|X\(5))))) # (!\U1|U1|X\(6) & (!\U1|U1|Y[6]~_Duplicate_1_q\ & (\U1|U1|Y[5]~_Duplicate_1_q\ $ (!\U1|U1|X\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(6),
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datac => \U1|U1|X\(5),
	datad => \U1|U1|Y[6]~_Duplicate_1_q\,
	combout => \U1|U2|Equal5~2_combout\);

-- Location: LCCOMB_X43_Y37_N0
\U1|U2|Equal5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~3_combout\ = (\U1|U1|X\(7) & (\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U1|X\(8) $ (!\U1|U1|Y[8]~_Duplicate_1_q\)))) # (!\U1|U1|X\(7) & (!\U1|U1|Y[7]~_Duplicate_1_q\ & (\U1|U1|X\(8) $ (!\U1|U1|Y[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(7),
	datab => \U1|U1|X\(8),
	datac => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => \U1|U1|Y[7]~_Duplicate_1_q\,
	combout => \U1|U2|Equal5~3_combout\);

-- Location: LCCOMB_X43_Y37_N18
\U1|U2|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~4_combout\ = (\U1|U2|Equal5~0_combout\ & (\U1|U2|Equal5~1_combout\ & (\U1|U2|Equal5~2_combout\ & \U1|U2|Equal5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal5~0_combout\,
	datab => \U1|U2|Equal5~1_combout\,
	datac => \U1|U2|Equal5~2_combout\,
	datad => \U1|U2|Equal5~3_combout\,
	combout => \U1|U2|Equal5~4_combout\);

-- Location: LCCOMB_X45_Y37_N0
\U1|U2|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~1_cout\ = CARRY((!\U1|U1|X\(0) & \U1|U1|Y[0]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(0),
	datab => \U1|U1|Y[0]~_Duplicate_1_q\,
	datad => VCC,
	cout => \U1|U2|LessThan4~1_cout\);

-- Location: LCCOMB_X45_Y37_N2
\U1|U2|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~3_cout\ = CARRY((\U1|U1|X\(1) & ((!\U1|U2|LessThan4~1_cout\) # (!\U1|U1|Y[1]~_Duplicate_1_q\))) # (!\U1|U1|X\(1) & (!\U1|U1|Y[1]~_Duplicate_1_q\ & !\U1|U2|LessThan4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(1),
	datab => \U1|U1|Y[1]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~1_cout\,
	cout => \U1|U2|LessThan4~3_cout\);

-- Location: LCCOMB_X45_Y37_N4
\U1|U2|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~5_cout\ = CARRY((\U1|U1|Y[2]~_Duplicate_1_q\ & ((!\U1|U2|LessThan4~3_cout\) # (!\U1|U1|X\(2)))) # (!\U1|U1|Y[2]~_Duplicate_1_q\ & (!\U1|U1|X\(2) & !\U1|U2|LessThan4~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[2]~_Duplicate_1_q\,
	datab => \U1|U1|X\(2),
	datad => VCC,
	cin => \U1|U2|LessThan4~3_cout\,
	cout => \U1|U2|LessThan4~5_cout\);

-- Location: LCCOMB_X45_Y37_N6
\U1|U2|LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~7_cout\ = CARRY((\U1|U1|X\(3) & ((!\U1|U2|LessThan4~5_cout\) # (!\U1|U1|Y[3]~_Duplicate_1_q\))) # (!\U1|U1|X\(3) & (!\U1|U1|Y[3]~_Duplicate_1_q\ & !\U1|U2|LessThan4~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(3),
	datab => \U1|U1|Y[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~5_cout\,
	cout => \U1|U2|LessThan4~7_cout\);

-- Location: LCCOMB_X45_Y37_N8
\U1|U2|LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~9_cout\ = CARRY((\U1|U1|Y[4]~_Duplicate_1_q\ & ((!\U1|U2|LessThan4~7_cout\) # (!\U1|U1|X\(4)))) # (!\U1|U1|Y[4]~_Duplicate_1_q\ & (!\U1|U1|X\(4) & !\U1|U2|LessThan4~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[4]~_Duplicate_1_q\,
	datab => \U1|U1|X\(4),
	datad => VCC,
	cin => \U1|U2|LessThan4~7_cout\,
	cout => \U1|U2|LessThan4~9_cout\);

-- Location: LCCOMB_X45_Y37_N10
\U1|U2|LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~11_cout\ = CARRY((\U1|U1|X\(5) & ((!\U1|U2|LessThan4~9_cout\) # (!\U1|U1|Y[5]~_Duplicate_1_q\))) # (!\U1|U1|X\(5) & (!\U1|U1|Y[5]~_Duplicate_1_q\ & !\U1|U2|LessThan4~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(5),
	datab => \U1|U1|Y[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~9_cout\,
	cout => \U1|U2|LessThan4~11_cout\);

-- Location: LCCOMB_X45_Y37_N12
\U1|U2|LessThan4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~13_cout\ = CARRY((\U1|U1|Y[6]~_Duplicate_1_q\ & ((!\U1|U2|LessThan4~11_cout\) # (!\U1|U1|X\(6)))) # (!\U1|U1|Y[6]~_Duplicate_1_q\ & (!\U1|U1|X\(6) & !\U1|U2|LessThan4~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[6]~_Duplicate_1_q\,
	datab => \U1|U1|X\(6),
	datad => VCC,
	cin => \U1|U2|LessThan4~11_cout\,
	cout => \U1|U2|LessThan4~13_cout\);

-- Location: LCCOMB_X45_Y37_N14
\U1|U2|LessThan4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~15_cout\ = CARRY((\U1|U1|X\(7) & ((!\U1|U2|LessThan4~13_cout\) # (!\U1|U1|Y[7]~_Duplicate_1_q\))) # (!\U1|U1|X\(7) & (!\U1|U1|Y[7]~_Duplicate_1_q\ & !\U1|U2|LessThan4~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(7),
	datab => \U1|U1|Y[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~13_cout\,
	cout => \U1|U2|LessThan4~15_cout\);

-- Location: LCCOMB_X45_Y37_N16
\U1|U2|LessThan4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~17_cout\ = CARRY((\U1|U1|X\(8) & (\U1|U1|Y[8]~_Duplicate_1_q\ & !\U1|U2|LessThan4~15_cout\)) # (!\U1|U1|X\(8) & ((\U1|U1|Y[8]~_Duplicate_1_q\) # (!\U1|U2|LessThan4~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(8),
	datab => \U1|U1|Y[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~15_cout\,
	cout => \U1|U2|LessThan4~17_cout\);

-- Location: LCCOMB_X45_Y37_N18
\U1|U2|LessThan4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~19_cout\ = CARRY((\U1|U1|Y[9]~_Duplicate_1_q\ & (\U1|U1|X\(9) & !\U1|U2|LessThan4~17_cout\)) # (!\U1|U1|Y[9]~_Duplicate_1_q\ & ((\U1|U1|X\(9)) # (!\U1|U2|LessThan4~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[9]~_Duplicate_1_q\,
	datab => \U1|U1|X\(9),
	datad => VCC,
	cin => \U1|U2|LessThan4~17_cout\,
	cout => \U1|U2|LessThan4~19_cout\);

-- Location: LCCOMB_X45_Y37_N20
\U1|U2|LessThan4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~21_cout\ = CARRY((\U1|U1|Y[10]~_Duplicate_1_q\ & ((!\U1|U2|LessThan4~19_cout\) # (!\U1|U1|X\(10)))) # (!\U1|U1|Y[10]~_Duplicate_1_q\ & (!\U1|U1|X\(10) & !\U1|U2|LessThan4~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U1|X\(10),
	datad => VCC,
	cin => \U1|U2|LessThan4~19_cout\,
	cout => \U1|U2|LessThan4~21_cout\);

-- Location: LCCOMB_X45_Y37_N22
\U1|U2|LessThan4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~23_cout\ = CARRY((\U1|U1|X\(11) & ((!\U1|U2|LessThan4~21_cout\) # (!\U1|U1|Y[11]~_Duplicate_1_q\))) # (!\U1|U1|X\(11) & (!\U1|U1|Y[11]~_Duplicate_1_q\ & !\U1|U2|LessThan4~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(11),
	datab => \U1|U1|Y[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~21_cout\,
	cout => \U1|U2|LessThan4~23_cout\);

-- Location: LCCOMB_X45_Y37_N24
\U1|U2|LessThan4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~25_cout\ = CARRY((\U1|U1|Y[12]~_Duplicate_1_q\ & ((!\U1|U2|LessThan4~23_cout\) # (!\U1|U1|X\(12)))) # (!\U1|U1|Y[12]~_Duplicate_1_q\ & (!\U1|U1|X\(12) & !\U1|U2|LessThan4~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[12]~_Duplicate_1_q\,
	datab => \U1|U1|X\(12),
	datad => VCC,
	cin => \U1|U2|LessThan4~23_cout\,
	cout => \U1|U2|LessThan4~25_cout\);

-- Location: LCCOMB_X45_Y37_N26
\U1|U2|LessThan4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~27_cout\ = CARRY((\U1|U1|Y[13]~_Duplicate_1_q\ & (\U1|U1|X\(13) & !\U1|U2|LessThan4~25_cout\)) # (!\U1|U1|Y[13]~_Duplicate_1_q\ & ((\U1|U1|X\(13)) # (!\U1|U2|LessThan4~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[13]~_Duplicate_1_q\,
	datab => \U1|U1|X\(13),
	datad => VCC,
	cin => \U1|U2|LessThan4~25_cout\,
	cout => \U1|U2|LessThan4~27_cout\);

-- Location: LCCOMB_X45_Y37_N28
\U1|U2|LessThan4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~29_cout\ = CARRY((\U1|U1|X\(14) & (\U1|U1|Y[14]~_Duplicate_1_q\ & !\U1|U2|LessThan4~27_cout\)) # (!\U1|U1|X\(14) & ((\U1|U1|Y[14]~_Duplicate_1_q\) # (!\U1|U2|LessThan4~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X\(14),
	datab => \U1|U1|Y[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \U1|U2|LessThan4~27_cout\,
	cout => \U1|U2|LessThan4~29_cout\);

-- Location: LCCOMB_X45_Y37_N30
\U1|U2|LessThan4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|LessThan4~30_combout\ = (\U1|U1|X\(15) & (\U1|U2|LessThan4~29_cout\ & \U1|U1|Y[15]~_Duplicate_1_q\)) # (!\U1|U1|X\(15) & ((\U1|U2|LessThan4~29_cout\) # (\U1|U1|Y[15]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|X\(15),
	datad => \U1|U1|Y[15]~_Duplicate_1_q\,
	cin => \U1|U2|LessThan4~29_cout\,
	combout => \U1|U2|LessThan4~30_combout\);

-- Location: LCCOMB_X46_Y39_N18
\U1|U2|Equal5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~7_combout\ = (\U1|U1|Y[14]~_Duplicate_1_q\ & (\U1|U1|X\(14) & (\U1|U1|X\(13) $ (!\U1|U1|Y[13]~_Duplicate_1_q\)))) # (!\U1|U1|Y[14]~_Duplicate_1_q\ & (!\U1|U1|X\(14) & (\U1|U1|X\(13) $ (!\U1|U1|Y[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[14]~_Duplicate_1_q\,
	datab => \U1|U1|X\(14),
	datac => \U1|U1|X\(13),
	datad => \U1|U1|Y[13]~_Duplicate_1_q\,
	combout => \U1|U2|Equal5~7_combout\);

-- Location: LCCOMB_X46_Y39_N24
\U1|U2|Equal5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~6_combout\ = (\U1|U1|Y[11]~_Duplicate_1_q\ & (\U1|U1|X\(11) & (\U1|U1|X\(12) $ (!\U1|U1|Y[12]~_Duplicate_1_q\)))) # (!\U1|U1|Y[11]~_Duplicate_1_q\ & (!\U1|U1|X\(11) & (\U1|U1|X\(12) $ (!\U1|U1|Y[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[11]~_Duplicate_1_q\,
	datab => \U1|U1|X\(11),
	datac => \U1|U1|X\(12),
	datad => \U1|U1|Y[12]~_Duplicate_1_q\,
	combout => \U1|U2|Equal5~6_combout\);

-- Location: LCCOMB_X46_Y39_N22
\U1|U2|Equal5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~5_combout\ = (\U1|U1|Y[10]~_Duplicate_1_q\ & (\U1|U1|X\(10) & (\U1|U1|Y[9]~_Duplicate_1_q\ $ (!\U1|U1|X\(9))))) # (!\U1|U1|Y[10]~_Duplicate_1_q\ & (!\U1|U1|X\(10) & (\U1|U1|Y[9]~_Duplicate_1_q\ $ (!\U1|U1|X\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Y[10]~_Duplicate_1_q\,
	datab => \U1|U1|X\(10),
	datac => \U1|U1|Y[9]~_Duplicate_1_q\,
	datad => \U1|U1|X\(9),
	combout => \U1|U2|Equal5~5_combout\);

-- Location: LCCOMB_X43_Y37_N20
\U1|U2|Equal5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|Equal5~9_combout\ = (\U1|U2|Equal5~8_combout\ & (\U1|U2|Equal5~7_combout\ & (\U1|U2|Equal5~6_combout\ & \U1|U2|Equal5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|Equal5~8_combout\,
	datab => \U1|U2|Equal5~7_combout\,
	datac => \U1|U2|Equal5~6_combout\,
	datad => \U1|U2|Equal5~5_combout\,
	combout => \U1|U2|Equal5~9_combout\);

-- Location: LCCOMB_X43_Y37_N22
\U1|U2|auxFR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|auxFR~1_combout\ = (!\U1|U2|LessThan3~30_combout\ & (!\U1|U2|LessThan4~30_combout\ & ((!\U1|U2|Equal5~9_combout\) # (!\U1|U2|Equal5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|LessThan3~30_combout\,
	datab => \U1|U2|Equal5~4_combout\,
	datac => \U1|U2|LessThan4~30_combout\,
	datad => \U1|U2|Equal5~9_combout\,
	combout => \U1|U2|auxFR~1_combout\);

-- Location: LCCOMB_X52_Y37_N12
\U1|U2|auxFR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U2|auxFR~3_combout\ = (\KEY[0]~input_o\ & (((\U1|U2|auxFR~1_combout\) # (!\U1|U2|Equal4~0_combout\)) # (!\U1|U2|auxFR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|auxFR~2_combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|Equal4~0_combout\,
	datad => \U1|U2|auxFR~1_combout\,
	combout => \U1|U2|auxFR~3_combout\);

-- Location: LCCOMB_X52_Y37_N30
\U1|U1|FR[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[2]~25_combout\ = (!\U1|U2|LessThan3~30_combout\ & (\KEY[0]~input_o\ & !\U1|U2|auxFR~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|LessThan3~30_combout\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U2|auxFR~3_combout\,
	combout => \U1|U1|FR[2]~25_combout\);

-- Location: LCCOMB_X52_Y37_N4
\U1|U1|FR[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[2]~53_combout\ = (\U1|U2|auxFR~3_combout\ & ((\U1|U1|FR[2]~reg0_q\) # ((\U1|U1|FR[2]~25_combout\ & !\U1|U2|LessThan4~30_combout\)))) # (!\U1|U2|auxFR~3_combout\ & (\U1|U1|FR[2]~25_combout\ & ((!\U1|U2|LessThan4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U2|auxFR~3_combout\,
	datab => \U1|U1|FR[2]~25_combout\,
	datac => \U1|U1|FR[2]~reg0_q\,
	datad => \U1|U2|LessThan4~30_combout\,
	combout => \U1|U1|FR[2]~53_combout\);

-- Location: LCCOMB_X52_Y37_N26
\U1|U1|FR[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[2]~54_combout\ = (\U1|U1|selM6\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~69_combout\)) # (!\U1|U1|selM6\(0) & ((\U1|U1|FR[2]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM6\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~69_combout\,
	datad => \U1|U1|FR[2]~53_combout\,
	combout => \U1|U1|FR[2]~54_combout\);

-- Location: FF_X52_Y37_N27
\U1|U1|FR[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[2]~54_combout\,
	asdata => \U1|U1|FR[2]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[2]~reg0_q\);

-- Location: LCCOMB_X53_Y37_N16
\U1|U1|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~17_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|FR[9]~reg0_q\ & ((!\U1|U1|IR~10_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|FR[2]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[9]~reg0_q\,
	datab => \U1|U1|FR[2]~reg0_q\,
	datac => \U1|U1|IR~10_combout\,
	datad => \U1|U1|IR~2_combout\,
	combout => \U1|U1|process_0~17_combout\);

-- Location: LCCOMB_X53_Y37_N8
\U1|U1|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~18_combout\ = (\U1|U1|process_0~17_combout\ & ((\U1|U1|IR~10_combout\ & (!\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~10_combout\ & (\U1|U1|IR~1_combout\ & \U1|U1|IR~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~10_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|IR~0_combout\,
	datad => \U1|U1|process_0~17_combout\,
	combout => \U1|U1|process_0~18_combout\);

-- Location: LCCOMB_X53_Y44_N10
\U1|U1|FR[6]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[6]~reg0feeder_combout\ = \U1|U1|FR[6]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[6]~62_combout\,
	combout => \U1|U1|FR[6]~reg0feeder_combout\);

-- Location: FF_X53_Y44_N11
\U1|U1|FR[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[6]~reg0feeder_combout\,
	asdata => \U1|U1|FR[6]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[6]~reg0_q\);

-- Location: LCCOMB_X53_Y47_N20
\U1|U1|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~14_combout\ = (\U1|U1|IR~0_combout\ & (\U1|U1|IR~2_combout\ & !\U1|U1|IR~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|process_0~14_combout\);

-- Location: LCCOMB_X52_Y37_N8
\U1|U1|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~15_combout\ = (\U1|U1|process_0~14_combout\ & ((\U1|U1|IR~10_combout\ & ((\U1|U1|FR[6]~reg0_q\))) # (!\U1|U1|IR~10_combout\ & (!\U1|U1|FR[5]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[5]~reg0_q\,
	datab => \U1|U1|FR[6]~reg0_q\,
	datac => \U1|U1|process_0~14_combout\,
	datad => \U1|U1|IR~10_combout\,
	combout => \U1|U1|process_0~15_combout\);

-- Location: LCCOMB_X52_Y37_N28
\U1|U1|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~8_combout\ = (!\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\ & !\U1|U1|IR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|process_0~8_combout\);

-- Location: LCCOMB_X52_Y37_N22
\U1|U1|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~9_combout\ = (\U1|U1|process_0~8_combout\ & ((\U1|U1|IR~10_combout\ & (\U1|U1|FR[3]~reg0_q\)) # (!\U1|U1|IR~10_combout\ & ((!\U1|U1|FR[2]~reg0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[3]~reg0_q\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|FR[2]~reg0_q\,
	datad => \U1|U1|process_0~8_combout\,
	combout => \U1|U1|process_0~9_combout\);

-- Location: LCCOMB_X52_Y37_N16
\U1|U1|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~10_combout\ = (\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & !\U1|U1|IR~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|IR~0_combout\,
	combout => \U1|U1|process_0~10_combout\);

-- Location: LCCOMB_X52_Y37_N10
\U1|U1|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~11_combout\ = (\U1|U1|process_0~10_combout\ & ((\U1|U1|IR~10_combout\ & ((\U1|U1|FR[4]~reg0_q\))) # (!\U1|U1|IR~10_combout\ & (!\U1|U1|FR[3]~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[3]~reg0_q\,
	datab => \U1|U1|IR~10_combout\,
	datac => \U1|U1|FR[4]~reg0_q\,
	datad => \U1|U1|process_0~10_combout\,
	combout => \U1|U1|process_0~11_combout\);

-- Location: LCCOMB_X52_Y37_N18
\U1|U1|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~16_combout\ = (\U1|U1|process_0~13_combout\) # ((\U1|U1|process_0~15_combout\) # ((\U1|U1|process_0~9_combout\) # (\U1|U1|process_0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~13_combout\,
	datab => \U1|U1|process_0~15_combout\,
	datac => \U1|U1|process_0~9_combout\,
	datad => \U1|U1|process_0~11_combout\,
	combout => \U1|U1|process_0~16_combout\);

-- Location: LCCOMB_X53_Y37_N6
\U1|U1|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|process_0~21_combout\ = (\U1|U1|process_0~20_combout\) # ((\U1|U1|process_0~7_combout\) # ((\U1|U1|process_0~18_combout\) # (\U1|U1|process_0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~20_combout\,
	datab => \U1|U1|process_0~7_combout\,
	datac => \U1|U1|process_0~18_combout\,
	datad => \U1|U1|process_0~16_combout\,
	combout => \U1|U1|process_0~21_combout\);

-- Location: LCCOMB_X53_Y47_N8
\U1|U1|RW~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RW~0_combout\ = (\U1|U1|Equal31~0_combout\ & \U1|U1|process_0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Equal31~0_combout\,
	datac => \U1|U1|process_0~21_combout\,
	combout => \U1|U1|RW~0_combout\);

-- Location: LCCOMB_X57_Y48_N30
\U1|U1|FR[12]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[12]~67_combout\ = (\U1|U1|selM6\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~29_combout\)) # (!\U1|U1|selM6\(0) & (((\U1|U1|FR[12]~reg0_q\ & \KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|selM6\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	datac => \U1|U1|FR[12]~reg0_q\,
	datad => \KEY[0]~input_o\,
	combout => \U1|U1|FR[12]~67_combout\);

-- Location: FF_X57_Y48_N31
\U1|U1|FR[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[12]~67_combout\,
	asdata => \U1|U1|FR[12]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[12]~reg0_q\);

-- Location: LCCOMB_X60_Y43_N28
\U1|U1|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector51~2_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & (\U1|U1|reg~278_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~278_combout\,
	datad => \U1|U1|reg~280_combout\,
	combout => \U1|U1|Selector51~2_combout\);

-- Location: LCCOMB_X60_Y43_N30
\U1|U1|Selector51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector51~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector51~2_combout\ & ((\U1|U1|reg~282_combout\))) # (!\U1|U1|Selector51~2_combout\ & (\U1|U1|reg~276_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg~276_combout\,
	datac => \U1|U1|reg~282_combout\,
	datad => \U1|U1|Selector51~2_combout\,
	combout => \U1|U1|Selector51~3_combout\);

-- Location: LCCOMB_X59_Y41_N4
\U1|U1|Selector51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector51~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|RAM_DATA_OUT[2]~20_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[12]~4_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- ((\U1|U1|Selector51~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[12]~4_combout\,
	datad => \U1|U1|Selector51~3_combout\,
	combout => \U1|U1|Selector51~4_combout\);

-- Location: LCCOMB_X60_Y45_N12
\U1|U1|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector51~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg~270_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~272_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~270_combout\,
	datad => \U1|U1|reg~272_combout\,
	combout => \U1|U1|Selector51~0_combout\);

-- Location: LCCOMB_X60_Y45_N6
\U1|U1|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector51~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector51~0_combout\ & ((\U1|U1|reg~274_combout\))) # (!\U1|U1|Selector51~0_combout\ & (\U1|U1|reg~268_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~268_combout\,
	datac => \U1|U1|reg~274_combout\,
	datad => \U1|U1|Selector51~0_combout\,
	combout => \U1|U1|Selector51~1_combout\);

-- Location: LCCOMB_X59_Y41_N6
\U1|U1|Selector51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector51~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector51~4_combout\ & (\U1|U1|FR[12]~reg0_q\)) # (!\U1|U1|Selector51~4_combout\ & ((\U1|U1|Selector51~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|FR[12]~reg0_q\,
	datac => \U1|U1|Selector51~4_combout\,
	datad => \U1|U1|Selector51~1_combout\,
	combout => \U1|U1|Selector51~5_combout\);

-- Location: LCCOMB_X59_Y41_N26
\U1|U1|RAM_DATA_OUT[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[12]~8_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~24_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector51~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~24_combout\,
	datab => \U1|U1|RW~0_combout\,
	datad => \U1|U1|Selector51~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[12]~8_combout\);

-- Location: FF_X59_Y41_N27
\U1|U1|RAM_DATA_OUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[12]~8_combout\,
	asdata => \U1|U1|Mux4~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(12));

-- Location: M9K_X51_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N2
\U2|altsyncram_component|auto_generated|mux2|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~25_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a92~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a76~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~25_combout\);

-- Location: LCCOMB_X43_Y44_N4
\U2|altsyncram_component|auto_generated|mux2|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~26_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~25_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~25_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a108~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a124~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~25_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\);

-- Location: M9K_X51_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000080000000000000000000000000008205400000000000000000000000000000002A000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140000004102A00000001040A8000000060014102A00040000000000000000000000000000000020000000000000000000000000002081500000000A0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000004000000000000000015000000818005040A800100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000082054000000020008000000000000000000000000000000000000000000000000005400000000000000000000000000000000000000000000000000000002A00000000000000000000000000000000000000000000000000000001500000D00000004102A00000001040A800000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000020000000000008000000000002000000000400002000000000000000000001400000000000100002800000000002000050000000000040000A0000000000080001400000000001000028000000000020000500000198108421084041B98F98FC9C80E0F2510842731308000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000333333333333333333333333333333000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000333333333333333333333333333333000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\U2|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000001C5500000000000AA000000000015400000000002A800000000005500000000000AA00000000001555000000815000000000000000000000008081500000028000000000005000000000000A00000000014000000000A80000000000000040A8000001400000000000280000000000050000000000A00000054000000000000002054000000A00000000000140000000000028000000000500000000000000000000002A00000102A00000040A8000001400000000000280000000000050000000000A00000000054000000000002054000000A0000000000014000000000002800000000050000000002A00000000000000102A00000050000000000",
	mem_init2 => X"00A000000000001400000000028000000000000001500000081500000A800000000000000100002A0000005000000000000A00000000000140000000000028000000000000000000000000000000000000000000000A800000140000000000005000000000040A8000000054000000A0000000000002800000000020540000000000000000000000000000000000000001500000028000000000000A000000000081500000000A800000140000000000005000000000040A80000000000000000000000000000000000000002A000000500000000000014000000000102A00000001500000028000000000000A00000000008150000000000000000000000000",
	mem_init1 => X"00000000000000000000000000008000000004000000A000000000000280000000002004000000000000000000000008000000004000000A0000000000002800000000020040000000000000000000000000000000000000000000000000000200000000100000028000000000000A000000000080100000000000000000000000200000000100000028000000000000A000000000080100000000000000000000000000000000000000000000000200000000100000028000000000000A00000000008010000000000000000008000000004000000A000000000000280000000002004000000000000000000000000000000000000400000000200000100000",
	mem_init0 => X"A00000100000000A0000010000000000020000000000000004000000000200000050000000000A0000000400000000000000080000000004000000A000000000140000000800000000000000000100000000020000005000000000000A000000000001400000000028000000100000000000000000020000000004000000A0000000000014000000000002800000000050000000200000000000100000000000080000000040000000000000020000000000010000000000008000001028000014000028002000008040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N6
\U2|altsyncram_component|auto_generated|mux2|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~27_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~27_combout\);

-- Location: LCCOMB_X43_Y44_N0
\U2|altsyncram_component|auto_generated|mux2|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~28_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~27_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~27_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~27_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\);

-- Location: LCCOMB_X43_Y44_N26
\U2|altsyncram_component|auto_generated|mux2|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~29_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~26_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~26_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~28_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\);

-- Location: LCCOMB_X57_Y48_N24
\U1|U1|OP[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|OP[2]~0_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~29_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(12),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~29_combout\,
	combout => \U1|U1|OP[2]~0_combout\);

-- Location: LCCOMB_X62_Y46_N12
\U1|U1|Equal8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal8~2_combout\ = (\U1|U1|IR~5_combout\ & (\U1|U1|IR~6_combout\ & (\U1|U1|IR~4_combout\ & !\U1|U1|IR~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~5_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|IR~7_combout\,
	combout => \U1|U1|Equal8~2_combout\);

-- Location: LCCOMB_X62_Y46_N26
\U1|U1|Equal15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal15~0_combout\ = (\U1|U1|IR~3_combout\ & (!\U1|U1|OP[2]~0_combout\ & \U1|U1|Equal8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~3_combout\,
	datab => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|Equal8~2_combout\,
	combout => \U1|U1|Equal15~0_combout\);

-- Location: LCCOMB_X61_Y41_N14
\U1|U1|M4[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|M4[15]~24_combout\ = (\U1|U1|Equal15~0_combout\ & ((!\U1|U1|IR~12_combout\) # (!\U1|U1|IR~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~11_combout\,
	datac => \U1|U1|Equal15~0_combout\,
	datad => \U1|U1|IR~12_combout\,
	combout => \U1|U1|M4[15]~24_combout\);

-- Location: LCCOMB_X61_Y41_N8
\U1|U1|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector24~0_combout\ = ((\U1|U1|M4[15]~24_combout\) # (!\U1|U1|selM2[2]~3_combout\)) # (!\U1|U1|Selector19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~0_combout\,
	datac => \U1|U1|M4[15]~24_combout\,
	datad => \U1|U1|selM2[2]~3_combout\,
	combout => \U1|U1|Selector24~0_combout\);

-- Location: LCCOMB_X56_Y43_N0
\U1|U1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector30~0_combout\ = (\U1|U1|Decoder0~4_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Decoder0~4_combout\,
	datab => \U1|U1|state.decode~q\,
	datac => \U1|U1|Selector24~0_combout\,
	datad => \U1|U1|Selector23~0_combout\,
	combout => \U1|U1|Selector30~0_combout\);

-- Location: FF_X56_Y43_N1
\U1|U1|LoadReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector30~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(6));

-- Location: LCCOMB_X57_Y39_N22
\U1|U1|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector28~0_combout\ = (\U1|U1|Decoder0~6_combout\ & ((\U1|U1|Selector23~0_combout\) # ((\U1|U1|state.decode~q\ & \U1|U1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector23~0_combout\,
	datab => \U1|U1|Decoder0~6_combout\,
	datac => \U1|U1|state.decode~q\,
	datad => \U1|U1|Selector24~0_combout\,
	combout => \U1|U1|Selector28~0_combout\);

-- Location: FF_X57_Y39_N23
\U1|U1|LoadReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector28~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadReg\(4));

-- Location: LCCOMB_X56_Y43_N18
\U1|U1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux0~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|LoadReg\(5))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|LoadReg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadReg\(5),
	datab => \U1|U1|LoadReg\(4),
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Mux0~2_combout\);

-- Location: LCCOMB_X56_Y43_N30
\U1|U1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux0~3_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux0~2_combout\ & (\U1|U1|LoadReg\(7))) # (!\U1|U1|Mux0~2_combout\ & ((\U1|U1|LoadReg\(6)))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadReg\(7),
	datab => \U1|U1|LoadReg\(6),
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|Mux0~2_combout\,
	combout => \U1|U1|Mux0~3_combout\);

-- Location: LCCOMB_X56_Y43_N28
\U1|U1|reg~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~169_combout\ = ((\U1|U1|IR~0_combout\ & ((!\U1|U1|Mux0~3_combout\))) # (!\U1|U1|IR~0_combout\ & (!\U1|U1|Mux0~1_combout\))) # (!\U1|U1|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux0~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux0~3_combout\,
	datad => \U1|U1|Decoder0~3_combout\,
	combout => \U1|U1|reg~169_combout\);

-- Location: LCCOMB_X55_Y47_N0
\U1|U1|reg~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~192_combout\ = (\U1|U1|reg~533_combout\ & ((\U1|U1|reg~182_combout\) # ((\U1|U1|reg~191_combout\)))) # (!\U1|U1|reg~533_combout\ & (((!\U1|U1|reg~191_combout\ & \U1|U1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~533_combout\,
	datab => \U1|U1|reg~182_combout\,
	datac => \U1|U1|reg~191_combout\,
	datad => \U1|U1|ShiftLeft0~8_combout\,
	combout => \U1|U1|reg~192_combout\);

-- Location: LCCOMB_X55_Y47_N26
\U1|U1|reg~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~193_combout\ = (\U1|U1|reg~191_combout\ & ((\U1|U1|reg~192_combout\ & (\U1|U1|reg[3][8]~3_combout\)) # (!\U1|U1|reg~192_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~191_combout\ & (((\U1|U1|reg~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[3][8]~3_combout\,
	datab => \U1|U1|reg~191_combout\,
	datac => \U1|U1|ShiftLeft1~9_combout\,
	datad => \U1|U1|reg~192_combout\,
	combout => \U1|U1|reg~193_combout\);

-- Location: FF_X55_Y47_N5
\U1|U1|reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[3][8]~3_combout\,
	asdata => \U1|U1|reg~193_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[3][8]~q\);

-- Location: LCCOMB_X55_Y47_N4
\U1|U1|reg[3][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[3][8]~3_combout\ = (\U1|U1|reg~169_combout\ & (\U1|U1|reg[3][8]~q\)) # (!\U1|U1|reg~169_combout\ & ((\U1|U1|M2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|reg~169_combout\,
	datac => \U1|U1|reg[3][8]~q\,
	datad => \U1|U1|M2~6_combout\,
	combout => \U1|U1|reg[3][8]~3_combout\);

-- Location: LCCOMB_X55_Y47_N8
\U1|U1|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux40~0_combout\ = (\U1|U1|IR~8_combout\ & (((\U1|U1|IR~9_combout\)))) # (!\U1|U1|IR~8_combout\ & ((\U1|U1|IR~9_combout\ & ((\U1|U1|reg[2][8]~1_combout\))) # (!\U1|U1|IR~9_combout\ & (\U1|U1|reg[0][8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[0][8]~2_combout\,
	datac => \U1|U1|IR~9_combout\,
	datad => \U1|U1|reg[2][8]~1_combout\,
	combout => \U1|U1|Mux40~0_combout\);

-- Location: LCCOMB_X55_Y47_N10
\U1|U1|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux40~1_combout\ = (\U1|U1|IR~8_combout\ & ((\U1|U1|Mux40~0_combout\ & (\U1|U1|reg[3][8]~3_combout\)) # (!\U1|U1|Mux40~0_combout\ & ((\U1|U1|reg[1][8]~0_combout\))))) # (!\U1|U1|IR~8_combout\ & (((\U1|U1|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~8_combout\,
	datab => \U1|U1|reg[3][8]~3_combout\,
	datac => \U1|U1|Mux40~0_combout\,
	datad => \U1|U1|reg[1][8]~0_combout\,
	combout => \U1|U1|Mux40~1_combout\);

-- Location: LCCOMB_X56_Y41_N24
\U1|U1|X[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|X[8]~0_combout\ = (\U1|U1|IR~10_combout\ & (\U1|U1|Mux40~3_combout\)) # (!\U1|U1|IR~10_combout\ & ((\U1|U1|Mux40~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux40~3_combout\,
	datab => \U1|U1|IR~10_combout\,
	datad => \U1|U1|Mux40~1_combout\,
	combout => \U1|U1|X[8]~0_combout\);

-- Location: FF_X54_Y41_N17
\U1|U1|reg[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|reg[6][8]~4_combout\,
	asdata => \U1|U1|reg~196_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|reg[6][8]~q\);

-- Location: LCCOMB_X54_Y41_N16
\U1|U1|reg[6][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg[6][8]~4_combout\ = (\U1|U1|reg~170_combout\ & ((\U1|U1|reg[6][8]~q\))) # (!\U1|U1|reg~170_combout\ & (\U1|U1|M2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|M2~6_combout\,
	datac => \U1|U1|reg[6][8]~q\,
	datad => \U1|U1|reg~170_combout\,
	combout => \U1|U1|reg[6][8]~4_combout\);

-- Location: LCCOMB_X54_Y41_N14
\U1|U1|reg~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~195_combout\ = (\U1|U1|reg~534_combout\ & (((\U1|U1|reg~194_combout\) # (\U1|U1|reg~182_combout\)))) # (!\U1|U1|reg~534_combout\ & (\U1|U1|ShiftLeft0~8_combout\ & (!\U1|U1|reg~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|ShiftLeft0~8_combout\,
	datac => \U1|U1|reg~194_combout\,
	datad => \U1|U1|reg~182_combout\,
	combout => \U1|U1|reg~195_combout\);

-- Location: LCCOMB_X54_Y41_N8
\U1|U1|reg~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~196_combout\ = (\U1|U1|reg~194_combout\ & ((\U1|U1|reg~195_combout\ & (\U1|U1|reg[6][8]~4_combout\)) # (!\U1|U1|reg~195_combout\ & ((\U1|U1|ShiftLeft1~9_combout\))))) # (!\U1|U1|reg~194_combout\ & (((\U1|U1|reg~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~194_combout\,
	datab => \U1|U1|reg[6][8]~4_combout\,
	datac => \U1|U1|reg~195_combout\,
	datad => \U1|U1|ShiftLeft1~9_combout\,
	combout => \U1|U1|reg~196_combout\);

-- Location: LCCOMB_X55_Y45_N6
\U1|U1|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector55~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg~199_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~202_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~199_combout\,
	datad => \U1|U1|reg~202_combout\,
	combout => \U1|U1|Selector55~0_combout\);

-- Location: LCCOMB_X54_Y47_N30
\U1|U1|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector55~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector55~0_combout\ & ((\U1|U1|reg~205_combout\))) # (!\U1|U1|Selector55~0_combout\ & (\U1|U1|reg~196_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~196_combout\,
	datac => \U1|U1|Selector55~0_combout\,
	datad => \U1|U1|reg~205_combout\,
	combout => \U1|U1|Selector55~1_combout\);

-- Location: LCCOMB_X55_Y47_N28
\U1|U1|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector55~2_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg~187_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~190_combout\,
	datad => \U1|U1|reg~187_combout\,
	combout => \U1|U1|Selector55~2_combout\);

-- Location: LCCOMB_X55_Y47_N22
\U1|U1|Selector55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector55~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector55~2_combout\ & (\U1|U1|reg~193_combout\)) # (!\U1|U1|Selector55~2_combout\ & ((\U1|U1|reg~184_combout\))))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|Selector55~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|Selector55~2_combout\,
	datac => \U1|U1|reg~193_combout\,
	datad => \U1|U1|reg~184_combout\,
	combout => \U1|U1|Selector55~3_combout\);

-- Location: LCCOMB_X54_Y47_N0
\U1|U1|Selector55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector55~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\) # ((\U1|U1|Selector55~1_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- ((\U1|U1|Selector55~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|Selector55~1_combout\,
	datad => \U1|U1|Selector55~3_combout\,
	combout => \U1|U1|Selector55~4_combout\);

-- Location: LCCOMB_X54_Y47_N10
\U1|U1|Selector55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector55~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector55~4_combout\ & (\U1|U1|FR[8]~reg0_q\)) # (!\U1|U1|Selector55~4_combout\ & ((\U1|U1|X[8]~0_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[8]~reg0_q\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[8]~0_combout\,
	datad => \U1|U1|Selector55~4_combout\,
	combout => \U1|U1|Selector55~5_combout\);

-- Location: LCCOMB_X54_Y47_N8
\U1|U1|RAM_DATA_OUT[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[8]~0_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~16_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector55~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~16_combout\,
	datad => \U1|U1|Selector55~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[8]~0_combout\);

-- Location: FF_X54_Y47_N9
\U1|U1|RAM_DATA_OUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[8]~0_combout\,
	asdata => \U1|U1|vga_char[8]~0_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(8));

-- Location: M9K_X51_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\U2|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N20
\U2|altsyncram_component|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a88~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a72~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X42_Y44_N22
\U2|altsyncram_component|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~0_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~0_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a120~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a104~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~0_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: M9K_X37_Y29_N0
\U2|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y55_N0
\U2|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000015423A3AAA3AAAA847475547555508E8EAA8EAAAA11D1D551D555423A3AAA3AAA804747554755414023A8AA54023A3AAA3AAAA8AA8AA8AA8A0A54023A3A895AF5154747512B5EA2A8E8EA256BD4551D44AD7A8AAA8A811D1D451D4554552A011D1D44AD7A8AA3A3A895AF5154747512B5EA2A8EA256BD455108E8EA28EA2AA2A95408E8EA256ABD451D1D44AD57A8A3A3A895AAF5147512B55EA2AA2AA2AA2AA28EA288475154A804751452A011D1D44AD7A8AA3A3A895AF5154747512B5EA2A8EA256BD455545408E8EA28EA2A95508E8EA256BD4551D1D44AD7A8AA3A3A895AF51547512B5EA2AAA288474751475155154A804747512B55EA28E8E",
	mem_init2 => X"A256ABD451D1D44AD57A8A3A895AAF515515515515423A8AA55023A8A811D1D451D4515154AAA2804747512B55EA28E8EA256ABD451D1D44AD57A8A3A3A895AAF514751457A8AAAAA2BD45555518D454447AAAAAA8AA11D1D44AD7A8AF5147512B5EA2BD4552A211D45545008E8EA256BD457A8A3A895AF515EA2A95008EA28AF515555457A8AAAAA31A8A888F55555515423A3A895AF515EA28EA256BD457A8AA54423A8AA8A011D1D44AD7A8AF5147512B5EA2BD4552A011D4515EA2AAAA8AF515555463515111EAAAAAA2A84747512B5EA2BD451D44AD7A8AF5154AA847515514023A3A895AF515EA28EA256BD457A8AA54023A8A2BD45555515EA2AAAA8C",
	mem_init1 => X"6A2A223D555557A8AAABD47A8AAA11D45545508E8EA256BD457A8A3A895AF515EA2A95108EA2ABD47A8AA2BD47A8AA011D45545008E8EA256BD457A8A3A895AF515EA2A95408EA28AF515555457A8AAAAA31A8A888F555555EA2AAAF51EA2AA847515514023A3A895AF515EA28EA256BD457A8AA54423A8AAF51EA2A8AF51EA2AA047515515423A3A895AF515EA28EA256BD457A8AA55023A8A2BD45555515EA2AAAA8C6A2A223D455555515EA2A8047515514023A3A895AF515EA28EA256BD457A8AA55023A8AAF515557A8AAA11D45545508E8EA256BD457A8A3A895AF515EA2A95108EA28C6A2A223D57A8AAA0C6A2A223D5555008EA2AA280475154AAA28",
	mem_init0 => X"8475154AAA2AA2A0475154AAA2AA2AA2A84747514751454552A31A88AAA84747512B55EA28EA256ABD45108E8EA28EA28A8AA546351154008E8EA256ABD451D44AD57A8A811D1D451D4515155154A8C62228A80307512B5EA2A860EA256BD4550C1D44AD7A8AA188152F514440183A8A18822A0AA0A010880011000404005418011080800A83002210100150600442002A0C008A002020042005401010021002A00801401000404008400A008002020042004001010021002000801402200801500400AA00A802A01500400844000000000000000000000000004400000000000000000000000000000000000004400000000000000000000000000000000004",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N16
\U2|altsyncram_component|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: LCCOMB_X42_Y44_N18
\U2|altsyncram_component|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~2_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~2_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~2_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: LCCOMB_X42_Y44_N30
\U2|altsyncram_component|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~1_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~1_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~3_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: LCCOMB_X56_Y43_N6
\U1|U1|IR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~2_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~4_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(8),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U1|U1|IR~2_combout\);

-- Location: LCCOMB_X57_Y43_N16
\U1|U1|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Decoder0~3_combout\ = (\U1|U1|IR~1_combout\ & (!\U1|U1|IR~0_combout\ & \U1|U1|IR~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|IR~2_combout\,
	combout => \U1|U1|Decoder0~3_combout\);

-- Location: LCCOMB_X53_Y45_N30
\U1|U1|reg~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~546_combout\ = (\U1|U1|reg[3][0]~43_combout\ & (((!\U1|U1|process_0~1_combout\) # (!\U1|U1|Decoder0~3_combout\)) # (!\U1|U1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Decoder0~3_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|reg[3][0]~43_combout\,
	combout => \U1|U1|reg~546_combout\);

-- Location: LCCOMB_X53_Y45_N4
\U1|U1|reg~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~426_combout\ = (\U1|U1|process_0~0_combout\ & (\U1|U1|process_0~1_combout\ & ((\U1|U1|Equal28~4_combout\) # (\U1|U1|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~0_combout\,
	datab => \U1|U1|Equal28~4_combout\,
	datac => \U1|U1|process_0~1_combout\,
	datad => \U1|U1|Decoder0~3_combout\,
	combout => \U1|U1|reg~426_combout\);

-- Location: LCCOMB_X52_Y45_N8
\U1|U1|reg~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~428_combout\ = (\U1|U1|reg~546_combout\) # ((\U1|U1|reg~426_combout\ & ((\U1|U1|reg~427_combout\) # (\U1|U1|reg~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~427_combout\,
	datab => \U1|U1|reg~546_combout\,
	datac => \U1|U1|reg~426_combout\,
	datad => \U1|U1|reg~402_combout\,
	combout => \U1|U1|reg~428_combout\);

-- Location: LCCOMB_X52_Y45_N2
\U1|U1|Selector63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector63~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|reg~422_combout\) # ((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|reg~425_combout\ & !\U1|U1|IR~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~422_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~425_combout\,
	datad => \U1|U1|IR~1_combout\,
	combout => \U1|U1|Selector63~2_combout\);

-- Location: LCCOMB_X52_Y45_N4
\U1|U1|Selector63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector63~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector63~2_combout\ & ((\U1|U1|reg~428_combout\))) # (!\U1|U1|Selector63~2_combout\ & (\U1|U1|reg~419_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~419_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~428_combout\,
	datad => \U1|U1|Selector63~2_combout\,
	combout => \U1|U1|Selector63~3_combout\);

-- Location: LCCOMB_X53_Y39_N10
\U1|U1|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector63~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & ((\U1|U1|reg~410_combout\))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~413_combout\,
	datad => \U1|U1|reg~410_combout\,
	combout => \U1|U1|Selector63~0_combout\);

-- Location: LCCOMB_X53_Y39_N12
\U1|U1|Selector63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector63~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector63~0_combout\ & ((\U1|U1|reg~416_combout\))) # (!\U1|U1|Selector63~0_combout\ & (\U1|U1|reg~407_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~407_combout\,
	datac => \U1|U1|reg~416_combout\,
	datad => \U1|U1|Selector63~0_combout\,
	combout => \U1|U1|Selector63~1_combout\);

-- Location: LCCOMB_X53_Y39_N22
\U1|U1|Selector63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector63~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\) # ((\U1|U1|Selector63~1_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (\U1|U1|Selector63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|Selector63~3_combout\,
	datad => \U1|U1|Selector63~1_combout\,
	combout => \U1|U1|Selector63~4_combout\);

-- Location: LCCOMB_X53_Y39_N16
\U1|U1|Selector63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector63~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector63~4_combout\ & (\U1|U1|FR[0]~reg0_q\)) # (!\U1|U1|Selector63~4_combout\ & ((\U1|U1|X[0]~15_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[0]~reg0_q\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|Selector63~4_combout\,
	datad => \U1|U1|X[0]~15_combout\,
	combout => \U1|U1|Selector63~5_combout\);

-- Location: LCCOMB_X53_Y39_N26
\U1|U1|RAM_DATA_OUT[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[0]~9_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~0_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector63~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~0_combout\,
	datad => \U1|U1|Selector63~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[0]~9_combout\);

-- Location: FF_X53_Y39_N27
\U1|U1|RAM_DATA_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[0]~9_combout\,
	asdata => \U1|U1|Mux16~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(0));

-- Location: M9K_X51_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y36_N0
\U2|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N28
\U2|altsyncram_component|auto_generated|mux2|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~70_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a64~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a80~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~70_combout\);

-- Location: LCCOMB_X48_Y42_N14
\U2|altsyncram_component|auto_generated|mux2|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~71_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~70_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~70_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a96~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a112~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~70_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\);

-- Location: M9K_X37_Y39_N0
\U2|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2020A028288022028A8440880A22028282A0A880828A8A1041510105151422A28201002220AA08A00A80A82A08A02A88A82A888544542020A2A28410504101014105450544411010501450501410041010541040110141410501444050145450141450404105014105440414541414504041050541414544041414145040414105450541415004500A811105505128A15104004154544A081110054001101414145450401101454220A0A00880A2A11014401101454228A80A5402A20A80AA0082811454011408A2A008A0451500450228A8022811454011408A2A008A0451500450228A8022811454011408A2A008A0451500450228A802080828A8A1041410",
	mem_init2 => X"40415041041101050145050141000880250415500021510401400405151414051515050400044150504141504100441505051414041504000441405041505050504110141405141414140400405050505041004405150882828022028A8440510044051508A2A029500A882A02A00841501440500441501441501441500440501401441501400440550A88AA0A80A20280220A80220280220280A20280200220A80A00A20A805441505405105405105401101405105401105401005105401005101542A22A01010414500A811105505128A151040042811414051408A0A028A0280451450140228A28114140228A28114140228A28114140228A28114140228A",
	mem_init1 => X"0044141010515142080A10100220A085445500882821510540220A085445501450A882801101454220A80A02A10404141054154540888002A00A02A08011140054015055150222000A80280A820044500150054154540888002A00A02A08011140054100054A5294A50500000000004002000004A428000888AA0A020A8A8A8A8A8A8A8A8A8A8A8A82820202020202020202020202028A0A020A8A8A8A820202020202020A8282028A8A8A8A8A020202028A028A0A020A8A8A8A8A8A8A8A8A8A820A8282028A02820A02028202028A828A0A020A82020282020202820A8A0A8282028A8202020202020A028A828A0A020A8A820202020202820A8A028282028A",
	mem_init0 => X"8A8A8202028A8A8A8A828A0A020A0A020202020202820A8A0A828202828202020202020A028A828A0A020A0A020202020202020A820A828202828A020202020202028A028A0A020A0A820202020202028A820A828A0A8A8A8A82020202020A8A028A0A8A8A8A8A8A8A8A8A8A8A8202028282020282028A02020A8A8A82020A0A82020A020A8202820A8A8A0202828A0202020A82020A020A8A8A8A8A0A8A8A8A8A82020282028A8A8A8A828A02020202020A0A028A8A8A8A8A0A82020202020A82828A8A8A8A8A828202020A8A028A8A8A8A8A8A8A8A0A02028A8A8202028202028A8A8A82820202020202020A02028A8A8A8A0A0202020202020202020A8A8A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y56_N0
\U2|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000004542A288A0A20A805451141441550A8A2282882A015144505105542A288A0A20A80545114144145142A22A8054088A2288882A82280AA2280025102A2088002845054411400508A0A8822000A114111140408A0A80A015104505115415000204411040408A0A8822280811415104410102282822800A11415022288A2220AA0A9540A8822800A045151045001408A2A208800281144445010108AA0280200220AA22080111454A8054454000204411040408A0A8822280811415104410102282822800A11415415022088A222889440A8822000A11415104500142282A2088002845044450102282A0A80545114144150150088110441010108AA208",
	mem_init2 => X"8A0202115441104040422A08A00281145505544501400882A5542A2280151444051141015008A808110445010108AA2088A0202115441104040422A882228080845511015422A2280AA1151140004405150880A0A82004411140408A2845011000508A845052A01511541550A8822800A11508A0220808114508A201502220AA845445015422A228000880A2A1101415054088222808114508A022000A11508A0A5542A22A82A0151045001422A1140441010228A1144020044415508A88A02A8454450001101454220282A080110445010228A114044001422A11414A805445505542A208A002845422808820204514228805408882AA11511405508A88A000",
	mem_init1 => X"22028A8450501422A08A10422A00044415415022088A0204514228088002845422829550A88A804508A28004508A2801510541550A8822800A11508A0220808114508A201402220AA845445015422A228000880A2A1101405082822841082800111055054088222808114508A022000A11508A0A5542A22A0114220A00114220A005441505542A208A002845422808820204514228805008882AA11511405508A88A00022028A84405015045082808111055054088222808114508A022000A11508A0A5542A22A011450008A2821510541550A8822800A11508A0220808114508A2014022208022028A84408A0A00022028A844050402220AA080111054A8020",
	mem_init0 => X"854410000A02A080111054AA0280A00A0054511014414405402008808280110445010108A822800A04515022088AA2288AA2A54404101450A8822800A04511114040422A0151444151151055014000022020881104410102282A2088A02045054411040408A0A08A002845054088222888A22A0AA8894101040540A8822000A11415104500142282A2088002845044450102282805451141441542A288A2A20A21510441550A88228288AA02805451141441542A288A2A20A21110540A215114500228A2A8A2A02A140888A802020A8A0282820A0A0A8A8A02880220A0A82828A0A0A820A82820A8A8A828A028880A0A0A028A8A028282820A0A02820A8A0A00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\U2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"8A828202020202020202020282820A8A0A0202020202020202020A0A028A828A8A8A8A8A8A8A8A8A8A8A8A8A8880808080808080808080808080808080A2A2A2A2A2A2A2A2A2A2A2A2A2A282A0808080808080808080808080A0A28082A2A080808080808080808282A080A2A2A2A080808080808080A0A28082A2A2A2A2A28080A2A2A2A282A080A082808080808080808080A0A2808280A0808080808080A0808282A080A080808080808080828080A0A280828080808080808080A0808282A080A2A2A28080A2A2A2A2A2A2A0A280828080808080808080A0A2A282A080A080A080808080808282A2A0A280828082808080808080A2A2A282A080A2A0A080",
	mem_init2 => X"808082A2A2A2A2A0A28082A2A2A2A2A2A280808080A282A282A2A2A080808080808080A2A0A2A2A2A2A28080808080808082A282808080A2A280808080808080A2A0A0A08082A2A2A2A2A2A0808082A282828082A2A2A0808080808082A2A0A2A2A2A2A2A280A0808082A2A2A282A2A2A2A2A2A0828080808080A0A0A0A082A2A2A2A2A2808080808282828280A2A2A2A2A2A2A2A2A2A2A2A0A2A2A2A2A2A2A2A080808080808282828080808080828080828080A0A0A0A08080808082A2A2A2A2A2A2A282808080808080808080808080A0A0A08080808080808080808080828282A2A2A2A2A2A2A2A2A2A2A2A2A2A0202020202020202020202020202028A0",
	mem_init1 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A82820202020202020202020202020A0A8A8A8A020202020202020A028A828A8A8A8A8A8A0202020202820A8A0A8A8A8A8A8A8A8A8202020A028A828A8A8A0202020202020202828A8A0A8A8A8A020202020202020A8A8A82820202820202020202020A8A8A8A0A02020A0202020A8A8A8A8A8A8A828202028202020202020202828A8A0A02020A020202020202020A0A8A8282020282028A0202020202028A8A0A02020A020A8A8A8A028A8A8A8A8282020282028A8A8A8A8A8A8A8A8A0A02020A0202020A82020202020282820202820202028A02020282020A0A8A8A8A8A8A8A8A0202020A0202828A82028202020202020",
	mem_init0 => X"202820A8A0A8A020A020202020202020A0A8A828A8202020202020202020A8A8A8A0A8A820202020202020A8A8A8A8A828A8A8A8A0202020202020282028A0A0202020202020202020A0A020A828202028202020202020282020A8A0A02020A0202020202020A028A8A828A8A8A8A8A8A8A8A8A8A8A8A8A8A0A02020A0202020202020A02020282820202020202020202028202020A0A02020202020202020202020202828A8A8A8A8A8A8A8A8A8A8A8A8A88808080808080808080808080808080828802A802A802A802A8028802882288028822880288228802880288028802A8028802A8028802A802882288028802828802A8028822A8228802882288028",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N0
\U2|altsyncram_component|auto_generated|mux2|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~72_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~72_combout\);

-- Location: LCCOMB_X48_Y42_N10
\U2|altsyncram_component|auto_generated|mux2|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~73_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~72_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~72_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~72_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\);

-- Location: LCCOMB_X48_Y42_N4
\U2|altsyncram_component|auto_generated|mux2|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~74_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~71_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~71_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~73_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\);

-- Location: LCCOMB_X62_Y45_N8
\U1|U1|PC~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~15_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~74_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datac => \U1|U1|PC\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~74_combout\,
	combout => \U1|U1|PC~15_combout\);

-- Location: LCCOMB_X61_Y45_N2
\U1|U1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~2_combout\ = (\U1|U1|PC~14_combout\ & (!\U1|U1|Add0~1\)) # (!\U1|U1|PC~14_combout\ & ((\U1|U1|Add0~1\) # (GND)))
-- \U1|U1|Add0~3\ = CARRY((!\U1|U1|Add0~1\) # (!\U1|U1|PC~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~14_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~1\,
	combout => \U1|U1|Add0~2_combout\,
	cout => \U1|U1|Add0~3\);

-- Location: LCCOMB_X53_Y37_N22
\U1|U1|FR[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[1]~27_combout\ = (\U1|U1|selM6\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~79_combout\))) # (!\U1|U1|selM6\(0) & (\U1|U1|FR[1]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[1]~26_combout\,
	datab => \U1|U1|selM6\(0),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	combout => \U1|U1|FR[1]~27_combout\);

-- Location: FF_X53_Y37_N23
\U1|U1|FR[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[1]~27_combout\,
	asdata => \U1|U1|FR[1]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[1]~reg0_q\);

-- Location: LCCOMB_X60_Y46_N4
\U1|U1|Selector62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector62~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~445_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & (\U1|U1|reg~447_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~447_combout\,
	datad => \U1|U1|reg~445_combout\,
	combout => \U1|U1|Selector62~2_combout\);

-- Location: LCCOMB_X60_Y46_N6
\U1|U1|Selector62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector62~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector62~2_combout\ & (\U1|U1|reg~449_combout\)) # (!\U1|U1|Selector62~2_combout\ & ((\U1|U1|reg~443_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~449_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|Selector62~2_combout\,
	datad => \U1|U1|reg~443_combout\,
	combout => \U1|U1|Selector62~3_combout\);

-- Location: LCCOMB_X60_Y46_N8
\U1|U1|Selector62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector62~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|RAM_DATA_OUT[2]~20_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[1]~14_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- ((\U1|U1|Selector62~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[1]~14_combout\,
	datad => \U1|U1|Selector62~3_combout\,
	combout => \U1|U1|Selector62~4_combout\);

-- Location: LCCOMB_X60_Y46_N24
\U1|U1|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector62~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg~437_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~439_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~437_combout\,
	datad => \U1|U1|reg~439_combout\,
	combout => \U1|U1|Selector62~0_combout\);

-- Location: LCCOMB_X60_Y46_N18
\U1|U1|Selector62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector62~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector62~0_combout\ & ((\U1|U1|reg~441_combout\))) # (!\U1|U1|Selector62~0_combout\ & (\U1|U1|reg~435_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~435_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~441_combout\,
	datad => \U1|U1|Selector62~0_combout\,
	combout => \U1|U1|Selector62~1_combout\);

-- Location: LCCOMB_X60_Y46_N2
\U1|U1|Selector62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector62~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector62~4_combout\ & (\U1|U1|FR[1]~reg0_q\)) # (!\U1|U1|Selector62~4_combout\ & ((\U1|U1|Selector62~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|FR[1]~reg0_q\,
	datac => \U1|U1|Selector62~4_combout\,
	datad => \U1|U1|Selector62~1_combout\,
	combout => \U1|U1|Selector62~5_combout\);

-- Location: LCCOMB_X60_Y46_N16
\U1|U1|RAM_DATA_OUT[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[1]~10_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~2_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector62~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~2_combout\,
	datad => \U1|U1|Selector62~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[1]~10_combout\);

-- Location: FF_X60_Y46_N17
\U1|U1|RAM_DATA_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[1]~10_combout\,
	asdata => \U1|U1|Mux15~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(1));

-- Location: M9K_X51_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N30
\U2|altsyncram_component|auto_generated|mux2|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~75_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a81~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a65~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~75_combout\);

-- Location: M9K_X51_Y59_N0
\U2|altsyncram_component|auto_generated|ram_block1a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N16
\U2|altsyncram_component|auto_generated|mux2|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~76_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~75_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~75_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a113~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~75_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a97~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\);

-- Location: M9K_X78_Y42_N0
\U2|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y53_N0
\U2|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"AA00220022002200220022002A08AA8022002200220022002200220022882200220022002200220022002200200880088008800880088008800880080880088008800880088008800880088028802AA22AA22AA22AA22AA22A800A800AA20880088008800880088008A008A228A22880088008800880088208822A822AA22A8008A22AA2288028802AA02AA22AA008822AA22A800A800A800880088008800880088008A008A0088008800880088008800882088208800880088008800880088028802AA22A8008A22AA228A22A800A800AA22AA008822AA22A822AA008A008A008800880088008800AA20882088208800880088008802AA2288028802AA00880",
	mem_init2 => X"08800AA22AA22A800A800AA228A22AA22AA22AA22AA008A20AA22A822AA22AA00880088208822AA22AA0088008800880088028802AA22AA22A800880088008800A80088008822AA22AA22AA0088008A0088008822AA22AA22AA208800A8208820AA22AA22A80088008822AA0288028A22AA22AA0088008802AA20A800A822AA22AA22A82088008800880088008A22AA22AA02AA22AA22AA208820AA22AA22AA20AA22AA22AA2288028A22AA22AA228800880088008800880088008800AA22AA20AA228A008800880088008A22AA22AA22A8208800880088008800880088008800880088008800880088008800880088220022002200220022002200220022220",
	mem_init1 => X"022002200220022002200220022002A88AA88AA88AA88AA88AA88AA802288AA88220022002200220022882208AA88AA88AA00220022002208A200AA88AA88AA88AA8022002200AA002A88AA88AA88AA8822002200AA802288AA802200220022002200AA882208AA8822002200220022082A88A2002200220022002A88AA88A288AA002200220022002288AA88AA08AA802200220022002200220022002A88220022002200AA00220022002288A200220022002A88AA882288AA88AA00220022002288AA88AA88AA88AA80220022002208AA88AA88AA88AA882200220022002200AA00220022002200AA88A288AA88AA802200220022002A88AA08AA88AA80220",
	mem_init0 => X"022002A802288220022002200220022002A882208A20022002200220022082A88A200AA802200220022002A88A288AA002A88AA88220022002288AA08AA802288AA88A20022002200220022082200220022002200220022002208A200220022002200220022002288AA002A88AA08AA88AA88AA882A88AA802288AA80AA88AA88AA88A288AA882200220022002200220022002200220022002200220022002200220022002200220022002200220022002200800880088008800880088008800882A280080A82A0080A8280080A8280082A8280082A8280082A8280082A8280282A8280282A828A82A0082A82A0082AA2880A8280280A8280080A8280080A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N2
\U2|altsyncram_component|auto_generated|mux2|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~77_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~77_combout\);

-- Location: LCCOMB_X48_Y42_N12
\U2|altsyncram_component|auto_generated|mux2|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~78_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~77_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~77_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~77_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\);

-- Location: LCCOMB_X48_Y42_N22
\U2|altsyncram_component|auto_generated|mux2|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~79_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~76_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|mux2|_~76_combout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~78_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\);

-- Location: FF_X61_Y45_N3
\U1|U1|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(1));

-- Location: LCCOMB_X62_Y45_N22
\U1|U1|PC~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~14_combout\ = (\U1|U1|LoadPC~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~79_combout\)) # (!\U1|U1|LoadPC~q\ & ((\U1|U1|PC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~79_combout\,
	datad => \U1|U1|PC\(1),
	combout => \U1|U1|PC~14_combout\);

-- Location: LCCOMB_X61_Y45_N8
\U1|U1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~8_combout\ = (\U1|U1|PC~11_combout\ & (\U1|U1|Add0~7\ $ (GND))) # (!\U1|U1|PC~11_combout\ & (!\U1|U1|Add0~7\ & VCC))
-- \U1|U1|Add0~9\ = CARRY((\U1|U1|PC~11_combout\ & !\U1|U1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~11_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~7\,
	combout => \U1|U1|Add0~8_combout\,
	cout => \U1|U1|Add0~9\);

-- Location: LCCOMB_X59_Y39_N14
\U1|U1|Selector59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector59~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~291_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & (\U1|U1|reg~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~293_combout\,
	datad => \U1|U1|reg~291_combout\,
	combout => \U1|U1|Selector59~2_combout\);

-- Location: LCCOMB_X58_Y39_N18
\U1|U1|Selector59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector59~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector59~2_combout\ & ((\U1|U1|reg~295_combout\))) # (!\U1|U1|Selector59~2_combout\ & (\U1|U1|reg~289_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~289_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|Selector59~2_combout\,
	datad => \U1|U1|reg~295_combout\,
	combout => \U1|U1|Selector59~3_combout\);

-- Location: LCCOMB_X58_Y42_N22
\U1|U1|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector59~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~297_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~297_combout\,
	datad => \U1|U1|reg~301_combout\,
	combout => \U1|U1|Selector59~0_combout\);

-- Location: LCCOMB_X58_Y39_N16
\U1|U1|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector59~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector59~0_combout\ & ((\U1|U1|reg~303_combout\))) # (!\U1|U1|Selector59~0_combout\ & (\U1|U1|reg~299_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~299_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~303_combout\,
	datad => \U1|U1|Selector59~0_combout\,
	combout => \U1|U1|Selector59~1_combout\);

-- Location: LCCOMB_X58_Y39_N28
\U1|U1|Selector59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector59~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (((\U1|U1|RAM_DATA_OUT[2]~20_combout\) # (\U1|U1|Selector59~1_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|Selector59~3_combout\ & 
-- (!\U1|U1|RAM_DATA_OUT[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|Selector59~3_combout\,
	datac => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datad => \U1|U1|Selector59~1_combout\,
	combout => \U1|U1|Selector59~4_combout\);

-- Location: LCCOMB_X58_Y39_N14
\U1|U1|Selector59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector59~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector59~4_combout\ & (\U1|U1|FR[4]~reg0_q\)) # (!\U1|U1|Selector59~4_combout\ & ((\U1|U1|X[4]~11_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[4]~reg0_q\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[4]~11_combout\,
	datad => \U1|U1|Selector59~4_combout\,
	combout => \U1|U1|Selector59~5_combout\);

-- Location: LCCOMB_X62_Y43_N16
\U1|U1|RAM_DATA_OUT[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[4]~13_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~8_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector59~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~8_combout\,
	datad => \U1|U1|Selector59~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[4]~13_combout\);

-- Location: FF_X62_Y43_N17
\U1|U1|RAM_DATA_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[4]~13_combout\,
	asdata => \U1|U1|Mux12~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(4));

-- Location: M9K_X51_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y56_N0
\U2|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000800088828282A222544A8AA8A0A8888A882002200000000040000000000000800440000000000000200A08A00A00A08A008A10000A0A8A8889511110000000040400441414041115511151515140111104450000400440000454141511511111555001151000004500004400000454151511551115510011154404100000000000404000000000020004000000088001000000410000A00000001414041511111151411151112A22028000000000000100400000000022251122A88288AA8A02841105101420882880A105415405082A0AA02841505501420A82A80A105415405082A0AA02841105101420882880A105415405082A0AA282A2A2225444450",
	mem_init2 => X"44544551500000000440004041500000000154512889155414440044454545011000001015050101044445454540044444550001000000150500000554444544444540044500100000000150501004454554505454444A8888A0020000000000400000000000000001400000002802000000401411401401411401411411000010411000010401411442000800000208A08A08A00A00A00A00A08800000208808000200A08A210004040041005045005005045005045004040001044040001005045508002440000004002A000000010002800100000000040040000020020008000010004000008000004000008000004000008000004000008000004000008",
	mem_init1 => X"20010140000000000222A045000088210004400022A840011000088A10004411442000900000000000000000000190000000000050800320000000002A100064000000000542000C8000000000A840019000000000110800320000000082210006400000015AD6B5AD4D4C242002024052144100242008000A0A2222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222",
	mem_init0 => X"22000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"22000000000000000022222222222222220000000000000000222222222222222200000000000000002222222111111999991111119999911111999AA8888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888",
	mem_init2 => X"88800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888888800000000000000008888888888888888000000000000000088888888888888880000000000000000888888888888644444466666444446666664444466AA2",
	mem_init1 => X"22200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222",
	mem_init0 => X"222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222200000000000000002222222222222222000000000000000022222222222222220000000000000000222222222222222201999111119999991111199999111112A2800000002000000000000020002000080AAA8A8A8AAA8A8A8A8AAA8A8A8AAA8280000000000000002000000000080A8A8A8AAA8A8AAA8A8A8A8A8A8A828",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N10
\U2|altsyncram_component|auto_generated|mux2|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~47_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & 
-- !\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~47_combout\);

-- Location: LCCOMB_X50_Y40_N4
\U2|altsyncram_component|auto_generated|mux2|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~48_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~47_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~47_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~47_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\);

-- Location: M9K_X78_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N6
\U2|altsyncram_component|auto_generated|mux2|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~45_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a84~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a68~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~45_combout\);

-- Location: LCCOMB_X50_Y40_N24
\U2|altsyncram_component|auto_generated|mux2|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~46_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~45_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~45_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a116~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a100~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~45_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\);

-- Location: LCCOMB_X50_Y40_N30
\U2|altsyncram_component|auto_generated|mux2|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~49_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~46_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~48_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~46_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\);

-- Location: LCCOMB_X62_Y45_N18
\U1|U1|PC~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~11_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~49_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC\(4),
	datac => \U1|U1|LoadPC~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~49_combout\,
	combout => \U1|U1|PC~11_combout\);

-- Location: LCCOMB_X61_Y45_N10
\U1|U1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~10_combout\ = (\U1|U1|PC~10_combout\ & (!\U1|U1|Add0~9\)) # (!\U1|U1|PC~10_combout\ & ((\U1|U1|Add0~9\) # (GND)))
-- \U1|U1|Add0~11\ = CARRY((!\U1|U1|Add0~9\) # (!\U1|U1|PC~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~10_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~9\,
	combout => \U1|U1|Add0~10_combout\,
	cout => \U1|U1|Add0~11\);

-- Location: FF_X61_Y45_N11
\U1|U1|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(5));

-- Location: LCCOMB_X53_Y44_N20
\U1|U1|PC~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~10_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~54_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datac => \U1|U1|PC\(5),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~54_combout\,
	combout => \U1|U1|PC~10_combout\);

-- Location: LCCOMB_X61_Y45_N12
\U1|U1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~12_combout\ = (\U1|U1|PC~9_combout\ & (\U1|U1|Add0~11\ $ (GND))) # (!\U1|U1|PC~9_combout\ & (!\U1|U1|Add0~11\ & VCC))
-- \U1|U1|Add0~13\ = CARRY((\U1|U1|PC~9_combout\ & !\U1|U1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~9_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~11\,
	combout => \U1|U1|Add0~12_combout\,
	cout => \U1|U1|Add0~13\);

-- Location: LCCOMB_X56_Y39_N28
\U1|U1|Selector57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector57~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~332_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~332_combout\,
	datad => \U1|U1|reg~334_combout\,
	combout => \U1|U1|Selector57~2_combout\);

-- Location: LCCOMB_X56_Y39_N22
\U1|U1|Selector57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector57~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector57~2_combout\ & (\U1|U1|reg~336_combout\)) # (!\U1|U1|Selector57~2_combout\ & ((\U1|U1|reg~330_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~336_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~330_combout\,
	datad => \U1|U1|Selector57~2_combout\,
	combout => \U1|U1|Selector57~3_combout\);

-- Location: LCCOMB_X54_Y39_N4
\U1|U1|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector57~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~338_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~338_combout\,
	datad => \U1|U1|reg~342_combout\,
	combout => \U1|U1|Selector57~0_combout\);

-- Location: LCCOMB_X54_Y39_N22
\U1|U1|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector57~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector57~0_combout\ & ((\U1|U1|reg~344_combout\))) # (!\U1|U1|Selector57~0_combout\ & (\U1|U1|reg~340_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~340_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|Selector57~0_combout\,
	datad => \U1|U1|reg~344_combout\,
	combout => \U1|U1|Selector57~1_combout\);

-- Location: LCCOMB_X53_Y39_N6
\U1|U1|Selector57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector57~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\) # ((\U1|U1|Selector57~1_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (\U1|U1|Selector57~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|Selector57~3_combout\,
	datad => \U1|U1|Selector57~1_combout\,
	combout => \U1|U1|Selector57~4_combout\);

-- Location: LCCOMB_X53_Y39_N0
\U1|U1|Selector57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector57~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector57~4_combout\ & (\U1|U1|FR[6]~reg0_q\)) # (!\U1|U1|Selector57~4_combout\ & ((\U1|U1|X[6]~9_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[6]~reg0_q\,
	datab => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datac => \U1|U1|X[6]~9_combout\,
	datad => \U1|U1|Selector57~4_combout\,
	combout => \U1|U1|Selector57~5_combout\);

-- Location: LCCOMB_X53_Y39_N8
\U1|U1|RAM_DATA_OUT[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[6]~15_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~12_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector57~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~12_combout\,
	datad => \U1|U1|Selector57~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[6]~15_combout\);

-- Location: FF_X53_Y39_N9
\U1|U1|RAM_DATA_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[6]~15_combout\,
	asdata => \U1|U1|Mux10~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(6));

-- Location: M9K_X64_Y43_N0
\U2|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2A2AAAAAA2082A2AA22544A8A8820A88AAA888002208000011000000100000220A01582000A00800000200A00A00A00A08A00AC00000000002000004440000040004444400000004000444440000001404415544151555551115104151555555111510415155511151041515551115104151555551115100011554440000004404444001010010100AC10005005402304001401055104A2C55550510415155551555510415155112A222020A8AA88951550415155112A2AA0A5422AA8AA8AAA8AA29511051114A8882888A5444144452A220A2229511051114A8882888A5444144452A220A2229515055114A8A82A88A5444144452A220A2082A2AA225455510",
	mem_init2 => X"445545514000004000444440006080000800104000B0400000000001111111011111111000000111110111110010501111115455555554410545555555545555554410545555545555554410545555555544105455444A88880002008000011000000100000220201482000A00A802000000000000000000000000000000401401000401401401401080000800000000000000000000000000000200A00800200A00A00A00A400004000000000000000000000000000001005004001005005005005200002400000111008C100050054023040014012000040041000020020808000010404000008200004000008200004000008200004000008200004000008",
	mem_init1 => X"200101000001000002228045000088400004400022B0000110000884000044114800008000004000000000000001000000000041600022000000000804000440000000010580008800000000201000110000000004160002200000000080400044000000016A5A94A50500A89E89F459179CD0039CEF227E08000888888888888888888888888888808888888888888888AAAAAAAAAAAA2AAAAAAAAAAAA22222222222222AA2AAAAAAAAAAAAAA2222222288008808888888888888888888888880088088888888888888888888888880882AAAAAA22A22A2222A22A22AAA2AA2AAAAAAA222222222222A22AAA2AA2AAAAA888000000000008008880080888888",
	mem_init0 => X"888880000088888888808808888888888822222AAAAAAAAA2AA2AAAAA2A222222222222A22AAA2AA2AAAAA2A22222222220000088808808888808800000000000000880088088888088000000000000088A22AA2AAAAAAAAAAA2222222222AAA22AA2AAAAAAAAAAAAAAAAAAAAAAAA22AA28888888888888888888888800008088000080008800080888888000080880000222AAA222A222AAAAAAAAA2AAAAAAAAAAA2222A222AAAAAAAAA2AAAAAAAAAA220808008888888888088000000000088080888888888880800000088800888888AAAAAAAAAA2A2222AAAAA22AAAAAAAAAAAAAAAA2A2222AAAAA22222A2222AAAA888808000000000000000000088888",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y44_N8
\U2|altsyncram_component|auto_generated|mux2|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~58_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~57_combout\ & (((\U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (!\U2|altsyncram_component|auto_generated|mux2|_~57_combout\ & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~57_combout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\);

-- Location: M9K_X51_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\U2|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y44_N18
\U2|altsyncram_component|auto_generated|mux2|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~55_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a70~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a86~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~55_combout\);

-- Location: LCCOMB_X38_Y44_N12
\U2|altsyncram_component|auto_generated|mux2|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~56_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~55_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~55_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a102~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a118~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~55_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\);

-- Location: LCCOMB_X38_Y44_N30
\U2|altsyncram_component|auto_generated|mux2|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~59_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~56_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~58_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~56_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\);

-- Location: LCCOMB_X53_Y44_N18
\U1|U1|PC~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~9_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~59_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC\(6),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~59_combout\,
	datac => \U1|U1|LoadPC~q\,
	combout => \U1|U1|PC~9_combout\);

-- Location: LCCOMB_X61_Y45_N14
\U1|U1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~14_combout\ = (\U1|U1|PC~8_combout\ & (!\U1|U1|Add0~13\)) # (!\U1|U1|PC~8_combout\ & ((\U1|U1|Add0~13\) # (GND)))
-- \U1|U1|Add0~15\ = CARRY((!\U1|U1|Add0~13\) # (!\U1|U1|PC~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~8_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~13\,
	combout => \U1|U1|Add0~14_combout\,
	cout => \U1|U1|Add0~15\);

-- Location: FF_X61_Y45_N15
\U1|U1|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(7));

-- Location: LCCOMB_X62_Y45_N0
\U1|U1|PC~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~8_combout\ = (\U1|U1|LoadPC~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~14_combout\)) # (!\U1|U1|LoadPC~q\ & ((\U1|U1|PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~14_combout\,
	datac => \U1|U1|LoadPC~q\,
	datad => \U1|U1|PC\(7),
	combout => \U1|U1|PC~8_combout\);

-- Location: LCCOMB_X61_Y45_N20
\U1|U1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~20_combout\ = (\U1|U1|PC~5_combout\ & (\U1|U1|Add0~19\ $ (GND))) # (!\U1|U1|PC~5_combout\ & (!\U1|U1|Add0~19\ & VCC))
-- \U1|U1|Add0~21\ = CARRY((\U1|U1|PC~5_combout\ & !\U1|U1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~5_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~19\,
	combout => \U1|U1|Add0~20_combout\,
	cout => \U1|U1|Add0~21\);

-- Location: LCCOMB_X53_Y44_N28
\U1|U1|FR[10]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[10]~65_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & (\U1|U1|FR[10]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[10]~reg0_q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	combout => \U1|U1|FR[10]~65_combout\);

-- Location: FF_X53_Y44_N29
\U1|U1|FR[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[10]~65_combout\,
	asdata => \U1|U1|FR[10]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[10]~reg0_q\);

-- Location: LCCOMB_X58_Y46_N6
\U1|U1|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector53~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~229_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & (\U1|U1|reg~231_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~231_combout\,
	datad => \U1|U1|reg~229_combout\,
	combout => \U1|U1|Selector53~2_combout\);

-- Location: LCCOMB_X58_Y46_N8
\U1|U1|Selector53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector53~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector53~2_combout\ & ((\U1|U1|reg~233_combout\))) # (!\U1|U1|Selector53~2_combout\ & (\U1|U1|reg~227_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~227_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~233_combout\,
	datad => \U1|U1|Selector53~2_combout\,
	combout => \U1|U1|Selector53~3_combout\);

-- Location: LCCOMB_X58_Y46_N2
\U1|U1|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector53~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg~237_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~237_combout\,
	datad => \U1|U1|reg~239_combout\,
	combout => \U1|U1|Selector53~0_combout\);

-- Location: LCCOMB_X58_Y46_N12
\U1|U1|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector53~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector53~0_combout\ & (\U1|U1|reg~241_combout\)) # (!\U1|U1|Selector53~0_combout\ & ((\U1|U1|reg~235_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~241_combout\,
	datac => \U1|U1|reg~235_combout\,
	datad => \U1|U1|Selector53~0_combout\,
	combout => \U1|U1|Selector53~1_combout\);

-- Location: LCCOMB_X58_Y46_N10
\U1|U1|Selector53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector53~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|RAM_DATA_OUT[2]~18_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector53~1_combout\))) # 
-- (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|Selector53~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|Selector53~3_combout\,
	datad => \U1|U1|Selector53~1_combout\,
	combout => \U1|U1|Selector53~4_combout\);

-- Location: LCCOMB_X58_Y46_N20
\U1|U1|Selector53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector53~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector53~4_combout\ & (\U1|U1|FR[10]~reg0_q\)) # (!\U1|U1|Selector53~4_combout\ & ((\U1|U1|X[10]~6_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|FR[10]~reg0_q\,
	datac => \U1|U1|X[10]~6_combout\,
	datad => \U1|U1|Selector53~4_combout\,
	combout => \U1|U1|Selector53~5_combout\);

-- Location: LCCOMB_X58_Y46_N0
\U1|U1|RAM_DATA_OUT[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[10]~3_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~20_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector53~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~20_combout\,
	datad => \U1|U1|Selector53~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[10]~3_combout\);

-- Location: FF_X58_Y46_N1
\U1|U1|RAM_DATA_OUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[10]~3_combout\,
	asdata => \U1|U1|vga_char[10]~2_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(10));

-- Location: M9K_X51_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000004740C0C066C066E818180CD80CDD0303019B019BA06060336033740C0C066C066E818180CD80CDCB40C046D0D40C0C066C066C46C46C46C46BD0D40C0C04540608CD81808A80C119B0301150182336022A030466C46A06060236023623686A0606022A020466C0C04540408CD81808A808119B011501023350303011B011B11B43103030115019023606022A032046C0C045406408D808A80C811B11B11B11B11B011801808DA1881808DE8600606022A030466C0C04540608CD81808A80C119B011501823362300303011B011B43003030115010233606022A020466C0C04540408CD808A808119B1180181808D808D88DA180181808A80CC11B030",
	mem_init2 => X"115019823606022A033046C045406608D88D88D88D40C046D0D00C046A06060236023788DA1B11A8181808A80C811B030115019023606022A032046C0C045406408D808DE30466C66F1023363360022222204666C46A0606022A03046408D808A80C119023686A06023623503030115010232046C04540408C811B43503011BC608CD8CDE20466C66C0044444408CCD88C00C0C04540608C811B0115018232046D0C00C046C4600606022A02046408D808A80811902368600602378C119B19BC408CD8CD8008888881199B1180181808A80C1190236022A03046408DA1801808D88C00C0C04540408C811B0115010232046D0C00C046F18233633788119B19B0",
	mem_init1 => X"011111103333620466B10220466A06023623503030115018232046C04540608C811B43503011B10220466B10220466A06023623503030115010232046C04540408C811B43503011BC608CD8CDE20466C66C004444440CCCD88119AC4088119A81808D88D40C0C04540608C811B0115018232046D0D40C046C4088119AC4088119881808D88C00C0C04540408C811B0115010232046D0C40C046F18233633788119B19B0011111103333633188119801808D88C00C0C04540608C811B0115018232046D0C00C046C408CC620466006023623003030115010232046C04540408C811B43003011B001111110220466630011111102333003011B11801808DA1B118",
	mem_init0 => X"81808DA1B11B11A81808DA1B11B11B11A8181808D808DE23686C004466A8181808A80CC11B011501982350303011B011BC46D0D80088CD5030301150198236022A032046A06060236023788D88DA1B001119A8181808A80C119B030115018233606022A030466C04540608CD40C0C046C046F11B11B436002233503030115010233606022A020466C0C04540408CD808A80811988181808D808C40C0C046C04620602362300303011B011B1180181808D808C00C0C046C04600602363620602310301197119C4631B003011B00111111111111111111111111130011111111111111111111111111111111111130011111111111111111111111111111111130",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y50_N0
\U2|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"33333333333333333333333333333333333333333333333333333333333333333333333333333333333333333111111111111199999999999999999AECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
	mem_init2 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444666666666666666644444444444444111",
	mem_init1 => X"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111",
	mem_init0 => X"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111133333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333111111111111111111111199999999AEECECEEEEECECEEECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEEECECECECECECECEC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y44_N4
\U2|altsyncram_component|auto_generated|mux2|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~17_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~17_combout\);

-- Location: M9K_X37_Y57_N0
\U2|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"011111111130011111102204644C004444444B001111110333260022222206664B43503011B11B11B11B11B11B11B11B19B11A818088C0044444408CCD8008888888888C8980088888888888C88898008888CCD8008888888888898008888888888889800888888888980088888888898008888888888898008888888980088888888881E336331A1801808D88C686006023623188C9A180180CD88D80088888888888980088888811110C004444440CCC980088888819990D0C00C046C465C463C608CD8CDE20466C66F18233633788119B19BC608CD8CDE20466C66F18233633788119B19BC608CD8CDE20466C66F18233633788119B19B001111110233360",
	mem_init2 => X"02222333380088888888888C8900C046D0C6233686A060236236002222222222222222222600222222222222226002222222222222222226002222222222222222226002222222222222226002222222222260022222204444B001111110333260022222206664B43503011B119C46623623623623623623623623623623623623232623623623623103011B11B11B11B11B11B11B11B11B11B11B11B11911311B11B11B11801808D88D88D88D88D88D88D88D88D88D88D88D88C8C988D88D88D88C00C046060022331A1801808D88C6860060236233C608CD8CDE20466C66F19B1023378CD8C119BC408CD88119BC608CD88119BC408CD8C119BC608CD8C119",
	mem_init1 => X"B1832360022222204666C0CD88119A81808D620466A06023588119A81808D63350301198008888881919B1191022A033258CC8C940C0454066B19919281808A80CD6332325030115019AC66464A06022A03358CC8C940C0454066B19919281808A80CC88894A5294A50D040420420240163403042108084809191111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111",
	mem_init0 => X"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\U2|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y44_N14
\U2|altsyncram_component|auto_generated|mux2|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~18_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~17_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~17_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~17_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\);

-- Location: M9K_X64_Y57_N0
\U2|altsyncram_component|auto_generated|ram_block1a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y48_N0
\U2|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y44_N24
\U2|altsyncram_component|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a90~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a74~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X38_Y44_N2
\U2|altsyncram_component|auto_generated|mux2|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~16_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~15_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~15_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a122~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a106~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~15_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\);

-- Location: LCCOMB_X38_Y44_N0
\U2|altsyncram_component|auto_generated|mux2|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~19_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~16_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~18_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~16_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\);

-- Location: FF_X61_Y45_N21
\U1|U1|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Add0~20_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|PC\(10));

-- Location: LCCOMB_X56_Y47_N8
\U1|U1|PC~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~5_combout\ = (\U1|U1|LoadPC~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~19_combout\)) # (!\U1|U1|LoadPC~q\ & ((\U1|U1|PC\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadPC~q\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~19_combout\,
	datad => \U1|U1|PC\(10),
	combout => \U1|U1|PC~5_combout\);

-- Location: LCCOMB_X61_Y45_N22
\U1|U1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Add0~22_combout\ = (\U1|U1|PC~4_combout\ & (!\U1|U1|Add0~21\)) # (!\U1|U1|PC~4_combout\ & ((\U1|U1|Add0~21\) # (GND)))
-- \U1|U1|Add0~23\ = CARRY((!\U1|U1|Add0~21\) # (!\U1|U1|PC~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|PC~4_combout\,
	datad => VCC,
	cin => \U1|U1|Add0~21\,
	combout => \U1|U1|Add0~22_combout\,
	cout => \U1|U1|Add0~23\);

-- Location: LCCOMB_X54_Y46_N6
\U1|U1|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector52~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~250_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~250_combout\,
	datad => \U1|U1|reg~252_combout\,
	combout => \U1|U1|Selector52~2_combout\);

-- Location: LCCOMB_X54_Y46_N0
\U1|U1|Selector52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector52~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector52~2_combout\ & (\U1|U1|reg~254_combout\)) # (!\U1|U1|Selector52~2_combout\ & ((\U1|U1|reg~248_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg~254_combout\,
	datac => \U1|U1|reg~248_combout\,
	datad => \U1|U1|Selector52~2_combout\,
	combout => \U1|U1|Selector52~3_combout\);

-- Location: LCCOMB_X54_Y46_N26
\U1|U1|Selector52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector52~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (((\U1|U1|RAM_DATA_OUT[2]~20_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[11]~5_combout\)) # 
-- (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector52~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[11]~5_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datad => \U1|U1|Selector52~3_combout\,
	combout => \U1|U1|Selector52~4_combout\);

-- Location: LCCOMB_X55_Y46_N12
\U1|U1|reg~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~255_combout\ = (\U1|U1|reg~534_combout\ & (\U1|U1|reg~194_combout\)) # (!\U1|U1|reg~534_combout\ & ((\U1|U1|reg~194_combout\ & ((!\U1|U1|ShiftLeft1~16_combout\))) # (!\U1|U1|reg~194_combout\ & (\U1|U1|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~534_combout\,
	datab => \U1|U1|reg~194_combout\,
	datac => \U1|U1|ShiftLeft0~19_combout\,
	datad => \U1|U1|ShiftLeft1~16_combout\,
	combout => \U1|U1|reg~255_combout\);

-- Location: LCCOMB_X54_Y46_N22
\U1|U1|reg~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|reg~256_combout\ = (\U1|U1|reg~255_combout\ & ((\U1|U1|reg[6][11]~28_combout\) # ((!\U1|U1|reg~534_combout\)))) # (!\U1|U1|reg~255_combout\ & (((\U1|U1|reg~534_combout\ & \U1|U1|reg~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[6][11]~28_combout\,
	datab => \U1|U1|reg~255_combout\,
	datac => \U1|U1|reg~534_combout\,
	datad => \U1|U1|reg~246_combout\,
	combout => \U1|U1|reg~256_combout\);

-- Location: LCCOMB_X54_Y46_N2
\U1|U1|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector52~0_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg~258_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~260_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~258_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg~260_combout\,
	combout => \U1|U1|Selector52~0_combout\);

-- Location: LCCOMB_X54_Y46_N20
\U1|U1|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector52~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector52~0_combout\ & (\U1|U1|reg~262_combout\)) # (!\U1|U1|Selector52~0_combout\ & ((\U1|U1|reg~256_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~262_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~256_combout\,
	datad => \U1|U1|Selector52~0_combout\,
	combout => \U1|U1|Selector52~1_combout\);

-- Location: LCCOMB_X54_Y46_N28
\U1|U1|Selector52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector52~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector52~4_combout\ & (\U1|U1|FR[11]~reg0_q\)) # (!\U1|U1|Selector52~4_combout\ & ((\U1|U1|Selector52~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[11]~reg0_q\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|Selector52~4_combout\,
	datad => \U1|U1|Selector52~1_combout\,
	combout => \U1|U1|Selector52~5_combout\);

-- Location: LCCOMB_X54_Y46_N16
\U1|U1|RAM_DATA_OUT[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[11]~4_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~22_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector52~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~22_combout\,
	datad => \U1|U1|Selector52~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[11]~4_combout\);

-- Location: FF_X54_Y46_N17
\U1|U1|RAM_DATA_OUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[11]~4_combout\,
	asdata => \U1|U1|vga_char[11]~3_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(11));

-- Location: M9K_X15_Y49_N0
\U2|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000031000000001000200C400000000F100000000111062000000002220E017C3000A00A00A00A00A00A00A00A08A00BE18000C4000000004445880000000000040188000000000000400018800000445880000000000001880000000000000188000000000018800000000001880000000000001880000000018800000000001FC11411700BE18005005C02F860014011004F00BE1800500588000000000000188000000008003C400000000444188000000008883805F0C0028025802F800045045C00022822E00011411700008A08B800045045C00022822E00011411700008A08B800045045C00022822E00011411700008A08B100000000111162",
	mem_init2 => X"00000111388000000000000400F0C0028044012C02586011401620000000000000000000062000000000000000620000000000000000000620000000000000000000620000000000000000620000000000006200000000200071000000001110620000000022206012C3000A0098024014014014014014014014014014014014010004014014014012C3000A00A00A00A00A00A00A00A00A00A00A00A00808200A00A00A009618005005005005005005005005005005005005004041005005005004B0C0022E2000113009618005004C025860014013800045045C00022822E08A00011704500008B80004500008B80004500008B80004500008B80004500008",
	mem_init1 => X"A0010162000000002222804500008BE18005C00022F86001700008BE18005C117C300098800000000808A0080000001107044041F0C0000022E088083E180000045C110107C30000008B822020F8600000117044041F0C0000022E088083E1800000440001FFFFFFFFCFCE46786783F29F8C01AF39CE0CFE0C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\U2|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888888000000000000000022222222222222AA2",
	mem_init1 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222",
	mem_init0 => X"22222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222088888888888888888888888888888AAA8AAA8AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y54_N0
\U2|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000EBF0C0C022C0227E18180458044FC303008B0089F860601160113F0C0C022C0227E18180458044FBF0C002805F0C0C022C022802802802802F805F0C0C0000000045818000000008B03000000001160000000022802F86060016001401402F86060000000022C0C0000000045818000000008B00000000117C303000B000A00A017C30300000080016060000010002C0C00000200058000004000A00A00A00A00B000BE1800500BE18005C02F86060000000022C0C0000000045818000000008B00000000114017C303000B000A017C30300000000116060000000022C0C00000000458000000008A00BE1818005800500500BE1818000004000B030",
	mem_init2 => X"0000080016060000010002C0000020005005005004B0C002804F0C002786060016001700500A00961818000004000B0300000080016060000010002C0C00000200058005C00022822E000114116200000000022280258606000000002000580000000080014025860014012C3030000000010002C000000004000A012C3000B800045045C00022822C4000000000445004B0C0C000000004000B0000000010002804B0C0028025860600000000200058000000008001402586001700008A08B8000450458800000000088A0096181800000000800160000000020005009618005004B0C0C000000004000B0000000010002804B0C002E00011411700008A08B1",
	mem_init1 => X"000000000111400022E00000022F860014017C3030000000010002C000000004000A017C3000A00000022E00000022F860014017C3030000000010002C000000004000A017C3000B800045045C00022822C400000000044500008B80000008BE18005005F0C0C000000004000B0000000010002805F0C00280000008B80000008BE18005005F0C0C000000004000B0000000010002805F0C002E00011411700008A08B1000000001111411700008BE18005005F0C0C000000004000B0000000010002805F0C002800045C00022F860014017C3030000000010002C000000004000A017C3000B1000000001000222F10000000011117C3000A00BE1800500A00B",
	mem_init0 => X"61800500A00A009E1800500A00A00A009618180058005C01402C400022561818000004000B00000080012C303000B000B8028058800044AC303000000800160000010002586060016001700500500B100008961818000000008B0300000000116060000000022C0000000044B0C0C002C002E00A00A0162000112C30300000000116060000000022C0C000000004580000000089618180058004B0C0C002C0025860014012C303000B000A009618180058004B0C0C002C0025860014027860013C3000B60098026012C3000B10000000000000000000000000031000000000000000000000000000000000000031000000000000000000000000000000000031",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y44_N28
\U2|altsyncram_component|auto_generated|mux2|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~22_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~22_combout\);

-- Location: LCCOMB_X38_Y44_N22
\U2|altsyncram_component|auto_generated|mux2|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~23_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~22_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~22_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~22_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\);

-- Location: M9K_X37_Y60_N0
\U2|altsyncram_component|auto_generated|ram_block1a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y46_N0
\U2|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N16
\U2|altsyncram_component|auto_generated|mux2|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~20_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a91~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a75~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~20_combout\);

-- Location: LCCOMB_X38_Y44_N10
\U2|altsyncram_component|auto_generated|mux2|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~21_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~20_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~20_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a123~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|ram_block1a107~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~20_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\);

-- Location: LCCOMB_X38_Y44_N8
\U2|altsyncram_component|auto_generated|mux2|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~24_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~21_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~23_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~21_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\);

-- Location: LCCOMB_X56_Y48_N8
\U1|U1|IR~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~6_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(11),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	combout => \U1|U1|IR~6_combout\);

-- Location: LCCOMB_X61_Y46_N26
\U1|U1|Equal31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal31~0_combout\ = (!\U1|U1|OP[2]~0_combout\ & (\U1|U1|IR~6_combout\ & (\U1|U1|IR~3_combout\ & \U1|U1|Equal29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~6_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|Equal29~0_combout\,
	combout => \U1|U1|Equal31~0_combout\);

-- Location: LCCOMB_X61_Y46_N18
\U1|U1|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector64~0_combout\ = (\U1|U1|Equal29~1_combout\ & (\U1|U1|state.decode~q\ & \U1|U1|process_0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal29~1_combout\,
	datac => \U1|U1|state.decode~q\,
	datad => \U1|U1|process_0~21_combout\,
	combout => \U1|U1|Selector64~0_combout\);

-- Location: LCCOMB_X61_Y46_N14
\U1|U1|Selector64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector64~1_combout\ = (\U1|U1|Selector64~0_combout\) # ((\U1|U1|state.exec~q\ & ((\U1|U1|Equal50~0_combout\) # (\U1|U1|Equal31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Equal50~0_combout\,
	datab => \U1|U1|state.exec~q\,
	datac => \U1|U1|Equal31~0_combout\,
	datad => \U1|U1|Selector64~0_combout\,
	combout => \U1|U1|Selector64~1_combout\);

-- Location: FF_X61_Y46_N15
\U1|U1|LoadPC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector64~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadPC~q\);

-- Location: LCCOMB_X57_Y48_N14
\U1|U1|PC~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|PC~4_combout\ = (\U1|U1|LoadPC~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~24_combout\))) # (!\U1|U1|LoadPC~q\ & (\U1|U1|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|PC\(11),
	datab => \U1|U1|LoadPC~q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~24_combout\,
	combout => \U1|U1|PC~4_combout\);

-- Location: LCCOMB_X61_Y42_N22
\U1|U1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector2~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|X[13]~3_combout\) # (\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & (\U1|U1|Add2~26_combout\ & ((!\U1|U1|RAM_ADDRESS[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~26_combout\,
	datab => \U1|U1|X[13]~3_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector2~0_combout\);

-- Location: LCCOMB_X61_Y42_N0
\U1|U1|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector2~1_combout\ = (\U1|U1|Selector2~0_combout\ & ((\U1|U1|Mux3~4_combout\) # ((!\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|Selector2~0_combout\ & (((\U1|U1|Add0~26_combout\ & \U1|U1|RAM_ADDRESS[4]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Mux3~4_combout\,
	datab => \U1|U1|Add0~26_combout\,
	datac => \U1|U1|Selector2~0_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector2~1_combout\);

-- Location: FF_X46_Y44_N13
\U1|U1|RAM_ADDRESS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[13]~feeder_combout\,
	asdata => \U1|U1|Selector2~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(13));

-- Location: LCCOMB_X46_Y44_N16
\U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\U1|U1|RAM_ADDRESS\(14) & (\U1|U1|RAM_ADDRESS\(15) & !\U1|U1|RAM_ADDRESS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|RAM_ADDRESS\(14),
	datac => \U1|U1|RAM_ADDRESS\(15),
	datad => \U1|U1|RAM_ADDRESS\(13),
	combout => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: LCCOMB_X57_Y40_N20
\U1|U1|Selector48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector48~2_combout\ = (\U1|U1|IR~1_combout\ & (\U1|U1|IR~2_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & (\U1|U1|reg~504_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~508_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~504_combout\,
	datad => \U1|U1|reg~508_combout\,
	combout => \U1|U1|Selector48~2_combout\);

-- Location: LCCOMB_X57_Y40_N6
\U1|U1|Selector48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector48~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector48~2_combout\ & (\U1|U1|reg~512_combout\)) # (!\U1|U1|Selector48~2_combout\ & ((\U1|U1|reg~500_combout\))))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~512_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~500_combout\,
	datad => \U1|U1|Selector48~2_combout\,
	combout => \U1|U1|Selector48~3_combout\);

-- Location: LCCOMB_X55_Y40_N22
\U1|U1|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector48~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~520_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & ((\U1|U1|reg~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~520_combout\,
	datad => \U1|U1|reg~524_combout\,
	combout => \U1|U1|Selector48~0_combout\);

-- Location: LCCOMB_X59_Y40_N2
\U1|U1|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector48~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector48~0_combout\ & (\U1|U1|reg~528_combout\)) # (!\U1|U1|Selector48~0_combout\ & ((\U1|U1|reg~516_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~528_combout\,
	datac => \U1|U1|Selector48~0_combout\,
	datad => \U1|U1|reg~516_combout\,
	combout => \U1|U1|Selector48~1_combout\);

-- Location: LCCOMB_X59_Y40_N12
\U1|U1|Selector48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector48~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|RAM_DATA_OUT[2]~18_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector48~1_combout\))) # 
-- (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|Selector48~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|Selector48~3_combout\,
	datad => \U1|U1|Selector48~1_combout\,
	combout => \U1|U1|Selector48~4_combout\);

-- Location: LCCOMB_X59_Y40_N14
\U1|U1|Selector48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector48~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector48~4_combout\ & (\U1|U1|FR[15]~reg0_q\)) # (!\U1|U1|Selector48~4_combout\ & ((\U1|U1|X[15]~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|FR[15]~reg0_q\,
	datab => \U1|U1|X[15]~1_combout\,
	datac => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datad => \U1|U1|Selector48~4_combout\,
	combout => \U1|U1|Selector48~5_combout\);

-- Location: LCCOMB_X59_Y41_N20
\U1|U1|RAM_DATA_OUT[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[15]~5_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~30_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector48~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~30_combout\,
	datab => \U1|U1|RW~0_combout\,
	datad => \U1|U1|Selector48~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[15]~5_combout\);

-- Location: FF_X59_Y41_N21
\U1|U1|RAM_DATA_OUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[15]~5_combout\,
	asdata => \U1|U1|Mux1~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(15));

-- Location: M9K_X51_Y33_N0
\U2|altsyncram_component|auto_generated|ram_block1a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\U2|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\U2|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N20
\U2|altsyncram_component|auto_generated|mux2|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~30_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a79~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a95~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~30_combout\);

-- Location: LCCOMB_X43_Y44_N22
\U2|altsyncram_component|auto_generated|mux2|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~31_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~30_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~30_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a111~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a127~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~30_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\);

-- Location: M9K_X64_Y53_N0
\U2|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555777777777777777777777777777777555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init2 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD555",
	mem_init1 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555777777777777777777777777777777555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y56_N0
\U2|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000005151555155500A2A2AAA2AAA0145455545554028A8AAA8AAA805151555155500A2A2AAA2AAA000515555AA05151555155555555555555505AA05151557D56AAAA2A2AAFAAD555454555F55AAAA8AABEAB5555555028A8AAA8AAAAAAAD5028A8AABEAB5555151557D56AAAA2A2AAFAAD5554555F55AAAA81454555455555556A81454555F555AAA8A8AABEAAB555151557D556AAA2AAFAAAD55555555555555455540A2AAAB540A2AAA2D5028A8AABEAB5555151557D56AAAA2A2AAFAAD5554555F55AAAAAAA81454555455556A81454555F55AAAA8A8AABEAB5555151557D56AAAA2AAFAAD55555540A2A2AAA2AAAAAAB540A2A2AAFAAAD554545",
	mem_init2 => X"55F555AAA8A8AABEAAB5551557D556AAAAAAAAAAAA0515555AA051555028A8AAA8AAA8AAAB555540A2A2AAFAAAD55454555F555AAA8A8AABEAAB555151557D556AAA2AAA2B555555515AAAAAAA8EAAAAAAB55555555028A8AABEAB5556AAA2AAFAAD555AAAAD5028AAAAAA81454555F55AAAB5551557D56AAAD5556A814555456AAAAAAA2B55555551D5555556AAAAAAAA05151557D56AAAD554555F55AAAB5555AA051555555028A8AABEAB5556AAA2AAFAAD555AAAAD5028AAA8AD555555456AAAAAAA3AAAAAAAD555555540A2A2AAFAAD555AAA8AABEAB5556AAAB540A2AAAAAA05151557D56AAAD554555F55AAAB5555AA05155515AAAAAAA8AD55555547",
	mem_init1 => X"5555555AAAAAAB555515AAB5555028AAAAAA81454555F55AAAB5551557D56AAAD5556A81455555AAB555515AAB5555028AAAAAA81454555F55AAAB5551557D56AAAD5556A814555456AAAAAAA2B55555551D5555556AAAAAAD555456AAD55540A2AAAAAA05151557D56AAAD554555F55AAAB5555AA05155556AAD555456AAD55540A2AAAAAA05151557D56AAAD554555F55AAAB5555AA05155515AAAAAAA8AD555555475555555AAAAAAAA8AD55540A2AAAAAA05151557D56AAAD554555F55AAAB5555AA05155556AAAA2B5555028AAAAAA81454555F55AAAB5551557D56AAAD5556A814555475555555AAB55555075555555AAAAA81455555540A2AAAB55554",
	mem_init0 => X"0A2AAAB555555540A2AAAB555555555540A2A2AAA2AAA2AAAD51D5555500A2A2AAFAAAD554555F555AAA81454555455545555AA3AAAAAA01454555F555AAA8AABEAAB555028A8AAA8AAA8AAAAAAB5475555540A2A2AAFAAD555454555F55AAAA8A8AABEAB55551557D56AAAA05151555155515555556A8EAAAAA81454555F55AAAA8A8AABEAB5555151557D56AAAA2AAFAAD55540A2A2AAA2AAA051515551555028AAAAAA81454555455555540A2A2AAA2AAA051515551555028AAAAB5028AAA8145554155455515A814555475555555555555555555555555547555555555555555555555555555555555555547555555555555555555555555555555555547",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N8
\U2|altsyncram_component|auto_generated|mux2|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~32_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~32_combout\);

-- Location: M9K_X64_Y28_N0
\U2|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y53_N0
\U2|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5555555555475555555AAB555551D55555555075555555AAAAA8EAAAAAAB5555516A81455555555555555555555555555555540A2AAA1D5555556AAAAA3AAAAAAAAAAAAAAA3AAAAAAAAAAAAAAAAAA3AAAAAAAAA3AAAAAAAAAAAAAA3AAAAAAAAAAAAAAA3AAAAAAAAAAAA3AAAAAAAAAAAA3AAAAAAAAAAAAAA3AAAAAAAAAA3AAAAAAAAAAAA02AAAAA8B540A2AAAAAA2D5028AAAAAA8AAA0B540A2AAAAAA3AAAAAAAAAAAAAA3AAAAAAAD555541D5555556AAAAA3AAAAAAAD555545AA0515555550555056AAAAAAA2B555555515AAAAAAA8AD555555456AAAAAAA2B555555515AAAAAAA8AD555555456AAAAAAA2B555555515AAAAAAA8AD555555475555555AAAAA8E",
	mem_init2 => X"AAAAAAAA83AAAAAAAAAAAAAAAA0515555AA2AA82D5028AAAAAA8EAAAAAAAAAAAAAAAAAAAA8EAAAAAAAAAAAAAAA8EAAAAAAAAAAAAAAAAAAA8EAAAAAAAAAAAAAAAAAAA8EAAAAAAAAAAAAAAAA8EAAAAAAAAAAAA8EAAAAAAB55555075555555AAAAA8EAAAAAAB5555516A81455555545552AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA81455555555555555555555555555555555555555555555555555555540A2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA05155500EAAAAA8B540A2AAAAAA2D5028AAAAAA856AAAAAAA2B555555515555AAAA8AAAAD555456AAAAAD555456AAAAAD555456AAAAAD555456AAAAAD555",
	mem_init1 => X"55AAAA8EAAAAAAB555556AAAAD55540A2AAA2B5555028AAA8AD55540A2AAA2AA81455543AAAAAAAD555555555AABEAAAA8AAAAAA051557D55515555540A2AAFAAAA2AAAAA814555F5554555555028AABEAAA8AAAAAA051557D55515555540A2AAFAAAAAAAA000000001011F9C79C7C0F245DF4784210E38151555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N18
\U2|altsyncram_component|auto_generated|mux2|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~33_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~32_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~32_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|mux2|_~32_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\);

-- Location: LCCOMB_X43_Y44_N12
\U2|altsyncram_component|auto_generated|mux2|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~34_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~31_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~31_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~33_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\);

-- Location: LCCOMB_X57_Y48_N10
\U1|U1|RAM_ADDRESS[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[15]~0_combout\ = (\U1|U1|LoadMAR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~34_combout\))) # (!\U1|U1|LoadMAR~q\ & (\U1|U1|MAR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|LoadMAR~q\,
	datac => \U1|U1|MAR\(15),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~34_combout\,
	combout => \U1|U1|RAM_ADDRESS[15]~0_combout\);

-- Location: LCCOMB_X46_Y44_N8
\U1|U1|RAM_ADDRESS[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[15]~feeder_combout\ = \U1|U1|RAM_ADDRESS[15]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[15]~0_combout\,
	combout => \U1|U1|RAM_ADDRESS[15]~feeder_combout\);

-- Location: LCCOMB_X59_Y41_N28
\U1|U1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector0~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & (((\U1|U1|RAM_ADDRESS[4]~23_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|X[15]~1_combout\))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (\U1|U1|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add2~30_combout\,
	datab => \U1|U1|X[15]~1_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	combout => \U1|U1|Selector0~0_combout\);

-- Location: LCCOMB_X59_Y41_N22
\U1|U1|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector0~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~24_combout\ & ((\U1|U1|Selector0~0_combout\ & ((\U1|U1|Mux1~4_combout\))) # (!\U1|U1|Selector0~0_combout\ & (\U1|U1|Add0~30_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- (((\U1|U1|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~30_combout\,
	datab => \U1|U1|Mux1~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	datad => \U1|U1|Selector0~0_combout\,
	combout => \U1|U1|Selector0~1_combout\);

-- Location: FF_X46_Y44_N9
\U1|U1|RAM_ADDRESS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[15]~feeder_combout\,
	asdata => \U1|U1|Selector0~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(15));

-- Location: LCCOMB_X41_Y44_N26
\U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = \U1|U1|RAM_ADDRESS\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS\(15),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X41_Y44_N27
\U2|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X42_Y44_N5
\U2|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X57_Y48_N8
\U1|U1|FR[14]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[14]~69_combout\ = (\U1|U1|selM6\(0) & (\U2|altsyncram_component|auto_generated|mux2|_~39_combout\)) # (!\U1|U1|selM6\(0) & (((\U1|U1|FR[14]~reg0_q\ & \KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[14]~reg0_q\,
	datad => \KEY[0]~input_o\,
	combout => \U1|U1|FR[14]~69_combout\);

-- Location: FF_X57_Y48_N9
\U1|U1|FR[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[14]~69_combout\,
	asdata => \U1|U1|FR[14]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[14]~reg0_q\);

-- Location: LCCOMB_X56_Y38_N6
\U1|U1|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector49~0_combout\ = (\U1|U1|IR~2_combout\ & (\U1|U1|IR~1_combout\)) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & (\U1|U1|reg~465_combout\)) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|reg~467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~465_combout\,
	datad => \U1|U1|reg~467_combout\,
	combout => \U1|U1|Selector49~0_combout\);

-- Location: LCCOMB_X56_Y38_N8
\U1|U1|Selector49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector49~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector49~0_combout\ & (\U1|U1|reg~469_combout\)) # (!\U1|U1|Selector49~0_combout\ & ((\U1|U1|reg~463_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg~469_combout\,
	datac => \U1|U1|reg~463_combout\,
	datad => \U1|U1|Selector49~0_combout\,
	combout => \U1|U1|Selector49~1_combout\);

-- Location: LCCOMB_X55_Y38_N12
\U1|U1|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector49~2_combout\ = (\U1|U1|IR~1_combout\ & (((\U1|U1|IR~2_combout\)))) # (!\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\ & ((\U1|U1|reg~457_combout\))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg~459_combout\,
	datac => \U1|U1|IR~2_combout\,
	datad => \U1|U1|reg~457_combout\,
	combout => \U1|U1|Selector49~2_combout\);

-- Location: LCCOMB_X55_Y38_N22
\U1|U1|Selector49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector49~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector49~2_combout\ & ((\U1|U1|reg~461_combout\))) # (!\U1|U1|Selector49~2_combout\ & (\U1|U1|reg~455_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|reg~455_combout\,
	datac => \U1|U1|reg~461_combout\,
	datad => \U1|U1|Selector49~2_combout\,
	combout => \U1|U1|Selector49~3_combout\);

-- Location: LCCOMB_X56_Y38_N18
\U1|U1|Selector49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector49~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (((\U1|U1|RAM_DATA_OUT[2]~20_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|X[14]~2_combout\)) # 
-- (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector49~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[14]~2_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datad => \U1|U1|Selector49~3_combout\,
	combout => \U1|U1|Selector49~4_combout\);

-- Location: LCCOMB_X56_Y38_N28
\U1|U1|Selector49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector49~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector49~4_combout\ & (\U1|U1|FR[14]~reg0_q\)) # (!\U1|U1|Selector49~4_combout\ & ((\U1|U1|Selector49~1_combout\))))) # (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & 
-- (((\U1|U1|Selector49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datab => \U1|U1|FR[14]~reg0_q\,
	datac => \U1|U1|Selector49~1_combout\,
	datad => \U1|U1|Selector49~4_combout\,
	combout => \U1|U1|Selector49~5_combout\);

-- Location: LCCOMB_X61_Y42_N8
\U1|U1|RAM_DATA_OUT[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[14]~6_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~28_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector49~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~28_combout\,
	datab => \U1|U1|RW~0_combout\,
	datad => \U1|U1|Selector49~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[14]~6_combout\);

-- Location: FF_X61_Y42_N9
\U1|U1|RAM_DATA_OUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[14]~6_combout\,
	asdata => \U1|U1|Mux2~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(14));

-- Location: M9K_X51_Y40_N0
\U2|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"777777777777777777777777777777777777777777777777777777777777777777777777777777777777777775DDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
	mem_init2 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD777777777777777777777777777777FF7",
	mem_init1 => X"77777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777",
	mem_init0 => X"777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777775DDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFDFDFDFDFDFDFD",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N16
\U2|altsyncram_component|auto_generated|mux2|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~37_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & 
-- !\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~37_combout\);

-- Location: M9K_X37_Y37_N0
\U2|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7F777777774C7F7F7777EEFDFDD31FDDDDDDD0C7F7F7777FFFE98FEFEEEEFFFFD3DF85CFF7FF7FF7FF7FF7FF7FF7FF7FFFFF7CAE7FBA31FDFDDDDFBFFE63FBFBBBBBBBBFBA63FBFBBBBBBBBBFBBFA63FBFBBFFE63FBBBBBBBBBBBA63FBBBBBBBBBBBBA63FBBBBBBBBBA63FBBBBBBBBBA63FBBBBBBBBBBBA63FBBBBBBBA63FBBBBBBBBBA07FFFFF9EFC2E7FBFFBE7BF0B9FEFFEF9FBE1EFC2E7FBFFBE63FBBBBBBBBBBBA63FBFBBBBF777431FDFDDDDFFFFA63FBFBBBBFFFF4F7E173FDFFDF0FDF0FDFBFFFFE7EFDFFFFF3F7EFFFFF9FBF7FFFFCFDFBFFFFE7EFDFFFFF3F7EFFFFF9FBF7FFFFCFDFBFFFFE7EFDFFFFF3F7EFFFFF9FBF7FFFFCC7F7F7777EFFF98",
	mem_init2 => X"FEFEEFFF863FBFBBBBBBBBBFBA173FDFF7E7EF87BF0B9FEFFEF98FEEEEEEEEEEEEEEEEEEE98FEEEEEEEEEEEEEE98FEEEEEEEEEEEEEEEEEE98FEEEEEEEEEEEEEEEEEE98FEEEEEEEEEEEEEEE98FEEEEEEEEEEE98FEFEEEEFDDDD0C7F7F7777FFFE98FEFEEEEFFFFD3DF85CFF7FF7CFDF7EFFEFFEFFEFFEFFEFFEFFEFFEFFEFFEFFEFFFFFEFFEFFEFFEF85CFF7FF7FF7FF7FF7FF7FF7FF7FF7FF7FF7FF7FF7FFFFF7FF7FF7FF7C2E7FBFFBFFBFFBFFBFFBFFBFFBFFBFFBFFBFFBFFBFFFFFBFFBFFBFFBE173FDF018FEEFF9EFC2E7FBFFBE7BF0B9FEFFEF8FDFBFFFFE7EFDFFFFF3FFFF7EFF9FFFFBF7FCFDFBFFFBF7FCFDFBFFFBF7FCFDFBFFFBF7FCFDFBFFFBF7F",
	mem_init1 => X"FF7FEF98FEFEEEEFDFFFDFFFFBF7FC2E7FBE7EFDFF0B9FEF9FBF7FC2E7FBE7FF85CFF7C63FBFBBBBFFFFFF7FF7EF5FFFF9FFFFFE173FDEBFFF3FFFFFC2E7FBD7FFE7FFFFF85CFF7AFFFCFFFFFF0B9FEF5FFF9FFFFFE173FDEBFFF3FFFFFC2E7FBD7FFFFAAA108421085858704D04D812248164294A52C09353FF7777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777",
	mem_init0 => X"77777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777777",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N26
\U2|altsyncram_component|auto_generated|mux2|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~38_combout\ = (\U2|altsyncram_component|auto_generated|mux2|_~37_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\) # 
-- ((!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|mux2|_~37_combout\ & (((\U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & 
-- \U2|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|mux2|_~37_combout\,
	datac => \U2|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\);

-- Location: M9K_X78_Y44_N0
\U2|altsyncram_component|auto_generated|ram_block1a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\U2|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\U2|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N30
\U2|altsyncram_component|auto_generated|mux2|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~35_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a78~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datad => \U2|altsyncram_component|auto_generated|ram_block1a94~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~35_combout\);

-- Location: M9K_X51_Y57_N0
\U2|altsyncram_component|auto_generated|ram_block1a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y44_N24
\U2|altsyncram_component|auto_generated|mux2|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~36_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~35_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~35_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a110~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~35_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a126~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\);

-- Location: LCCOMB_X43_Y44_N10
\U2|altsyncram_component|auto_generated|mux2|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~39_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & ((\U2|altsyncram_component|auto_generated|mux2|_~36_combout\))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- & (\U2|altsyncram_component|auto_generated|mux2|_~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~38_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~36_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\);

-- Location: LCCOMB_X56_Y48_N18
\U1|U1|IR~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~5_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~39_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(14),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	combout => \U1|U1|IR~5_combout\);

-- Location: LCCOMB_X56_Y47_N24
\U1|U1|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal7~0_combout\ = (!\U1|U1|IR~6_combout\ & (\U1|U1|IR~5_combout\ & \U1|U1|IR~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~6_combout\,
	datab => \U1|U1|IR~5_combout\,
	datad => \U1|U1|IR~4_combout\,
	combout => \U1|U1|Equal7~0_combout\);

-- Location: LCCOMB_X62_Y43_N20
\U1|U1|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~0_combout\ = ((\U1|U1|IR~7_combout\ & ((\U1|U1|IR~3_combout\))) # (!\U1|U1|IR~7_combout\ & ((!\U1|U1|IR~3_combout\) # (!\U1|U1|OP[2]~0_combout\)))) # (!\U1|U1|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|Equal7~0_combout\,
	datad => \U1|U1|IR~3_combout\,
	combout => \U1|U1|Selector19~0_combout\);

-- Location: LCCOMB_X62_Y43_N24
\U1|U1|Selector19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~8_combout\ = (\U1|U1|Selector19~7_combout\ & (\U1|U1|Selector19~0_combout\ & (\U1|U1|Equal14~0_combout\ & \U1|U1|Selector19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~7_combout\,
	datab => \U1|U1|Selector19~0_combout\,
	datac => \U1|U1|Equal14~0_combout\,
	datad => \U1|U1|Selector19~5_combout\,
	combout => \U1|U1|Selector19~8_combout\);

-- Location: LCCOMB_X54_Y45_N2
\U1|U1|Selector19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~4_combout\ = (\U1|U1|Selector19~3_combout\ & (\U1|U1|Selector19~1_combout\ & (!\U1|U1|process_0~6_combout\ & !\U1|U1|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~3_combout\,
	datab => \U1|U1|Selector19~1_combout\,
	datac => \U1|U1|process_0~6_combout\,
	datad => \U1|U1|process_0~5_combout\,
	combout => \U1|U1|Selector19~4_combout\);

-- Location: LCCOMB_X54_Y45_N8
\U1|U1|Selector19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~9_combout\ = ((\U1|U1|Selector19~8_combout\ & (!\U1|U1|process_0~2_combout\ & \U1|U1|Selector19~4_combout\))) # (!\U1|U1|state.fetch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.fetch~q\,
	datab => \U1|U1|Selector19~8_combout\,
	datac => \U1|U1|process_0~2_combout\,
	datad => \U1|U1|Selector19~4_combout\,
	combout => \U1|U1|Selector19~9_combout\);

-- Location: FF_X54_Y45_N9
\U1|U1|state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector19~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|state.decode~q\);

-- Location: FF_X56_Y47_N3
\U1|U1|LoadMAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector19~2_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U1|U1|ALT_INV_state.decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadMAR~q\);

-- Location: LCCOMB_X57_Y48_N12
\U1|U1|RAM_ADDRESS[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[14]~1_combout\ = (\U1|U1|LoadMAR~q\ & (\U2|altsyncram_component|auto_generated|mux2|_~39_combout\)) # (!\U1|U1|LoadMAR~q\ & ((\U1|U1|MAR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|mux2|_~39_combout\,
	datac => \U1|U1|MAR\(14),
	datad => \U1|U1|LoadMAR~q\,
	combout => \U1|U1|RAM_ADDRESS[14]~1_combout\);

-- Location: LCCOMB_X46_Y44_N18
\U1|U1|RAM_ADDRESS[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_ADDRESS[14]~feeder_combout\ = \U1|U1|RAM_ADDRESS[14]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS[14]~1_combout\,
	combout => \U1|U1|RAM_ADDRESS[14]~feeder_combout\);

-- Location: LCCOMB_X61_Y42_N2
\U1|U1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector1~0_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & (((\U1|U1|RAM_ADDRESS[4]~24_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|RAM_ADDRESS[4]~24_combout\ & (\U1|U1|Add0~28_combout\)) # (!\U1|U1|RAM_ADDRESS[4]~24_combout\ & 
-- ((\U1|U1|Add2~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Add0~28_combout\,
	datab => \U1|U1|Add2~28_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~24_combout\,
	combout => \U1|U1|Selector1~0_combout\);

-- Location: LCCOMB_X61_Y42_N20
\U1|U1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector1~1_combout\ = (\U1|U1|RAM_ADDRESS[4]~23_combout\ & ((\U1|U1|Selector1~0_combout\ & ((\U1|U1|Mux2~4_combout\))) # (!\U1|U1|Selector1~0_combout\ & (\U1|U1|X[14]~2_combout\)))) # (!\U1|U1|RAM_ADDRESS[4]~23_combout\ & 
-- (((\U1|U1|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|X[14]~2_combout\,
	datab => \U1|U1|Mux2~4_combout\,
	datac => \U1|U1|RAM_ADDRESS[4]~23_combout\,
	datad => \U1|U1|Selector1~0_combout\,
	combout => \U1|U1|Selector1~1_combout\);

-- Location: FF_X46_Y44_N19
\U1|U1|RAM_ADDRESS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_ADDRESS[14]~feeder_combout\,
	asdata => \U1|U1|Selector1~1_combout\,
	clrn => \KEY[0]~input_o\,
	sload => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	ena => \U1|U1|RAM_ADDRESS[4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_ADDRESS\(14));

-- Location: LCCOMB_X41_Y44_N0
\U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \U1|U1|RAM_ADDRESS\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|RAM_ADDRESS\(14),
	combout => \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X41_Y44_N1
\U2|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U2|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X42_Y44_N1
\U2|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U2|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X57_Y48_N26
\U1|U1|FR[13]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|FR[13]~70_combout\ = (\U1|U1|selM6\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\)))) # (!\U1|U1|selM6\(0) & (\KEY[0]~input_o\ & (\U1|U1|FR[13]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U1|U1|selM6\(0),
	datac => \U1|U1|FR[13]~reg0_q\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	combout => \U1|U1|FR[13]~70_combout\);

-- Location: FF_X57_Y48_N27
\U1|U1|FR[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|FR[13]~70_combout\,
	asdata => \U1|U1|FR[13]~reg0_q\,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|FR[13]~reg0_q\);

-- Location: LCCOMB_X53_Y42_N20
\U1|U1|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector50~0_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|IR~2_combout\) # ((\U1|U1|reg~484_combout\)))) # (!\U1|U1|IR~1_combout\ & (!\U1|U1|IR~2_combout\ & (\U1|U1|reg~486_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~1_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~486_combout\,
	datad => \U1|U1|reg~484_combout\,
	combout => \U1|U1|Selector50~0_combout\);

-- Location: LCCOMB_X53_Y42_N14
\U1|U1|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector50~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Selector50~0_combout\ & ((\U1|U1|reg~488_combout\))) # (!\U1|U1|Selector50~0_combout\ & (\U1|U1|reg~482_combout\)))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Selector50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~482_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|reg~488_combout\,
	datad => \U1|U1|Selector50~0_combout\,
	combout => \U1|U1|Selector50~1_combout\);

-- Location: LCCOMB_X52_Y39_N2
\U1|U1|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector50~2_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\) # ((\U1|U1|reg~476_combout\)))) # (!\U1|U1|IR~2_combout\ & (!\U1|U1|IR~1_combout\ & (\U1|U1|reg~478_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~478_combout\,
	datad => \U1|U1|reg~476_combout\,
	combout => \U1|U1|Selector50~2_combout\);

-- Location: LCCOMB_X54_Y42_N2
\U1|U1|Selector50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector50~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Selector50~2_combout\ & ((\U1|U1|reg~480_combout\))) # (!\U1|U1|Selector50~2_combout\ & (\U1|U1|reg~474_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Selector50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg~474_combout\,
	datab => \U1|U1|IR~1_combout\,
	datac => \U1|U1|reg~480_combout\,
	datad => \U1|U1|Selector50~2_combout\,
	combout => \U1|U1|Selector50~3_combout\);

-- Location: LCCOMB_X61_Y42_N16
\U1|U1|Selector50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector50~4_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & (\U1|U1|RAM_DATA_OUT[2]~18_combout\)) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|RAM_DATA_OUT[2]~18_combout\ & (\U1|U1|Selector50~1_combout\)) # 
-- (!\U1|U1|RAM_DATA_OUT[2]~18_combout\ & ((\U1|U1|Selector50~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|RAM_DATA_OUT[2]~18_combout\,
	datac => \U1|U1|Selector50~1_combout\,
	datad => \U1|U1|Selector50~3_combout\,
	combout => \U1|U1|Selector50~4_combout\);

-- Location: LCCOMB_X61_Y42_N18
\U1|U1|Selector50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector50~5_combout\ = (\U1|U1|RAM_DATA_OUT[2]~20_combout\ & ((\U1|U1|Selector50~4_combout\ & ((\U1|U1|FR[13]~reg0_q\))) # (!\U1|U1|Selector50~4_combout\ & (\U1|U1|X[13]~3_combout\)))) # (!\U1|U1|RAM_DATA_OUT[2]~20_combout\ & 
-- (((\U1|U1|Selector50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RAM_DATA_OUT[2]~20_combout\,
	datab => \U1|U1|X[13]~3_combout\,
	datac => \U1|U1|FR[13]~reg0_q\,
	datad => \U1|U1|Selector50~4_combout\,
	combout => \U1|U1|Selector50~5_combout\);

-- Location: LCCOMB_X61_Y42_N10
\U1|U1|RAM_DATA_OUT[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|RAM_DATA_OUT[13]~7_combout\ = (\U1|U1|RW~0_combout\ & (\U1|U1|Add0~26_combout\)) # (!\U1|U1|RW~0_combout\ & ((\U1|U1|Selector50~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|RW~0_combout\,
	datab => \U1|U1|Add0~26_combout\,
	datad => \U1|U1|Selector50~5_combout\,
	combout => \U1|U1|RAM_DATA_OUT[13]~7_combout\);

-- Location: FF_X61_Y42_N11
\U1|U1|RAM_DATA_OUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|RAM_DATA_OUT[13]~7_combout\,
	asdata => \U1|U1|Mux3~4_combout\,
	sload => \U1|U1|state.exec~q\,
	ena => \U1|U1|RAM_DATA_OUT[15]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|RAM_DATA_OUT\(13));

-- Location: M9K_X15_Y35_N0
\U2|altsyncram_component|auto_generated|ram_block1a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y60_N0
\U2|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N12
\U2|altsyncram_component|auto_generated|mux2|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~40_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\)) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a93~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a77~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~40_combout\);

-- Location: LCCOMB_X50_Y40_N22
\U2|altsyncram_component|auto_generated|mux2|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~41_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|mux2|_~40_combout\ & 
-- ((\U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\))) # (!\U2|altsyncram_component|auto_generated|mux2|_~40_combout\ & (\U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|mux2|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a109~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a125~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~40_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\);

-- Location: M9K_X51_Y27_N0
\U2|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\U2|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"666666666666666666666666666666666666666666666666666666666666666666666666666666666666666665DDDDDDDDDDDDDDDDDDDDDDDDDDDDDFB9999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999",
	mem_init2 => X"99999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999999777777777777777777777777777777EE6",
	mem_init1 => X"66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666",
	mem_init0 => X"666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666665DDDDDDDDDDDDDDDDDDDDDDDDDDDDDFBA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9AAA9A9A9A9A9A9A9A9",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N8
\U2|altsyncram_component|auto_generated|mux2|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~42_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\) # 
-- ((\U2|altsyncram_component|auto_generated|out_address_reg_a\(0))))) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & 
-- !\U2|altsyncram_component|auto_generated|out_address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	datab => \U2|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datac => \U2|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datad => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	combout => \U2|altsyncram_component|auto_generated|mux2|_~42_combout\);

-- Location: M9K_X64_Y51_N0
\U2|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"6A666666666C6A6E66654CA9A99B1A9999999AC6A6E66655554D8D4DCCCCAAAA9A9551AEA6AA6AA6AA6AA6AA6AA6AA6AAAAA6A0D7532B1A9B999953555635373333333353363537333333333533536353733555635333333333333635333333333333363533333333336353333333333635333333333333635333333336353333333333555555554AA8D753553552AA35D4D54D153554AA8D7535535635333333333333635373332A6666B1A9B999955553635373332AAAA6A5546BA9AA9AAA9AAA9535555554A9AAAAAAA54D5555552A6AAAAAA9535555554A9AAAAAAA54D5555552A6AAAAAA9535555554A9AAAAAAA54D5555552A6AAAAAC6A6E66654D5558",
	mem_init2 => X"D4DCCD5556353733333333353346BA9AA5454D552AA35D5D54D58D4CCCCCCCCCCCCCCCCCCD8D4CCCCCCCCCCCCCD8D4CCCCCCCCCCCCCCCCCD8D4CCCCCCCCCCCCCCCCCD8D4CCCCCCCCCCCCCCD8D4CCCCCCCCCCD8D4DCCCCA9999AC6A6E66655554D8D4DCCCCAAAA9A9551AEA6AA6AA9A54D54D54D54D54D54D54D54D54D54D54D54D55554D54D54D54D51AEA6AA6AA6AA6AA6AA6AA6AA6AA6AA6AA6AA6AA6AAAAA6AA6AA6AA6A8D753553553553553553553553553553553553553555553553553553546BA9A558D4CD554AA8D753553552AA35D4D54D2A9535555554A9AAAAAAAAAA54D5555552A6AAA9535552A6AAA9535552A6AAA9535552A6AAA9535552A6A",
	mem_init1 => X"AA554D58D4DCCCCA9AAA955552A6AA8D753554A9AAA35D4D552A6AA8D753555551AEA69635373332AAAAAA6AA54D55555555555546BA9AAAAAAAAAAAA8D7535555555555551AEA6AAAAAAAAAAAA35D4D5555555555546BA9AAAAAAAAAAAA8D7535555552AB4A5294A515143425425A40320165046318C8495AAA6666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666",
	mem_init0 => X"66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpuram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U2|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U2|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y40_N2
\U2|altsyncram_component|auto_generated|mux2|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~43_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U2|altsyncram_component|auto_generated|mux2|_~42_combout\ & 
-- (\U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\)) # (!\U2|altsyncram_component|auto_generated|mux2|_~42_combout\ & ((\U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\))))) # 
-- (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U2|altsyncram_component|auto_generated|mux2|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U2|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datac => \U2|altsyncram_component|auto_generated|mux2|_~42_combout\,
	datad => \U2|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\);

-- Location: LCCOMB_X50_Y40_N28
\U2|altsyncram_component|auto_generated|mux2|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U2|altsyncram_component|auto_generated|mux2|_~44_combout\ = (\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & (\U2|altsyncram_component|auto_generated|mux2|_~41_combout\)) # (!\U2|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\U2|altsyncram_component|auto_generated|mux2|_~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U2|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datac => \U2|altsyncram_component|auto_generated|mux2|_~41_combout\,
	datad => \U2|altsyncram_component|auto_generated|mux2|_~43_combout\,
	combout => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\);

-- Location: LCCOMB_X57_Y48_N6
\U1|U1|IR~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~7_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~44_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(13),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~44_combout\,
	combout => \U1|U1|IR~7_combout\);

-- Location: LCCOMB_X56_Y47_N2
\U1|U1|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector19~2_combout\ = (!\U1|U1|IR~7_combout\ & (!\U1|U1|OP[2]~0_combout\ & \U1|U1|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~7_combout\,
	datac => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|Equal7~0_combout\,
	combout => \U1|U1|Selector19~2_combout\);

-- Location: LCCOMB_X57_Y39_N20
\U1|U1|state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|state~10_combout\ = (\U1|U1|OP[2]~0_combout\ & ((\U1|U1|IR~7_combout\ & (\U1|U1|IR~4_combout\)) # (!\U1|U1|IR~7_combout\ & ((\U1|U1|IR~3_combout\))))) # (!\U1|U1|OP[2]~0_combout\ & (((!\U1|U1|IR~3_combout\ & \U1|U1|IR~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datab => \U1|U1|IR~4_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|IR~7_combout\,
	combout => \U1|U1|state~10_combout\);

-- Location: LCCOMB_X56_Y47_N16
\U1|U1|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~1_combout\ = (\U1|U1|OP[2]~0_combout\ & ((\U1|U1|IR~5_combout\))) # (!\U1|U1|OP[2]~0_combout\ & (\U1|U1|IR~3_combout\ & !\U1|U1|IR~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|OP[2]~0_combout\,
	datac => \U1|U1|IR~3_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|Selector20~1_combout\);

-- Location: LCCOMB_X56_Y47_N22
\U1|U1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~0_combout\ = (\U1|U1|IR~6_combout\ & (\U1|U1|IR~5_combout\ $ (!\U1|U1|IR~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~5_combout\,
	datac => \U1|U1|IR~6_combout\,
	datad => \U1|U1|IR~4_combout\,
	combout => \U1|U1|Selector20~0_combout\);

-- Location: LCCOMB_X56_Y47_N26
\U1|U1|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~2_combout\ = (\U1|U1|IR~5_combout\ & ((\U1|U1|IR~6_combout\) # (!\U1|U1|IR~4_combout\))) # (!\U1|U1|IR~5_combout\ & ((\U1|U1|IR~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~5_combout\,
	datac => \U1|U1|IR~6_combout\,
	datad => \U1|U1|IR~4_combout\,
	combout => \U1|U1|Selector20~2_combout\);

-- Location: LCCOMB_X57_Y39_N14
\U1|U1|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~3_combout\ = (\U1|U1|IR~7_combout\ & (((\U1|U1|Selector20~0_combout\) # (!\U1|U1|Selector20~2_combout\)))) # (!\U1|U1|IR~7_combout\ & (\U1|U1|Selector20~1_combout\ & (\U1|U1|Selector20~0_combout\ $ (!\U1|U1|Selector20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~7_combout\,
	datab => \U1|U1|Selector20~1_combout\,
	datac => \U1|U1|Selector20~0_combout\,
	datad => \U1|U1|Selector20~2_combout\,
	combout => \U1|U1|Selector20~3_combout\);

-- Location: LCCOMB_X57_Y39_N0
\U1|U1|Selector20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~4_combout\ = (\U1|U1|state.decode~q\ & ((\U1|U1|state~10_combout\ & (!\U1|U1|Selector20~0_combout\)) # (!\U1|U1|state~10_combout\ & ((!\U1|U1|Selector20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector20~0_combout\,
	datab => \U1|U1|state~10_combout\,
	datac => \U1|U1|Selector20~3_combout\,
	datad => \U1|U1|state.decode~q\,
	combout => \U1|U1|Selector20~4_combout\);

-- Location: LCCOMB_X57_Y39_N16
\U1|U1|Selector20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~7_combout\ = (\U1|U1|Selector20~6_combout\ & ((\U1|U1|Selector20~4_combout\) # ((!\U1|U1|Selector19~2_combout\ & !\U1|U1|RAM_ADDRESS[4]~25_combout\)))) # (!\U1|U1|Selector20~6_combout\ & (!\U1|U1|Selector19~2_combout\ & 
-- ((!\U1|U1|RAM_ADDRESS[4]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector20~6_combout\,
	datab => \U1|U1|Selector19~2_combout\,
	datac => \U1|U1|Selector20~4_combout\,
	datad => \U1|U1|RAM_ADDRESS[4]~25_combout\,
	combout => \U1|U1|Selector20~7_combout\);

-- Location: FF_X57_Y39_N17
\U1|U1|state.exec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector20~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|state.exec~q\);

-- Location: LCCOMB_X57_Y39_N28
\U1|U1|state~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|state~11_combout\ = (\U1|U1|IR~5_combout\) # ((!\U1|U1|OP[2]~0_combout\ & ((!\U1|U1|IR~3_combout\) # (!\U1|U1|process_0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|process_0~21_combout\,
	datab => \U1|U1|IR~3_combout\,
	datac => \U1|U1|OP[2]~0_combout\,
	datad => \U1|U1|IR~5_combout\,
	combout => \U1|U1|state~11_combout\);

-- Location: LCCOMB_X57_Y39_N30
\U1|U1|Selector20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector20~6_combout\ = (\U1|U1|Selector20~5_combout\ & ((\U1|U1|IR~4_combout\) # (!\U1|U1|state~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector20~5_combout\,
	datac => \U1|U1|IR~4_combout\,
	datad => \U1|U1|state~11_combout\,
	combout => \U1|U1|Selector20~6_combout\);

-- Location: LCCOMB_X54_Y45_N6
\U1|U1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Selector18~0_combout\ = (\U1|U1|Selector19~3_combout\ & (((\U1|U1|Selector20~6_combout\) # (!\U1|U1|Selector20~4_combout\)))) # (!\U1|U1|Selector19~3_combout\ & (!\U1|U1|state.exec~q\ & ((\U1|U1|Selector20~6_combout\) # 
-- (!\U1|U1|Selector20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|Selector19~3_combout\,
	datab => \U1|U1|state.exec~q\,
	datac => \U1|U1|Selector20~4_combout\,
	datad => \U1|U1|Selector20~6_combout\,
	combout => \U1|U1|Selector18~0_combout\);

-- Location: FF_X54_Y45_N7
\U1|U1|state.fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Selector18~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|state.fetch~q\);

-- Location: LCCOMB_X57_Y48_N28
\U1|U1|LoadIR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|LoadIR~0_combout\ = !\U1|U1|state.fetch~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|state.fetch~q\,
	combout => \U1|U1|LoadIR~0_combout\);

-- Location: FF_X57_Y48_N29
\U1|U1|LoadIR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|LoadIR~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|LoadIR~q\);

-- Location: FF_X57_Y43_N25
\U1|U1|IR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|IR~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|IR\(9));

-- Location: LCCOMB_X57_Y43_N24
\U1|U1|IR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|IR~0_combout\ = (\U1|U1|LoadIR~q\ & ((\U2|altsyncram_component|auto_generated|mux2|_~9_combout\))) # (!\U1|U1|LoadIR~q\ & (\U1|U1|IR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|LoadIR~q\,
	datac => \U1|U1|IR\(9),
	datad => \U2|altsyncram_component|auto_generated|mux2|_~9_combout\,
	combout => \U1|U1|IR~0_combout\);

-- Location: LCCOMB_X60_Y43_N0
\U1|U1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux4~2_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\) # (\U1|U1|reg[2][12]~33_combout\)))) # (!\U1|U1|IR~2_combout\ & (\U1|U1|reg[0][12]~34_combout\ & (!\U1|U1|IR~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[0][12]~34_combout\,
	datab => \U1|U1|IR~2_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[2][12]~33_combout\,
	combout => \U1|U1|Mux4~2_combout\);

-- Location: LCCOMB_X60_Y43_N2
\U1|U1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux4~3_combout\ = (\U1|U1|IR~1_combout\ & ((\U1|U1|Mux4~2_combout\ & ((\U1|U1|reg[3][12]~35_combout\))) # (!\U1|U1|Mux4~2_combout\ & (\U1|U1|reg[1][12]~32_combout\)))) # (!\U1|U1|IR~1_combout\ & (((\U1|U1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|reg[1][12]~32_combout\,
	datab => \U1|U1|reg[3][12]~35_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|Mux4~2_combout\,
	combout => \U1|U1|Mux4~3_combout\);

-- Location: LCCOMB_X60_Y45_N16
\U1|U1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux4~0_combout\ = (\U1|U1|IR~2_combout\ & (((\U1|U1|IR~1_combout\)))) # (!\U1|U1|IR~2_combout\ & ((\U1|U1|IR~1_combout\ & ((\U1|U1|reg[5][12]~37_combout\))) # (!\U1|U1|IR~1_combout\ & (\U1|U1|reg[4][12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[4][12]~38_combout\,
	datac => \U1|U1|IR~1_combout\,
	datad => \U1|U1|reg[5][12]~37_combout\,
	combout => \U1|U1|Mux4~0_combout\);

-- Location: LCCOMB_X60_Y45_N2
\U1|U1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux4~1_combout\ = (\U1|U1|IR~2_combout\ & ((\U1|U1|Mux4~0_combout\ & (\U1|U1|reg[7][12]~39_combout\)) # (!\U1|U1|Mux4~0_combout\ & ((\U1|U1|reg[6][12]~36_combout\))))) # (!\U1|U1|IR~2_combout\ & (((\U1|U1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|IR~2_combout\,
	datab => \U1|U1|reg[7][12]~39_combout\,
	datac => \U1|U1|reg[6][12]~36_combout\,
	datad => \U1|U1|Mux4~0_combout\,
	combout => \U1|U1|Mux4~1_combout\);

-- Location: LCCOMB_X63_Y47_N26
\U1|U1|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Mux4~4_combout\ = (\U1|U1|IR~0_combout\ & ((\U1|U1|Mux4~1_combout\))) # (!\U1|U1|IR~0_combout\ & (\U1|U1|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|IR~0_combout\,
	datac => \U1|U1|Mux4~3_combout\,
	datad => \U1|U1|Mux4~1_combout\,
	combout => \U1|U1|Mux4~4_combout\);

-- Location: LCCOMB_X62_Y46_N4
\U1|U1|vga_char[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|vga_char[11]~7_combout\ = (\U1|U1|state.decode~q\ & (\KEY[0]~input_o\ & (\U1|U1|Equal8~3_combout\ & \U1|U1|Equal8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|state.decode~q\,
	datab => \KEY[0]~input_o\,
	datac => \U1|U1|Equal8~3_combout\,
	datad => \U1|U1|Equal8~2_combout\,
	combout => \U1|U1|vga_char[11]~7_combout\);

-- Location: FF_X63_Y47_N27
\U1|U1|vga_char[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux4~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(12));

-- Location: FF_X57_Y38_N1
\U1|U1|vga_pos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[2]~13_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(2));

-- Location: FF_X63_Y47_N15
\U1|U1|vga_pos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[9]~7_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(9));

-- Location: FF_X63_Y47_N25
\U1|U1|vga_pos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[8]~0_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(8));

-- Location: LCCOMB_X63_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (((\U1|U1|vga_pos\(9))))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\))) # (!\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	datab => \U1|U1|vga_char\(12),
	datac => \U1|U1|vga_pos\(9),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[47]~35_combout\);

-- Location: LCCOMB_X63_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\ = (\U1|U1|vga_pos\(7) & ((GND) # (!\U1|U1|vga_char\(12)))) # (!\U1|U1|vga_pos\(7) & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ = CARRY((\U1|U1|vga_pos\(7)) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(7),
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\);

-- Location: LCCOMB_X63_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~3\);

-- Location: LCCOMB_X63_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[48]~34_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\);

-- Location: LCCOMB_X63_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X59_Y44_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\);

-- Location: LCCOMB_X63_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[46]~36_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\);

-- Location: LCCOMB_X63_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U1|U1|vga_pos\(7))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ 
-- & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(7),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\);

-- Location: LCCOMB_X62_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ & ((GND) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X62_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X62_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[59]~39_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X62_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~37_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[60]~38_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X62_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\);

-- Location: LCCOMB_X61_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\);

-- Location: LCCOMB_X61_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[57]~41_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\);

-- Location: LCCOMB_X62_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\);

-- Location: FF_X59_Y44_N15
\U1|U1|vga_pos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[5]~10_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(5));

-- Location: LCCOMB_X59_Y44_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\ = (\U1|U1|vga_pos\(5) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(5),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\);

-- Location: LCCOMB_X59_Y44_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\ = (\U1|U1|vga_pos\(5) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(5),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\);

-- Location: LCCOMB_X59_Y44_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~53_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[55]~52_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X62_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U1|U1|vga_pos\(5))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_pos\(5),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\);

-- Location: LCCOMB_X62_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X62_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X62_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~90_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[71]~48_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X62_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~103_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X62_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X57_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\);

-- Location: LCCOMB_X57_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\);

-- Location: LCCOMB_X61_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[58]~40_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\);

-- Location: LCCOMB_X57_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[69]~50_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout\);

-- Location: LCCOMB_X57_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[67]~54_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\);

-- Location: FF_X58_Y44_N1
\U1|U1|vga_pos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[4]~11_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(4));

-- Location: LCCOMB_X61_Y48_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|U1|vga_pos\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|U1|vga_pos\(4),
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\);

-- Location: LCCOMB_X61_Y48_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\ = (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U1|U1|vga_pos\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U1|U1|vga_pos\(4),
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\);

-- Location: LCCOMB_X61_Y48_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~45_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[66]~46_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\);

-- Location: LCCOMB_X57_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U1|U1|vga_pos\(4))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_pos\(4),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\);

-- Location: LCCOMB_X57_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ $ (\U1|U1|vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X57_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~58_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X57_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~92_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[83]~57_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X57_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~56_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X57_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X59_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\ = (\U1|U1|vga_pos\(2) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(2),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\);

-- Location: LCCOMB_X59_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\ = (\U1|U1|vga_pos\(2) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(2),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\);

-- Location: LCCOMB_X59_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~75_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[88]~74_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X61_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[84]~91_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\);

-- Location: LCCOMB_X58_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\);

-- Location: LCCOMB_X59_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[82]~93_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\);

-- Location: LCCOMB_X58_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\);

-- Location: LCCOMB_X57_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[68]~51_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\);

-- Location: LCCOMB_X58_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[92]~70_combout\);

-- Location: LCCOMB_X57_Y47_N22
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[78]~55_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\);

-- Location: FF_X59_Y47_N1
\U1|U1|vga_pos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[3]~12_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(3));

-- Location: LCCOMB_X59_Y47_N26
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\ = (\U1|U1|vga_pos\(3) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(3),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\);

-- Location: LCCOMB_X59_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\ = (\U1|U1|vga_pos\(3) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(3),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\);

-- Location: LCCOMB_X59_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~63_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[77]~64_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X58_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U1|U1|vga_pos\(3))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_pos\(3),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\);

-- Location: LCCOMB_X58_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\ $ (VCC))) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\,
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X58_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X58_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ $ (\U1|U1|vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X58_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~97_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[93]~69_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X58_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\))))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\) # (GND))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~95_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[95]~67_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X58_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X60_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U1|U1|vga_pos\(2))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(2),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\);

-- Location: LCCOMB_X60_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\ $ (VCC))) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\) # (GND)))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	datad => VCC,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X60_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- VCC)) # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X61_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[96]~94_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\);

-- Location: LCCOMB_X60_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\);

-- Location: LCCOMB_X59_Y47_N4
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\) # 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[94]~96_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\);

-- Location: LCCOMB_X61_Y47_N0
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\);

-- Location: LCCOMB_X59_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\)) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[80]~60_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\);

-- Location: LCCOMB_X60_Y47_N24
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[90]~62_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\);

-- Location: LCCOMB_X60_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ $ (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\ & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X60_Y47_N8
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ & 
-- VCC)) # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X60_Y47_N10
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~81_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[104]~102_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X60_Y47_N12
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~101_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[105]~80_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X60_Y47_N14
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[106]~100_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\);

-- Location: LCCOMB_X60_Y47_N16
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\ = CARRY((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\ & 
-- !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~99_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[107]~78_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~13_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\);

-- Location: LCCOMB_X60_Y47_N18
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\ = CARRY((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\) # ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~77_combout\,
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[108]~98_combout\,
	datad => VCC,
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~15_cout\,
	cout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\);

-- Location: LCCOMB_X60_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~17_cout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X60_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[89]~65_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\);

-- Location: LCCOMB_X61_Y44_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[101]~73_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\);

-- Location: LCCOMB_X58_Y47_N6
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[79]~61_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\);

-- Location: LCCOMB_X59_Y47_N2
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[91]~71_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\);

-- Location: LCCOMB_X61_Y44_N8
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[103]~82_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\);

-- Location: LCCOMB_X61_Y44_N22
\U4|U3|STATE[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~5_combout\ = (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[115]~86_combout\,
	combout => \U4|U3|STATE[2]~5_combout\);

-- Location: FF_X62_Y46_N27
\U1|U1|vga_pos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	asdata => \U1|U1|X[6]~9_combout\,
	sload => VCC,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(6));

-- Location: LCCOMB_X63_Y44_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\ = (\U1|U1|vga_pos\(9) & ((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\ & VCC)) # (!\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)))) # (!\U1|U1|vga_pos\(9) & ((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\ = CARRY((\U1|U1|vga_pos\(9) & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\)) # (!\U1|U1|vga_pos\(9) & 
-- ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(9),
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\);

-- Location: LCCOMB_X63_Y44_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\ = ((\U1|U1|vga_pos\(10) $ (\U1|U1|vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))) # (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ = CARRY((\U1|U1|vga_pos\(10) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\) # (!\U1|U1|vga_char\(12)))) # (!\U1|U1|vga_pos\(10) & (!\U1|U1|vga_char\(12) & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(10),
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\);

-- Location: LCCOMB_X63_Y44_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\);

-- Location: LCCOMB_X65_Y44_N26
\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\ = (\U1|U1|vga_pos\(6) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\) # (!\U1|U1|vga_char\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datac => \U1|U1|vga_pos\(6),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\);

-- Location: LCCOMB_X65_Y44_N20
\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\ = (\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(6) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datac => \U1|U1|vga_pos\(6),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\);

-- Location: LCCOMB_X65_Y44_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\) # (\U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~16_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|StageOut[28]~17_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\);

-- Location: LCCOMB_X63_Y44_N24
\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|U1|vga_pos\(10))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\))))) # (!\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(10),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~4_combout\,
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\);

-- Location: LCCOMB_X63_Y44_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & (\U1|U1|vga_pos\(9))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\))))) # (!\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(9),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~2_combout\,
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~6_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[31]~9_combout\);

-- Location: LCCOMB_X63_Y44_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ = \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\);

-- Location: LCCOMB_X65_Y44_N6
\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & ((\U1|U1|vga_pos\(6)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~10_combout\,
	datac => \U1|U1|vga_pos\(6),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\);

-- Location: LCCOMB_X66_Y44_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\ $ (VCC))) # (!\U1|U1|vga_char\(12) & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\) # (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\,
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X66_Y44_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X66_Y44_N20
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ $ (\U1|U1|vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X65_Y44_N30
\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\ & \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[32]~8_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\);

-- Location: LCCOMB_X66_Y44_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & ((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ & VCC)) 
-- # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & ((\U1|U1|vga_char\(12) & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\U1|U1|vga_char\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[39]~13_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X66_Y44_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~12_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[40]~11_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y44_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X65_Y44_N22
\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\);

-- Location: LCCOMB_X66_Y44_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[37]~15_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\);

-- Location: LCCOMB_X66_Y44_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[36]~18_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\);

-- Location: LCCOMB_X66_Y44_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ & ((GND) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\ & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X66_Y44_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X66_Y44_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~47_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[47]~23_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y44_N12
\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\);

-- Location: LCCOMB_X66_Y44_N14
\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\)) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[38]~14_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\);

-- Location: LCCOMB_X67_Y46_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\);

-- Location: LCCOMB_X65_Y44_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[43]~22_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\);

-- Location: LCCOMB_X66_Y46_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ & ((GND) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\ & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X66_Y46_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X66_Y46_N14
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~31_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[54]~48_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y46_N16
\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y44_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\);

-- Location: LCCOMB_X61_Y44_N18
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\)) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[102]~72_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\);

-- Location: LCCOMB_X62_Y44_N2
\U4|U3|STATE[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~2_combout\ = (\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	combout => \U4|U3|STATE[2]~2_combout\);

-- Location: LCCOMB_X62_Y44_N14
\U4|U3|STATE[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~4_combout\ = (\U4|U3|STATE[2]~2_combout\) # ((\U4|U3|STATE[2]~3_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE[2]~3_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U3|STATE[2]~2_combout\,
	combout => \U4|U3|STATE[2]~4_combout\);

-- Location: LCCOMB_X62_Y46_N8
\U1|U1|videoflag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|videoflag~0_combout\ = (\U1|U1|Equal8~3_combout\ & (\U1|U1|state.decode~q\ & \U1|U1|Equal8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|Equal8~3_combout\,
	datac => \U1|U1|state.decode~q\,
	datad => \U1|U1|Equal8~2_combout\,
	combout => \U1|U1|videoflag~0_combout\);

-- Location: FF_X62_Y46_N9
\U1|U1|videoflag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|videoflag~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|videoflag~q\);

-- Location: LCCOMB_X62_Y42_N6
\U4|U3|PREVCOLOR[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCOLOR[3]~feeder_combout\ = \U1|U1|vga_char\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(11),
	combout => \U4|U3|PREVCOLOR[3]~feeder_combout\);

-- Location: LCCOMB_X62_Y41_N6
\U4|U3|Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux88~1_combout\ = (!\U4|U3|STATE\(0) & !\U4|U3|STATE\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(2),
	combout => \U4|U3|Mux88~1_combout\);

-- Location: LCCOMB_X61_Y44_N4
\U4|U3|PREVCHAR[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[6]~0_combout\ = (\KEY[0]~input_o\ & (!\U4|U3|STATE\(1) & (\U4|U3|Mux88~1_combout\ & !\U4|U3|process_0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|Mux88~1_combout\,
	datad => \U4|U3|process_0~18_combout\,
	combout => \U4|U3|PREVCHAR[6]~0_combout\);

-- Location: FF_X62_Y42_N7
\U4|U3|PREVCOLOR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVCOLOR[3]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(3));

-- Location: LCCOMB_X54_Y47_N22
\U1|U1|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|Equal9~0_combout\ = (!\U1|U1|vga_char[10]~2_combout\ & (!\U1|U1|vga_char[9]~1_combout\ & (!\U1|U1|vga_char[11]~3_combout\ & !\U1|U1|vga_char[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char[10]~2_combout\,
	datab => \U1|U1|vga_char[9]~1_combout\,
	datac => \U1|U1|vga_char[11]~3_combout\,
	datad => \U1|U1|vga_char[8]~0_combout\,
	combout => \U1|U1|Equal9~0_combout\);

-- Location: LCCOMB_X54_Y47_N24
\U1|U1|vga_char[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U1|U1|vga_char[8]~6_combout\ = (\U1|U1|vga_char[10]~2_combout\ & (\U1|U1|vga_char[9]~1_combout\ & (\U1|U1|vga_char[11]~3_combout\ & \U1|U1|vga_char[8]~0_combout\))) # (!\U1|U1|vga_char[10]~2_combout\ & (!\U1|U1|vga_char[9]~1_combout\ & 
-- (!\U1|U1|vga_char[11]~3_combout\ & !\U1|U1|vga_char[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char[10]~2_combout\,
	datab => \U1|U1|vga_char[9]~1_combout\,
	datac => \U1|U1|vga_char[11]~3_combout\,
	datad => \U1|U1|vga_char[8]~0_combout\,
	combout => \U1|U1|vga_char[8]~6_combout\);

-- Location: FF_X57_Y43_N13
\U1|U1|vga_char[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|vga_char[10]~2_combout\,
	asdata => \U1|U1|Equal9~0_combout\,
	sload => \U1|U1|vga_char[8]~6_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(10));

-- Location: FF_X62_Y42_N1
\U4|U3|PREVCOLOR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(10),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCOLOR\(2));

-- Location: FF_X57_Y43_N31
\U1|U1|vga_char[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|vga_char[11]~3_combout\,
	asdata => \U1|U1|Equal9~0_combout\,
	sload => \U1|U1|vga_char[8]~6_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(11));

-- Location: LCCOMB_X62_Y42_N0
\U4|U3|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~12_combout\ = (\U1|U1|vga_char\(10) & (\U4|U3|PREVCOLOR\(2) & (\U4|U3|PREVCOLOR\(3) $ (!\U1|U1|vga_char\(11))))) # (!\U1|U1|vga_char\(10) & (!\U4|U3|PREVCOLOR\(2) & (\U4|U3|PREVCOLOR\(3) $ (!\U1|U1|vga_char\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(10),
	datab => \U4|U3|PREVCOLOR\(3),
	datac => \U4|U3|PREVCOLOR\(2),
	datad => \U1|U1|vga_char\(11),
	combout => \U4|U3|process_0~12_combout\);

-- Location: LCCOMB_X17_Y38_N0
\U4|U3|PREVYPOS[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[4]~3_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[4]~3_combout\);

-- Location: FF_X17_Y38_N1
\U4|U3|PREVYPOS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[4]~3_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(4));

-- Location: LCCOMB_X62_Y42_N8
\U4|U3|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~15_combout\ = (\U4|U3|PREVYPOS\(3) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(4))))) # 
-- (!\U4|U3|PREVYPOS\(3) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ $ (\U4|U3|PREVYPOS\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVYPOS\(3),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U4|U3|PREVYPOS\(4),
	combout => \U4|U3|process_0~15_combout\);

-- Location: LCCOMB_X66_Y46_N0
\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[52]~26_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\);

-- Location: LCCOMB_X66_Y46_N2
\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[51]~27_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\);

-- Location: LCCOMB_X66_Y46_N4
\U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[50]~30_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[58]~36_combout\);

-- Location: LCCOMB_X66_Y46_N18
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ & ((GND) # (!\U1|U1|vga_char\(12)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ & (\U1|U1|vga_char\(12) $ (GND)))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X66_Y46_N22
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = ((\U1|U1|vga_char\(12) $ (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))) # 
-- (GND)
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U1|U1|vga_char\(12) & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)) # 
-- (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X66_Y46_N24
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ & VCC)) 
-- # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\U1|U1|vga_char\(12) & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[60]~33_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X67_Y46_N12
\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\))) # (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[45]~25_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\);

-- Location: LCCOMB_X66_Y46_N26
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~34_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[61]~49_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\);

-- Location: LCCOMB_X66_Y46_N28
\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\);

-- Location: LCCOMB_X65_Y46_N18
\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\);

-- Location: LCCOMB_X65_Y46_N28
\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\)) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[59]~35_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\);

-- Location: LCCOMB_X65_Y46_N16
\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & ((\U1|U1|vga_pos\(3)))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout\,
	datac => \U1|U1|vga_pos\(3),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\);

-- Location: LCCOMB_X65_Y46_N24
\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\ = (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\))) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|StageOut[57]~39_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\);

-- Location: LCCOMB_X65_Y46_N0
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\) # (!\U1|U1|vga_char\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[64]~46_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\);

-- Location: LCCOMB_X65_Y46_N2
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\)) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[65]~43_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\);

-- Location: LCCOMB_X65_Y46_N4
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\) # 
-- (!\U1|U1|vga_char\(12)))) # (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\ & (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[66]~42_combout\,
	datab => \U1|U1|vga_char\(12),
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\);

-- Location: LCCOMB_X65_Y46_N6
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\ = CARRY((\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\ & 
-- !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\)) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[67]~41_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\);

-- Location: LCCOMB_X65_Y46_N8
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\ = CARRY((\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\) # ((\U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\) # 
-- (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~50_combout\,
	datab => \U4|U2|Div0|auto_generated|divider|divider|StageOut[68]~40_combout\,
	datad => VCC,
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7_cout\,
	cout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\);

-- Location: LCCOMB_X65_Y46_N10
\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9_cout\,
	combout => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\);

-- Location: LCCOMB_X62_Y42_N24
\U4|U3|PREVYPOS[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[0]~2_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[0]~2_combout\);

-- Location: FF_X62_Y42_N25
\U4|U3|PREVYPOS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[0]~2_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(0));

-- Location: LCCOMB_X62_Y42_N20
\U4|U3|PREVYPOS[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVYPOS[1]~1_combout\ = !\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|PREVYPOS[1]~1_combout\);

-- Location: FF_X62_Y42_N21
\U4|U3|PREVYPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVYPOS[1]~1_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVYPOS\(1));

-- Location: LCCOMB_X62_Y42_N30
\U4|U3|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~13_combout\ = (\U4|U3|PREVYPOS\(2) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U3|PREVYPOS\(1) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)))) # 
-- (!\U4|U3|PREVYPOS\(2) & (\U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (\U4|U3|PREVYPOS\(1) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVYPOS\(2),
	datab => \U4|U3|PREVYPOS\(1),
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \U4|U3|process_0~13_combout\);

-- Location: LCCOMB_X62_Y42_N12
\U4|U3|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~14_combout\ = (!\U4|U3|Equal1~3_combout\ & (\U4|U3|process_0~13_combout\ & (\U4|U3|PREVYPOS\(0) $ (\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Equal1~3_combout\,
	datab => \U4|U3|PREVYPOS\(0),
	datac => \U4|U3|process_0~13_combout\,
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|process_0~14_combout\);

-- Location: LCCOMB_X62_Y42_N14
\U4|U3|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~17_combout\ = (\U4|U3|process_0~16_combout\ & (\U4|U3|process_0~12_combout\ & (\U4|U3|process_0~15_combout\ & \U4|U3|process_0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~16_combout\,
	datab => \U4|U3|process_0~12_combout\,
	datac => \U4|U3|process_0~15_combout\,
	datad => \U4|U3|process_0~14_combout\,
	combout => \U4|U3|process_0~17_combout\);

-- Location: LCCOMB_X61_Y44_N0
\U4|U3|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~2_combout\ = \U4|U3|PREVXPOS\(2) $ (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PREVXPOS\(2),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	combout => \U4|U3|Equal1~2_combout\);

-- Location: FF_X59_Y47_N23
\U1|U1|vga_pos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[1]~14_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(1));

-- Location: LCCOMB_X59_Y47_N30
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\ = (\U1|U1|vga_pos\(1) & !\U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(1),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\);

-- Location: LCCOMB_X59_Y47_N28
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\ = (\U1|U1|vga_pos\(1) & \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U1|U1|vga_pos\(1),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\);

-- Location: LCCOMB_X59_Y47_N20
\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\) # (\U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~88_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[99]~87_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X62_Y44_N10
\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\ = (\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U1|U1|vga_pos\(1))) # 
-- (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(1),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\);

-- Location: LCCOMB_X61_Y44_N14
\U4|U3|YP[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|YP[5]~2_combout\ = (!\U4|U3|STATE\(0) & (!\U4|U3|STATE\(1) & (!\U4|U3|STATE\(2) & !\U4|U3|process_0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(0),
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|STATE\(2),
	datad => \U4|U3|process_0~18_combout\,
	combout => \U4|U3|YP[5]~2_combout\);

-- Location: FF_X62_Y44_N9
\U4|U3|PREVXPOS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVXPOS\(1));

-- Location: LCCOMB_X61_Y44_N30
\U4|U3|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Equal1~1_combout\ = \U4|U3|PREVXPOS\(1) $ (((\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\U1|U1|vga_pos\(1))) # (!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((!\U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(1),
	datab => \U4|U3|PREVXPOS\(1),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U4|U3|Equal1~1_combout\);

-- Location: FF_X60_Y44_N27
\U1|U1|vga_char[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux11~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(5));

-- Location: FF_X55_Y39_N5
\U1|U1|vga_char[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux10~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(6));

-- Location: FF_X17_Y38_N3
\U4|U3|PREVCHAR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(6),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(6));

-- Location: LCCOMB_X17_Y38_N12
\U4|U3|PREVCHAR[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[5]~feeder_combout\ = \U1|U1|vga_char\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_char\(5),
	combout => \U4|U3|PREVCHAR[5]~feeder_combout\);

-- Location: FF_X17_Y38_N13
\U4|U3|PREVCHAR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVCHAR[5]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(5));

-- Location: LCCOMB_X17_Y38_N2
\U4|U3|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~9_combout\ = (\U1|U1|vga_char\(6) & (\U4|U3|PREVCHAR\(6) & (\U1|U1|vga_char\(5) $ (!\U4|U3|PREVCHAR\(5))))) # (!\U1|U1|vga_char\(6) & (!\U4|U3|PREVCHAR\(6) & (\U1|U1|vga_char\(5) $ (!\U4|U3|PREVCHAR\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(6),
	datab => \U1|U1|vga_char\(5),
	datac => \U4|U3|PREVCHAR\(6),
	datad => \U4|U3|PREVCHAR\(5),
	combout => \U4|U3|process_0~9_combout\);

-- Location: FF_X59_Y45_N25
\U1|U1|vga_char[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux15~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(1));

-- Location: FF_X16_Y38_N7
\U4|U3|PREVCHAR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(1),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(1));

-- Location: FF_X49_Y37_N19
\U1|U1|vga_char[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux14~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(2));

-- Location: LCCOMB_X16_Y38_N12
\U4|U3|PREVCHAR[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PREVCHAR[2]~feeder_combout\ = \U1|U1|vga_char\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_char\(2),
	combout => \U4|U3|PREVCHAR[2]~feeder_combout\);

-- Location: FF_X16_Y38_N13
\U4|U3|PREVCHAR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PREVCHAR[2]~feeder_combout\,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(2));

-- Location: LCCOMB_X16_Y38_N6
\U4|U3|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~7_combout\ = (\U1|U1|vga_char\(2) & (\U4|U3|PREVCHAR\(2) & (\U1|U1|vga_char\(1) $ (!\U4|U3|PREVCHAR\(1))))) # (!\U1|U1|vga_char\(2) & (!\U4|U3|PREVCHAR\(2) & (\U1|U1|vga_char\(1) $ (!\U4|U3|PREVCHAR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(2),
	datab => \U1|U1|vga_char\(1),
	datac => \U4|U3|PREVCHAR\(1),
	datad => \U4|U3|PREVCHAR\(2),
	combout => \U4|U3|process_0~7_combout\);

-- Location: FF_X61_Y42_N31
\U1|U1|vga_char[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux13~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(3));

-- Location: FF_X16_Y38_N25
\U4|U3|PREVCHAR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(3),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(3));

-- Location: FF_X49_Y37_N5
\U1|U1|vga_char[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux12~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(4));

-- Location: FF_X17_Y38_N25
\U4|U3|PREVCHAR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(4),
	sload => VCC,
	ena => \U4|U3|PREVCHAR[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PREVCHAR\(4));

-- Location: LCCOMB_X16_Y38_N24
\U4|U3|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~8_combout\ = (\U1|U1|vga_char\(4) & (\U4|U3|PREVCHAR\(4) & (\U1|U1|vga_char\(3) $ (!\U4|U3|PREVCHAR\(3))))) # (!\U1|U1|vga_char\(4) & (!\U4|U3|PREVCHAR\(4) & (\U1|U1|vga_char\(3) $ (!\U4|U3|PREVCHAR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(4),
	datab => \U1|U1|vga_char\(3),
	datac => \U4|U3|PREVCHAR\(3),
	datad => \U4|U3|PREVCHAR\(4),
	combout => \U4|U3|process_0~8_combout\);

-- Location: LCCOMB_X17_Y38_N6
\U4|U3|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~10_combout\ = (\U4|U3|process_0~6_combout\ & (\U4|U3|process_0~9_combout\ & (\U4|U3|process_0~7_combout\ & \U4|U3|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~6_combout\,
	datab => \U4|U3|process_0~9_combout\,
	datac => \U4|U3|process_0~7_combout\,
	datad => \U4|U3|process_0~8_combout\,
	combout => \U4|U3|process_0~10_combout\);

-- Location: LCCOMB_X61_Y44_N2
\U4|U3|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~11_combout\ = (!\U4|U3|Equal1~0_combout\ & (!\U4|U3|Equal1~2_combout\ & (!\U4|U3|Equal1~1_combout\ & \U4|U3|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Equal1~0_combout\,
	datab => \U4|U3|Equal1~2_combout\,
	datac => \U4|U3|Equal1~1_combout\,
	datad => \U4|U3|process_0~10_combout\,
	combout => \U4|U3|process_0~11_combout\);

-- Location: LCCOMB_X61_Y44_N12
\U4|U3|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~18_combout\ = ((\U4|U3|process_0~5_combout\ & (\U4|U3|process_0~17_combout\ & \U4|U3|process_0~11_combout\))) # (!\U1|U1|videoflag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~5_combout\,
	datab => \U1|U1|videoflag~q\,
	datac => \U4|U3|process_0~17_combout\,
	datad => \U4|U3|process_0~11_combout\,
	combout => \U4|U3|process_0~18_combout\);

-- Location: LCCOMB_X61_Y44_N16
\U4|U3|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~1_combout\ = (\U4|U3|STATE\(2)) # ((!\U4|U3|STATE[2]~5_combout\ & (!\U4|U3|STATE[2]~4_combout\ & !\U4|U3|process_0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(2),
	datab => \U4|U3|STATE[2]~5_combout\,
	datac => \U4|U3|STATE[2]~4_combout\,
	datad => \U4|U3|process_0~18_combout\,
	combout => \U4|U3|Mux48~1_combout\);

-- Location: LCCOMB_X61_Y44_N24
\U4|U3|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux48~2_combout\ = (!\U4|U3|STATE\(0) & ((\U4|U3|Mux48~0_combout\) # ((!\U4|U3|STATE\(1) & \U4|U3|Mux48~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux48~0_combout\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|Mux48~1_combout\,
	combout => \U4|U3|Mux48~2_combout\);

-- Location: FF_X61_Y44_N25
\U4|U3|STATE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux48~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(0));

-- Location: LCCOMB_X62_Y41_N26
\U4|U3|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux88~0_combout\ = (!\U4|U3|STATE\(2) & (!\U4|U3|STATE\(0) & \U4|U3|STATE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|Mux88~0_combout\);

-- Location: LCCOMB_X62_Y41_N12
\U4|U3|PIXCNT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[0]~4_combout\ = (\U4|U3|process_0~1_combout\ & (\U4|U3|PIXCNT\(0) $ (VCC))) # (!\U4|U3|process_0~1_combout\ & (\U4|U3|PIXCNT\(0) & VCC))
-- \U4|U3|PIXCNT[0]~5\ = CARRY((\U4|U3|process_0~1_combout\ & \U4|U3|PIXCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~1_combout\,
	datab => \U4|U3|PIXCNT\(0),
	datad => VCC,
	combout => \U4|U3|PIXCNT[0]~4_combout\,
	cout => \U4|U3|PIXCNT[0]~5\);

-- Location: LCCOMB_X62_Y41_N8
\U4|U3|PIXCNT[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[1]~12_combout\ = (!\U4|U3|STATE\(2) & (\U4|U3|STATE\(0) $ (\U4|U3|STATE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|PIXCNT[1]~12_combout\);

-- Location: FF_X62_Y41_N13
\U4|U3|PIXCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[0]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|PIXCNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(0));

-- Location: LCCOMB_X62_Y41_N14
\U4|U3|PIXCNT[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[1]~6_combout\ = (\U4|U3|PIXCNT\(1) & (!\U4|U3|PIXCNT[0]~5\)) # (!\U4|U3|PIXCNT\(1) & ((\U4|U3|PIXCNT[0]~5\) # (GND)))
-- \U4|U3|PIXCNT[1]~7\ = CARRY((!\U4|U3|PIXCNT[0]~5\) # (!\U4|U3|PIXCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|PIXCNT\(1),
	datad => VCC,
	cin => \U4|U3|PIXCNT[0]~5\,
	combout => \U4|U3|PIXCNT[1]~6_combout\,
	cout => \U4|U3|PIXCNT[1]~7\);

-- Location: FF_X62_Y41_N15
\U4|U3|PIXCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[1]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|PIXCNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(1));

-- Location: LCCOMB_X62_Y41_N16
\U4|U3|PIXCNT[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[2]~8_combout\ = (\U4|U3|PIXCNT\(2) & (\U4|U3|PIXCNT[1]~7\ $ (GND))) # (!\U4|U3|PIXCNT\(2) & (!\U4|U3|PIXCNT[1]~7\ & VCC))
-- \U4|U3|PIXCNT[2]~9\ = CARRY((\U4|U3|PIXCNT\(2) & !\U4|U3|PIXCNT[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|PIXCNT\(2),
	datad => VCC,
	cin => \U4|U3|PIXCNT[1]~7\,
	combout => \U4|U3|PIXCNT[2]~8_combout\,
	cout => \U4|U3|PIXCNT[2]~9\);

-- Location: FF_X62_Y41_N17
\U4|U3|PIXCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[2]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|PIXCNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(2));

-- Location: LCCOMB_X62_Y41_N18
\U4|U3|PIXCNT[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXCNT[3]~10_combout\ = \U4|U3|PIXCNT[2]~9\ $ (\U4|U3|PIXCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|PIXCNT\(3),
	cin => \U4|U3|PIXCNT[2]~9\,
	combout => \U4|U3|PIXCNT[3]~10_combout\);

-- Location: FF_X62_Y41_N19
\U4|U3|PIXCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|PIXCNT[3]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|PIXCNT[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|PIXCNT\(3));

-- Location: LCCOMB_X62_Y41_N28
\U4|U3|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|process_0~0_combout\ = (((\U1|U1|vga_char\(12) & !\U4|U3|PIXCNT\(3))) # (!\U4|U3|PIXCNT\(1))) # (!\U4|U3|PIXCNT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U3|PIXCNT\(2),
	datac => \U4|U3|PIXCNT\(1),
	datad => \U4|U3|PIXCNT\(3),
	combout => \U4|U3|process_0~0_combout\);

-- Location: LCCOMB_X61_Y40_N28
\U4|U3|STATE[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|STATE[2]~1_combout\ = (\U4|U3|Mux88~0_combout\ & (!\U4|U3|process_0~0_combout\ & \U4|U3|PIXCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|process_0~0_combout\,
	datad => \U4|U3|PIXCNT\(0),
	combout => \U4|U3|STATE[2]~1_combout\);

-- Location: FF_X61_Y40_N29
\U4|U3|STATE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|STATE[2]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|STATE\(2));

-- Location: LCCOMB_X61_Y40_N8
\U4|U3|DATA_QUEUE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA_QUEUE~0_combout\ = (\U4|U3|STATE\(2) & (((\U4|U3|DATA_QUEUE~q\ & \U4|U3|STATE\(1))))) # (!\U4|U3|STATE\(2) & ((\U4|U3|STATE\(1) & (!\U4|U3|STATE\(0))) # (!\U4|U3|STATE\(1) & ((\U4|U3|DATA_QUEUE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|STATE\(0),
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|DATA_QUEUE~q\,
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|DATA_QUEUE~0_combout\);

-- Location: FF_X61_Y40_N9
\U4|U3|DATA_QUEUE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA_QUEUE~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA_QUEUE~q\);

-- Location: LCCOMB_X77_Y29_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\ = \U4|U4|inst6~4_combout\ $ (((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \U4|U3|DATA_QUEUE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	datad => \U4|U3|DATA_QUEUE~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\);

-- Location: FF_X76_Y31_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11));

-- Location: FF_X76_Y31_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9));

-- Location: FF_X76_Y31_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8));

-- Location: LCCOMB_X77_Y31_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9) & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(10),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(11),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(9),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(8),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\);

-- Location: FF_X76_Y31_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LCCOMB_X77_Y31_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\ & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~9_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\);

-- Location: LCCOMB_X77_Y31_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\ = (!\U4|U4|inst6~4_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\) # ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~12_combout\,
	datab => \U4|U4|inst6~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~10_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\);

-- Location: FF_X77_Y31_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~13_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LCCOMB_X77_Y29_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \U4|U3|DATA_QUEUE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|full_dff~q\,
	datad => \U4|U3|DATA_QUEUE~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LCCOMB_X77_Y29_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1)))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wrreq_delaya\(1),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\);

-- Location: LCCOMB_X77_Y29_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\);

-- Location: FF_X61_Y40_N23
\U4|U3|OUTDATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~23_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(13));

-- Location: LCCOMB_X62_Y42_N16
\U4|U3|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux37~0_combout\ = (\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))) # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U4|U2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \U4|U3|Mux37~0_combout\);

-- Location: FF_X62_Y42_N17
\U4|U3|YP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux37~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(7));

-- Location: LCCOMB_X62_Y42_N28
\U4|U3|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux40~0_combout\ = (\U1|U1|vga_char\(12) & ((!\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))) # (!\U1|U1|vga_char\(12) & (!\U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|Mux40~0_combout\);

-- Location: FF_X62_Y42_N29
\U4|U3|YP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux40~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(4));

-- Location: LCCOMB_X62_Y39_N18
\U4|U3|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux41~0_combout\ = (!\U1|U1|vga_char\(12) & !\U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datad => \U4|U2|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U4|U3|Mux41~0_combout\);

-- Location: FF_X62_Y39_N19
\U4|U3|YP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux41~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|YP\(3));

-- Location: LCCOMB_X62_Y39_N22
\U4|U3|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~0_combout\ = (\U4|U3|LNCNT\(3) & (\U4|U3|YP\(3) $ (VCC))) # (!\U4|U3|LNCNT\(3) & (\U4|U3|YP\(3) & VCC))
-- \U4|U3|Add1~1\ = CARRY((\U4|U3|LNCNT\(3) & \U4|U3|YP\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(3),
	datab => \U4|U3|YP\(3),
	datad => VCC,
	combout => \U4|U3|Add1~0_combout\,
	cout => \U4|U3|Add1~1\);

-- Location: LCCOMB_X62_Y39_N24
\U4|U3|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~2_combout\ = (\U4|U3|YP\(4) & (!\U4|U3|Add1~1\)) # (!\U4|U3|YP\(4) & ((\U4|U3|Add1~1\) # (GND)))
-- \U4|U3|Add1~3\ = CARRY((!\U4|U3|Add1~1\) # (!\U4|U3|YP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|YP\(4),
	datad => VCC,
	cin => \U4|U3|Add1~1\,
	combout => \U4|U3|Add1~2_combout\,
	cout => \U4|U3|Add1~3\);

-- Location: LCCOMB_X62_Y39_N28
\U4|U3|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~6_combout\ = (\U4|U3|YP\(6) & (!\U4|U3|Add1~5\)) # (!\U4|U3|YP\(6) & ((\U4|U3|Add1~5\) # (GND)))
-- \U4|U3|Add1~7\ = CARRY((!\U4|U3|Add1~5\) # (!\U4|U3|YP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|YP\(6),
	datad => VCC,
	cin => \U4|U3|Add1~5\,
	combout => \U4|U3|Add1~6_combout\,
	cout => \U4|U3|Add1~7\);

-- Location: LCCOMB_X62_Y39_N30
\U4|U3|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add1~8_combout\ = \U4|U3|Add1~7\ $ (!\U4|U3|YP\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|YP\(7),
	cin => \U4|U3|Add1~7\,
	combout => \U4|U3|Add1~8_combout\);

-- Location: LCCOMB_X61_Y40_N0
\U4|U3|LNCNT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[0]~4_combout\ = (\U4|U3|process_0~4_combout\ & (\U4|U3|LNCNT\(0) & VCC)) # (!\U4|U3|process_0~4_combout\ & (\U4|U3|LNCNT\(0) $ (VCC)))
-- \U4|U3|LNCNT[0]~5\ = CARRY((!\U4|U3|process_0~4_combout\ & \U4|U3|LNCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~4_combout\,
	datab => \U4|U3|LNCNT\(0),
	datad => VCC,
	combout => \U4|U3|LNCNT[0]~4_combout\,
	cout => \U4|U3|LNCNT[0]~5\);

-- Location: LCCOMB_X61_Y44_N10
\U4|U3|LNCNT[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[3]~12_combout\ = (\U4|U3|Mux88~1_combout\ & ((\U4|U3|STATE\(1) & (!\U4|U3|process_0~1_combout\)) # (!\U4|U3|STATE\(1) & ((!\U4|U3|process_0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|process_0~1_combout\,
	datab => \U4|U3|STATE\(1),
	datac => \U4|U3|Mux88~1_combout\,
	datad => \U4|U3|process_0~18_combout\,
	combout => \U4|U3|LNCNT[3]~12_combout\);

-- Location: FF_X61_Y40_N1
\U4|U3|LNCNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNCNT[0]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(0));

-- Location: LCCOMB_X61_Y40_N2
\U4|U3|LNCNT[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[1]~6_combout\ = (\U4|U3|LNCNT\(1) & (!\U4|U3|LNCNT[0]~5\)) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|LNCNT[0]~5\) # (GND)))
-- \U4|U3|LNCNT[1]~7\ = CARRY((!\U4|U3|LNCNT[0]~5\) # (!\U4|U3|LNCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|LNCNT\(1),
	datad => VCC,
	cin => \U4|U3|LNCNT[0]~5\,
	combout => \U4|U3|LNCNT[1]~6_combout\,
	cout => \U4|U3|LNCNT[1]~7\);

-- Location: FF_X61_Y40_N3
\U4|U3|LNCNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNCNT[1]~6_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(1));

-- Location: LCCOMB_X61_Y40_N4
\U4|U3|LNCNT[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[2]~8_combout\ = (\U4|U3|LNCNT\(2) & (\U4|U3|LNCNT[1]~7\ $ (GND))) # (!\U4|U3|LNCNT\(2) & (!\U4|U3|LNCNT[1]~7\ & VCC))
-- \U4|U3|LNCNT[2]~9\ = CARRY((\U4|U3|LNCNT\(2) & !\U4|U3|LNCNT[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|LNCNT\(2),
	datad => VCC,
	cin => \U4|U3|LNCNT[1]~7\,
	combout => \U4|U3|LNCNT[2]~8_combout\,
	cout => \U4|U3|LNCNT[2]~9\);

-- Location: FF_X61_Y40_N5
\U4|U3|LNCNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNCNT[2]~8_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(2));

-- Location: LCCOMB_X62_Y39_N0
\U4|U3|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~0_combout\ = (\U4|U3|LNCNT\(0) & (\U4|U3|LNCNT\(2) $ (VCC))) # (!\U4|U3|LNCNT\(0) & (\U4|U3|LNCNT\(2) & VCC))
-- \U4|U3|Add2~1\ = CARRY((\U4|U3|LNCNT\(0) & \U4|U3|LNCNT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U4|U3|LNCNT\(2),
	datad => VCC,
	combout => \U4|U3|Add2~0_combout\,
	cout => \U4|U3|Add2~1\);

-- Location: LCCOMB_X62_Y39_N8
\U4|U3|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~8_combout\ = ((\U4|U3|Add1~6_combout\ $ (\U4|U3|Add1~2_combout\ $ (!\U4|U3|Add2~7\)))) # (GND)
-- \U4|U3|Add2~9\ = CARRY((\U4|U3|Add1~6_combout\ & ((\U4|U3|Add1~2_combout\) # (!\U4|U3|Add2~7\))) # (!\U4|U3|Add1~6_combout\ & (\U4|U3|Add1~2_combout\ & !\U4|U3|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~6_combout\,
	datab => \U4|U3|Add1~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~7\,
	combout => \U4|U3|Add2~8_combout\,
	cout => \U4|U3|Add2~9\);

-- Location: LCCOMB_X62_Y39_N10
\U4|U3|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~10_combout\ = (\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~8_combout\ & (\U4|U3|Add2~9\ & VCC)) # (!\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~9\)))) # (!\U4|U3|Add1~4_combout\ & ((\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~9\)) # (!\U4|U3|Add1~8_combout\ 
-- & ((\U4|U3|Add2~9\) # (GND)))))
-- \U4|U3|Add2~11\ = CARRY((\U4|U3|Add1~4_combout\ & (!\U4|U3|Add1~8_combout\ & !\U4|U3|Add2~9\)) # (!\U4|U3|Add1~4_combout\ & ((!\U4|U3|Add2~9\) # (!\U4|U3|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~4_combout\,
	datab => \U4|U3|Add1~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~9\,
	combout => \U4|U3|Add2~10_combout\,
	cout => \U4|U3|Add2~11\);

-- Location: LCCOMB_X62_Y44_N18
\U4|U3|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux29~0_combout\ = (\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\))) # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_char\(12),
	datab => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[114]~83_combout\,
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	combout => \U4|U3|Mux29~0_combout\);

-- Location: FF_X62_Y44_N19
\U4|U3|XP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux29~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(7));

-- Location: LCCOMB_X62_Y44_N4
\U4|U3|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux30~0_combout\ = (\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\))) # (!\U1|U1|vga_char\(12) & (!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[113]~85_combout\,
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[112]~84_combout\,
	combout => \U4|U3|Mux30~0_combout\);

-- Location: FF_X62_Y44_N5
\U4|U3|XP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux30~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(6));

-- Location: LCCOMB_X62_Y44_N0
\U4|U3|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux32~0_combout\ = (\U1|U1|vga_char\(12) & (\U1|U1|vga_pos\(0))) # (!\U1|U1|vga_char\(12) & ((!\U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U1|U1|vga_pos\(0),
	datab => \U1|U1|vga_char\(12),
	datad => \U4|U2|Mod0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	combout => \U4|U3|Mux32~0_combout\);

-- Location: FF_X62_Y44_N1
\U4|U3|XP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux32~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(4));

-- Location: FF_X58_Y43_N9
\U1|U1|vga_pos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|X[0]~15_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_pos\(0));

-- Location: LCCOMB_X62_Y44_N8
\U4|U3|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux33~0_combout\ = (\U1|U1|vga_pos\(0) & !\U1|U1|vga_char\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_pos\(0),
	datad => \U1|U1|vga_char\(12),
	combout => \U4|U3|Mux33~0_combout\);

-- Location: FF_X62_Y44_N21
\U4|U3|XP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U4|U3|Mux33~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \U4|U3|YP[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|XP\(3));

-- Location: LCCOMB_X62_Y44_N22
\U4|U3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~2_combout\ = (\U4|U3|XP\(4) & (!\U4|U3|Add0~1\)) # (!\U4|U3|XP\(4) & ((\U4|U3|Add0~1\) # (GND)))
-- \U4|U3|Add0~3\ = CARRY((!\U4|U3|Add0~1\) # (!\U4|U3|XP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|XP\(4),
	datad => VCC,
	cin => \U4|U3|Add0~1\,
	combout => \U4|U3|Add0~2_combout\,
	cout => \U4|U3|Add0~3\);

-- Location: LCCOMB_X62_Y44_N24
\U4|U3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~4_combout\ = (\U4|U3|XP\(5) & (\U4|U3|Add0~3\ $ (GND))) # (!\U4|U3|XP\(5) & (!\U4|U3|Add0~3\ & VCC))
-- \U4|U3|Add0~5\ = CARRY((\U4|U3|XP\(5) & !\U4|U3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|XP\(5),
	datad => VCC,
	cin => \U4|U3|Add0~3\,
	combout => \U4|U3|Add0~4_combout\,
	cout => \U4|U3|Add0~5\);

-- Location: LCCOMB_X62_Y44_N26
\U4|U3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add0~6_combout\ = (\U4|U3|XP\(6) & (!\U4|U3|Add0~5\)) # (!\U4|U3|XP\(6) & ((\U4|U3|Add0~5\) # (GND)))
-- \U4|U3|Add0~7\ = CARRY((!\U4|U3|Add0~5\) # (!\U4|U3|XP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|XP\(6),
	datad => VCC,
	cin => \U4|U3|Add0~5\,
	combout => \U4|U3|Add0~6_combout\,
	cout => \U4|U3|Add0~7\);

-- Location: LCCOMB_X61_Y39_N2
\U4|U3|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~0_combout\ = (\U4|U3|LNCNT\(0) & (\U4|U3|Add0~6_combout\ $ (VCC))) # (!\U4|U3|LNCNT\(0) & (\U4|U3|Add0~6_combout\ & VCC))
-- \U4|U3|Add3~1\ = CARRY((\U4|U3|LNCNT\(0) & \U4|U3|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U4|U3|Add0~6_combout\,
	datad => VCC,
	combout => \U4|U3|Add3~0_combout\,
	cout => \U4|U3|Add3~1\);

-- Location: LCCOMB_X61_Y39_N4
\U4|U3|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~2_combout\ = (\U4|U3|LNCNT\(1) & ((\U4|U3|Add0~8_combout\ & (\U4|U3|Add3~1\ & VCC)) # (!\U4|U3|Add0~8_combout\ & (!\U4|U3|Add3~1\)))) # (!\U4|U3|LNCNT\(1) & ((\U4|U3|Add0~8_combout\ & (!\U4|U3|Add3~1\)) # (!\U4|U3|Add0~8_combout\ & 
-- ((\U4|U3|Add3~1\) # (GND)))))
-- \U4|U3|Add3~3\ = CARRY((\U4|U3|LNCNT\(1) & (!\U4|U3|Add0~8_combout\ & !\U4|U3|Add3~1\)) # (!\U4|U3|LNCNT\(1) & ((!\U4|U3|Add3~1\) # (!\U4|U3|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(1),
	datab => \U4|U3|Add0~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~1\,
	combout => \U4|U3|Add3~2_combout\,
	cout => \U4|U3|Add3~3\);

-- Location: LCCOMB_X61_Y39_N8
\U4|U3|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~6_combout\ = (\U4|U3|Add2~2_combout\ & (!\U4|U3|Add3~5\)) # (!\U4|U3|Add2~2_combout\ & ((\U4|U3|Add3~5\) # (GND)))
-- \U4|U3|Add3~7\ = CARRY((!\U4|U3|Add3~5\) # (!\U4|U3|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~2_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~5\,
	combout => \U4|U3|Add3~6_combout\,
	cout => \U4|U3|Add3~7\);

-- Location: LCCOMB_X61_Y39_N10
\U4|U3|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~8_combout\ = (\U4|U3|Add2~4_combout\ & (\U4|U3|Add3~7\ $ (GND))) # (!\U4|U3|Add2~4_combout\ & (!\U4|U3|Add3~7\ & VCC))
-- \U4|U3|Add3~9\ = CARRY((\U4|U3|Add2~4_combout\ & !\U4|U3|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~4_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~7\,
	combout => \U4|U3|Add3~8_combout\,
	cout => \U4|U3|Add3~9\);

-- Location: LCCOMB_X61_Y39_N12
\U4|U3|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~10_combout\ = (\U4|U3|Add2~6_combout\ & (!\U4|U3|Add3~9\)) # (!\U4|U3|Add2~6_combout\ & ((\U4|U3|Add3~9\) # (GND)))
-- \U4|U3|Add3~11\ = CARRY((!\U4|U3|Add3~9\) # (!\U4|U3|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add2~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~9\,
	combout => \U4|U3|Add3~10_combout\,
	cout => \U4|U3|Add3~11\);

-- Location: LCCOMB_X61_Y39_N14
\U4|U3|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~12_combout\ = (\U4|U3|Add2~8_combout\ & (\U4|U3|Add3~11\ $ (GND))) # (!\U4|U3|Add2~8_combout\ & (!\U4|U3|Add3~11\ & VCC))
-- \U4|U3|Add3~13\ = CARRY((\U4|U3|Add2~8_combout\ & !\U4|U3|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~11\,
	combout => \U4|U3|Add3~12_combout\,
	cout => \U4|U3|Add3~13\);

-- Location: LCCOMB_X61_Y39_N16
\U4|U3|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~14_combout\ = (\U4|U3|Add2~10_combout\ & (!\U4|U3|Add3~13\)) # (!\U4|U3|Add2~10_combout\ & ((\U4|U3|Add3~13\) # (GND)))
-- \U4|U3|Add3~15\ = CARRY((!\U4|U3|Add3~13\) # (!\U4|U3|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~10_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~13\,
	combout => \U4|U3|Add3~14_combout\,
	cout => \U4|U3|Add3~15\);

-- Location: LCCOMB_X61_Y40_N22
\U4|U3|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~23_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~14_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(13),
	datad => \U4|U3|Add3~14_combout\,
	combout => \U4|U3|Add3~23_combout\);

-- Location: LCCOMB_X62_Y40_N16
\U4|U3|DATA[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[13]~feeder_combout\ = \U4|U3|Add3~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~23_combout\,
	combout => \U4|U3|DATA[13]~feeder_combout\);

-- Location: FF_X62_Y40_N17
\U4|U3|DATA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[13]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(13));

-- Location: LCCOMB_X76_Y29_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X76_Y29_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X76_Y29_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X76_Y29_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X76_Y29_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X76_Y29_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X76_Y29_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X76_Y29_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X76_Y29_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X76_Y29_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X76_Y29_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X76_Y29_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X76_Y29_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X76_Y29_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LCCOMB_X76_Y29_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\);

-- Location: FF_X76_Y29_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LCCOMB_X76_Y29_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ 
-- $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\);

-- Location: FF_X76_Y29_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(8));

-- Location: LCCOMB_X76_Y29_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\);

-- Location: FF_X76_Y29_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(9));

-- Location: LCCOMB_X76_Y29_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\);

-- Location: FF_X76_Y29_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(10));

-- Location: LCCOMB_X76_Y29_N26
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11) $ 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\);

-- Location: FF_X76_Y29_N27
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(11));

-- Location: FF_X77_Y29_N23
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LCCOMB_X77_Y29_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X77_Y29_N1
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LCCOMB_X77_Y29_N22
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(0),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: FF_X77_Y30_N1
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LCCOMB_X77_Y30_N8
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) $ (VCC)
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0),
	datad => VCC,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X77_Y29_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\ = (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\) # ((\U4|U4|inst6~4_combout\ & 
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~0_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~1_combout\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\);

-- Location: FF_X77_Y30_N9
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LCCOMB_X77_Y30_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(1),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X77_Y31_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LCCOMB_X77_Y30_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X77_Y30_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LCCOMB_X77_Y31_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(2),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X77_Y31_N11
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LCCOMB_X77_Y30_N12
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X77_Y30_N13
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LCCOMB_X77_Y31_N10
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(3),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: FF_X77_Y31_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LCCOMB_X77_Y30_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X77_Y30_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LCCOMB_X77_Y31_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(4),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X77_Y31_N15
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LCCOMB_X77_Y30_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X77_Y30_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LCCOMB_X77_Y31_N14
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(5),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X77_Y31_N17
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LCCOMB_X77_Y30_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\)) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\) # (GND)))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY((!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X77_Y30_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LCCOMB_X77_Y31_N16
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X77_Y31_N19
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LCCOMB_X77_Y30_N20
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT\);

-- Location: FF_X77_Y30_N21
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: LCCOMB_X77_Y31_N18
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(7),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: FF_X77_Y30_N3
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8));

-- Location: LCCOMB_X77_Y30_N2
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7))) # 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(7),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(8),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout\);

-- Location: FF_X77_Y30_N5
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9));

-- Location: LCCOMB_X77_Y30_N24
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ $ (GND))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\ & VCC))
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\ = CARRY((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8) & 
-- !\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8),
	datad => VCC,
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\,
	cout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT\);

-- Location: FF_X77_Y30_N25
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8));

-- Location: LCCOMB_X77_Y30_N4
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8)))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(9),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(8),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout\);

-- Location: FF_X77_Y30_N31
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10));

-- Location: LCCOMB_X77_Y30_N30
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9))) 
-- # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(9),
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(10),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout\);

-- Location: FF_X77_Y30_N7
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11));

-- Location: LCCOMB_X77_Y30_N28
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\ = \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\ $ 
-- (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10),
	cin => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT\,
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\);

-- Location: FF_X77_Y30_N29
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~combout\,
	clrn => \KEY[0]~input_o\,
	ena => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|_~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10));

-- Location: LCCOMB_X77_Y30_N6
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\ = (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & 
-- ((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10)))) # (!\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|low_addressa\(11),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(10),
	combout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout\);

-- Location: FF_X61_Y39_N27
\U4|U3|OUTDATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(16));

-- Location: LCCOMB_X62_Y39_N12
\U4|U3|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~12_combout\ = (\U4|U3|Add1~6_combout\ & (\U4|U3|Add2~11\ $ (GND))) # (!\U4|U3|Add1~6_combout\ & (!\U4|U3|Add2~11\ & VCC))
-- \U4|U3|Add2~13\ = CARRY((\U4|U3|Add1~6_combout\ & !\U4|U3|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add1~6_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~11\,
	combout => \U4|U3|Add2~12_combout\,
	cout => \U4|U3|Add2~13\);

-- Location: LCCOMB_X62_Y39_N14
\U4|U3|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~14_combout\ = (\U4|U3|Add1~8_combout\ & (!\U4|U3|Add2~13\)) # (!\U4|U3|Add1~8_combout\ & ((\U4|U3|Add2~13\) # (GND)))
-- \U4|U3|Add2~15\ = CARRY((!\U4|U3|Add2~13\) # (!\U4|U3|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add1~8_combout\,
	datad => VCC,
	cin => \U4|U3|Add2~13\,
	combout => \U4|U3|Add2~14_combout\,
	cout => \U4|U3|Add2~15\);

-- Location: LCCOMB_X62_Y39_N16
\U4|U3|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add2~16_combout\ = !\U4|U3|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U4|U3|Add2~15\,
	combout => \U4|U3|Add2~16_combout\);

-- Location: LCCOMB_X61_Y39_N18
\U4|U3|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~16_combout\ = (\U4|U3|Add2~12_combout\ & (\U4|U3|Add3~15\ $ (GND))) # (!\U4|U3|Add2~12_combout\ & (!\U4|U3|Add3~15\ & VCC))
-- \U4|U3|Add3~17\ = CARRY((\U4|U3|Add2~12_combout\ & !\U4|U3|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~12_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~15\,
	combout => \U4|U3|Add3~16_combout\,
	cout => \U4|U3|Add3~17\);

-- Location: LCCOMB_X61_Y39_N20
\U4|U3|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~18_combout\ = (\U4|U3|Add2~14_combout\ & (!\U4|U3|Add3~17\)) # (!\U4|U3|Add2~14_combout\ & ((\U4|U3|Add3~17\) # (GND)))
-- \U4|U3|Add3~19\ = CARRY((!\U4|U3|Add3~17\) # (!\U4|U3|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Add2~14_combout\,
	datad => VCC,
	cin => \U4|U3|Add3~17\,
	combout => \U4|U3|Add3~18_combout\,
	cout => \U4|U3|Add3~19\);

-- Location: LCCOMB_X61_Y39_N22
\U4|U3|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~20_combout\ = \U4|U3|Add3~19\ $ (!\U4|U3|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add2~16_combout\,
	cin => \U4|U3|Add3~19\,
	combout => \U4|U3|Add3~20_combout\);

-- Location: LCCOMB_X61_Y39_N26
\U4|U3|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~22_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~20_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(16),
	datad => \U4|U3|Add3~20_combout\,
	combout => \U4|U3|Add3~22_combout\);

-- Location: LCCOMB_X61_Y39_N24
\U4|U3|DATA[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[16]~feeder_combout\ = \U4|U3|Add3~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Add3~22_combout\,
	combout => \U4|U3|DATA[16]~feeder_combout\);

-- Location: FF_X61_Y39_N25
\U4|U3|DATA[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[16]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(16));

-- Location: LCCOMB_X77_Y25_N0
\U4|U4|inst15|$00000|auto_generated|result_node[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Add3~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst|Add3~16_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13),
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\);

-- Location: FF_X57_Y43_N3
\U1|U1|vga_char[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|vga_char[9]~1_combout\,
	asdata => \U1|U1|Equal9~0_combout\,
	sload => \U1|U1|vga_char[8]~6_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(9));

-- Location: FF_X14_Y38_N19
\U4|U3|OUTDATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux69~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(18));

-- Location: LCCOMB_X14_Y38_N4
\U4|U3|PIXAUX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~2_combout\ = (\U1|U1|vga_char\(12) & (\U4|U3|PIXCNT\(3))) # (!\U1|U1|vga_char\(12) & ((\U4|U3|PIXCNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|PIXCNT\(3),
	datac => \U4|U3|PIXCNT\(2),
	datad => \U1|U1|vga_char\(12),
	combout => \U4|U3|PIXAUX~2_combout\);

-- Location: LCCOMB_X14_Y38_N0
\U4|U3|PIXAUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~0_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U3|PIXCNT\(1)))) # (!\U1|U1|vga_char\(12) & (\U4|U3|PIXCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXCNT\(0),
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|PIXAUX~0_combout\);

-- Location: LCCOMB_X16_Y38_N8
\U4|U3|LNAUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~0_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U3|LNCNT\(1)))) # (!\U1|U1|vga_char\(12) & (\U4|U3|LNCNT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|LNCNT\(0),
	datab => \U1|U1|vga_char\(12),
	datad => \U4|U3|LNCNT\(1),
	combout => \U4|U3|LNAUX~0_combout\);

-- Location: LCCOMB_X62_Y41_N10
\U4|U3|LNAUX[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX[3]~1_combout\ = (\KEY[0]~input_o\ & (!\U4|U3|STATE\(2) & (\U4|U3|STATE\(0) & !\U4|U3|STATE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \U4|U3|STATE\(2),
	datac => \U4|U3|STATE\(0),
	datad => \U4|U3|STATE\(1),
	combout => \U4|U3|LNAUX[3]~1_combout\);

-- Location: FF_X16_Y38_N9
\U4|U3|CHARADDR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~0_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(0));

-- Location: LCCOMB_X16_Y38_N28
\U4|U3|LNAUX~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~3_combout\ = (\U1|U1|vga_char\(12) & ((\U4|U3|LNCNT\(2)))) # (!\U1|U1|vga_char\(12) & (\U4|U3|LNCNT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|LNCNT\(1),
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|LNAUX~3_combout\);

-- Location: FF_X16_Y38_N29
\U4|U3|CHARADDR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~3_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(1));

-- Location: LCCOMB_X61_Y40_N6
\U4|U3|LNCNT[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNCNT[3]~10_combout\ = \U4|U3|LNCNT[2]~9\ $ (\U4|U3|LNCNT\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|LNCNT\(3),
	cin => \U4|U3|LNCNT[2]~9\,
	combout => \U4|U3|LNCNT[3]~10_combout\);

-- Location: FF_X61_Y40_N7
\U4|U3|LNCNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNCNT[3]~10_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \U4|U3|ALT_INV_STATE\(1),
	ena => \U4|U3|LNCNT[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|LNCNT\(3));

-- Location: LCCOMB_X16_Y38_N10
\U4|U3|LNAUX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|LNAUX~2_combout\ = (\U1|U1|vga_char\(12) & (\U4|U3|LNCNT\(3))) # (!\U1|U1|vga_char\(12) & ((\U4|U3|LNCNT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|LNCNT\(3),
	datac => \U1|U1|vga_char\(12),
	datad => \U4|U3|LNCNT\(2),
	combout => \U4|U3|LNAUX~2_combout\);

-- Location: FF_X16_Y38_N11
\U4|U3|CHARADDR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|LNAUX~2_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(2));

-- Location: FF_X49_Y37_N9
\U1|U1|vga_char[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|Mux16~4_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(0));

-- Location: FF_X16_Y38_N27
\U4|U3|CHARADDR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(0),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(3));

-- Location: FF_X16_Y38_N21
\U4|U3|CHARADDR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(1),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(4));

-- Location: LCCOMB_X16_Y38_N14
\U4|U3|CHARADDR[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[5]~feeder_combout\ = \U1|U1|vga_char\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_char\(2),
	combout => \U4|U3|CHARADDR[5]~feeder_combout\);

-- Location: FF_X16_Y38_N15
\U4|U3|CHARADDR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[5]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(5));

-- Location: FF_X16_Y38_N1
\U4|U3|CHARADDR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(3),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(6));

-- Location: FF_X16_Y38_N3
\U4|U3|CHARADDR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	asdata => \U1|U1|vga_char\(4),
	sload => VCC,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(7));

-- Location: LCCOMB_X16_Y38_N4
\U4|U3|CHARADDR[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[8]~feeder_combout\ = \U1|U1|vga_char\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_char\(5),
	combout => \U4|U3|CHARADDR[8]~feeder_combout\);

-- Location: FF_X16_Y38_N5
\U4|U3|CHARADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[8]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(8));

-- Location: LCCOMB_X16_Y38_N30
\U4|U3|CHARADDR[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|CHARADDR[9]~feeder_combout\ = \U1|U1|vga_char\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U1|U1|vga_char\(6),
	combout => \U4|U3|CHARADDR[9]~feeder_combout\);

-- Location: FF_X16_Y38_N31
\U4|U3|CHARADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|CHARADDR[9]~feeder_combout\,
	ena => \U4|U3|LNAUX[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|CHARADDR\(9));

-- Location: LCCOMB_X14_Y38_N2
\U4|U3|PIXAUX~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|PIXAUX~1_combout\ = (\U1|U1|vga_char\(12) & (\U4|U3|PIXCNT\(2))) # (!\U1|U1|vga_char\(12) & ((\U4|U3|PIXCNT\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U1|U1|vga_char\(12),
	datac => \U4|U3|PIXCNT\(2),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|PIXAUX~1_combout\);

-- Location: LCCOMB_X14_Y38_N12
\U4|U3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~0_combout\ = (\U4|U3|PIXAUX~0_combout\ & (((\U4|U3|PIXAUX~1_combout\)))) # (!\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|PIXAUX~1_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(1))) # (!\U4|U3|PIXAUX~1_combout\ & 
-- ((\U4|U5|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~0_combout\,
	datab => \U4|U5|altsyncram_component|auto_generated|q_a\(1),
	datac => \U4|U3|PIXAUX~1_combout\,
	datad => \U4|U5|altsyncram_component|auto_generated|q_a\(3),
	combout => \U4|U3|Mux0~0_combout\);

-- Location: LCCOMB_X14_Y38_N14
\U4|U3|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~1_combout\ = (\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|Mux0~0_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(0))) # (!\U4|U3|Mux0~0_combout\ & ((\U4|U5|altsyncram_component|auto_generated|q_a\(2)))))) # (!\U4|U3|PIXAUX~0_combout\ & 
-- (((\U4|U3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U5|altsyncram_component|auto_generated|q_a\(0),
	datab => \U4|U3|PIXAUX~0_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(2),
	datad => \U4|U3|Mux0~0_combout\,
	combout => \U4|U3|Mux0~1_combout\);

-- Location: LCCOMB_X14_Y38_N24
\U4|U3|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~2_combout\ = (\U4|U3|PIXAUX~0_combout\ & ((\U4|U3|PIXAUX~1_combout\) # ((\U4|U5|altsyncram_component|auto_generated|q_a\(6))))) # (!\U4|U3|PIXAUX~0_combout\ & (!\U4|U3|PIXAUX~1_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|PIXAUX~0_combout\,
	datab => \U4|U3|PIXAUX~1_combout\,
	datac => \U4|U5|altsyncram_component|auto_generated|q_a\(7),
	datad => \U4|U5|altsyncram_component|auto_generated|q_a\(6),
	combout => \U4|U3|Mux0~2_combout\);

-- Location: LCCOMB_X14_Y38_N10
\U4|U3|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux0~3_combout\ = (\U4|U3|PIXAUX~1_combout\ & ((\U4|U3|Mux0~2_combout\ & (\U4|U5|altsyncram_component|auto_generated|q_a\(4))) # (!\U4|U3|Mux0~2_combout\ & ((\U4|U5|altsyncram_component|auto_generated|q_a\(5)))))) # (!\U4|U3|PIXAUX~1_combout\ & 
-- (((\U4|U3|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U5|altsyncram_component|auto_generated|q_a\(4),
	datab => \U4|U5|altsyncram_component|auto_generated|q_a\(5),
	datac => \U4|U3|PIXAUX~1_combout\,
	datad => \U4|U3|Mux0~2_combout\,
	combout => \U4|U3|Mux0~3_combout\);

-- Location: LCCOMB_X14_Y38_N6
\U4|U3|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux67~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXAUX~2_combout\ & (\U4|U3|Mux0~1_combout\)) # (!\U4|U3|PIXAUX~2_combout\ & ((\U4|U3|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U4|U3|PIXAUX~2_combout\,
	datac => \U4|U3|Mux0~1_combout\,
	datad => \U4|U3|Mux0~3_combout\,
	combout => \U4|U3|Mux67~0_combout\);

-- Location: LCCOMB_X14_Y38_N18
\U4|U3|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux69~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|U1|vga_char\(9) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(18)) # ((\U1|U1|vga_char\(9) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|U1|vga_char\(9),
	datac => \U4|U3|OUTDATA\(18),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux69~0_combout\);

-- Location: LCCOMB_X14_Y38_N26
\U4|U3|DATA[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[18]~feeder_combout\ = \U4|U3|Mux69~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux69~0_combout\,
	combout => \U4|U3|DATA[18]~feeder_combout\);

-- Location: FF_X14_Y38_N27
\U4|U3|DATA[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[18]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(18));

-- Location: FF_X14_Y38_N29
\U4|U3|OUTDATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux68~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(19));

-- Location: LCCOMB_X14_Y38_N28
\U4|U3|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux68~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|U1|vga_char\(10) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(19)) # ((\U1|U1|vga_char\(10) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|U1|vga_char\(10),
	datac => \U4|U3|OUTDATA\(19),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux68~0_combout\);

-- Location: LCCOMB_X14_Y38_N20
\U4|U3|DATA[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[19]~feeder_combout\ = \U4|U3|Mux68~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux68~0_combout\,
	combout => \U4|U3|DATA[19]~feeder_combout\);

-- Location: FF_X14_Y38_N21
\U4|U3|DATA[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[19]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(19));

-- Location: M9K_X64_Y30_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: FF_X61_Y40_N17
\U4|U3|OUTDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux87~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(0));

-- Location: LCCOMB_X61_Y40_N16
\U4|U3|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux87~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXCNT\(0)))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(0),
	datad => \U4|U3|PIXCNT\(0),
	combout => \U4|U3|Mux87~0_combout\);

-- Location: LCCOMB_X62_Y40_N26
\U4|U3|DATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[0]~feeder_combout\ = \U4|U3|Mux87~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Mux87~0_combout\,
	combout => \U4|U3|DATA[0]~feeder_combout\);

-- Location: FF_X62_Y40_N27
\U4|U3|DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[0]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(0));

-- Location: FF_X57_Y43_N1
\U1|U1|vga_char[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|clock_1MHz~clkctrl_outclk\,
	d => \U1|U1|vga_char[8]~0_combout\,
	asdata => \U1|U1|Equal9~0_combout\,
	sload => \U1|U1|vga_char[8]~6_combout\,
	ena => \U1|U1|vga_char[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U1|U1|vga_char\(8));

-- Location: FF_X14_Y38_N17
\U4|U3|OUTDATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux70~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(17));

-- Location: LCCOMB_X14_Y38_N16
\U4|U3|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux70~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|U1|vga_char\(8) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(17)) # ((\U1|U1|vga_char\(8) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|U1|vga_char\(8),
	datac => \U4|U3|OUTDATA\(17),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux70~0_combout\);

-- Location: LCCOMB_X14_Y38_N8
\U4|U3|DATA[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[17]~feeder_combout\ = \U4|U3|Mux70~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux70~0_combout\,
	combout => \U4|U3|DATA[17]~feeder_combout\);

-- Location: FF_X14_Y38_N9
\U4|U3|DATA[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[17]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(17));

-- Location: M9K_X78_Y34_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N16
\U4|U4|inst|VIDEO_EN~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|VIDEO_EN~1_combout\ = (\U4|U4|inst|LessThan7~0_combout\) # (\U4|U4|inst|VIDEO_EN~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst|LessThan7~0_combout\,
	datad => \U4|U4|inst|VIDEO_EN~0_combout\,
	combout => \U4|U4|inst|VIDEO_EN~1_combout\);

-- Location: LCCOMB_X79_Y25_N28
\U4|U4|inst15|$00000|auto_generated|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(1) & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|Hcnt\(1),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[0]~1_combout\);

-- Location: FF_X61_Y40_N27
\U4|U3|OUTDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux86~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(1));

-- Location: LCCOMB_X61_Y40_N26
\U4|U3|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux86~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXCNT\(1)))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(1),
	datad => \U4|U3|PIXCNT\(1),
	combout => \U4|U3|Mux86~0_combout\);

-- Location: LCCOMB_X62_Y40_N4
\U4|U3|DATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[1]~feeder_combout\ = \U4|U3|Mux86~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Mux86~0_combout\,
	combout => \U4|U3|DATA[1]~feeder_combout\);

-- Location: FF_X62_Y40_N5
\U4|U3|DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[1]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(1));

-- Location: FF_X61_Y40_N21
\U4|U3|OUTDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux85~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(2));

-- Location: LCCOMB_X61_Y40_N20
\U4|U3|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux85~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|PIXCNT\(2)))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(2),
	datad => \U4|U3|PIXCNT\(2),
	combout => \U4|U3|Mux85~0_combout\);

-- Location: LCCOMB_X62_Y40_N30
\U4|U3|DATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[2]~feeder_combout\ = \U4|U3|Mux85~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux85~0_combout\,
	combout => \U4|U3|DATA[2]~feeder_combout\);

-- Location: FF_X62_Y40_N31
\U4|U3|DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[2]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(2));

-- Location: M9K_X78_Y35_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N18
\U4|U4|inst15|$00000|auto_generated|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(2) & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|Hcnt\(2),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[1]~2_combout\);

-- Location: LCCOMB_X77_Y21_N28
\U4|U4|inst15|$00000|auto_generated|result_node[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(3) & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|Hcnt\(3),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[2]~3_combout\);

-- Location: FF_X61_Y40_N15
\U4|U3|OUTDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux84~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(3));

-- Location: LCCOMB_X61_Y40_N14
\U4|U3|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux84~0_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|Add0~0_combout\)) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add0~0_combout\,
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(3),
	combout => \U4|U3|Mux84~0_combout\);

-- Location: LCCOMB_X62_Y40_N8
\U4|U3|DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[3]~feeder_combout\ = \U4|U3|Mux84~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux84~0_combout\,
	combout => \U4|U3|DATA[3]~feeder_combout\);

-- Location: FF_X62_Y40_N9
\U4|U3|DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[3]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(3));

-- Location: FF_X61_Y40_N25
\U4|U3|OUTDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux83~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(4));

-- Location: LCCOMB_X61_Y40_N24
\U4|U3|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux83~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add0~2_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(4),
	datad => \U4|U3|Add0~2_combout\,
	combout => \U4|U3|Mux83~0_combout\);

-- Location: LCCOMB_X62_Y40_N10
\U4|U3|DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[4]~feeder_combout\ = \U4|U3|Mux83~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux83~0_combout\,
	combout => \U4|U3|DATA[4]~feeder_combout\);

-- Location: FF_X62_Y40_N11
\U4|U3|DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[4]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(4));

-- Location: M9K_X78_Y31_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y25_N30
\U4|U4|inst15|$00000|auto_generated|result_node[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(4) & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|Hcnt\(4),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[3]~4_combout\);

-- Location: LCCOMB_X77_Y21_N22
\U4|U4|inst15|$00000|auto_generated|result_node[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Hcnt\(5) & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|Hcnt\(5),
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[4]~5_combout\);

-- Location: FF_X61_Y40_N11
\U4|U3|OUTDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux82~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(5));

-- Location: LCCOMB_X61_Y40_N10
\U4|U3|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux82~0_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add0~4_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(5),
	datad => \U4|U3|Add0~4_combout\,
	combout => \U4|U3|Mux82~0_combout\);

-- Location: LCCOMB_X62_Y40_N28
\U4|U3|DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[5]~feeder_combout\ = \U4|U3|Mux82~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Mux82~0_combout\,
	combout => \U4|U3|DATA[5]~feeder_combout\);

-- Location: FF_X62_Y40_N29
\U4|U3|DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[5]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(5));

-- Location: FF_X61_Y40_N13
\U4|U3|OUTDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~24_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(6));

-- Location: LCCOMB_X61_Y40_N12
\U4|U3|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~24_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~0_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(6),
	datad => \U4|U3|Add3~0_combout\,
	combout => \U4|U3|Add3~24_combout\);

-- Location: LCCOMB_X62_Y40_N22
\U4|U3|DATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[6]~feeder_combout\ = \U4|U3|Add3~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~24_combout\,
	combout => \U4|U3|DATA[6]~feeder_combout\);

-- Location: FF_X62_Y40_N23
\U4|U3|DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[6]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(6));

-- Location: M9K_X78_Y32_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N8
\U4|U4|inst15|$00000|auto_generated|result_node[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Hcnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Hcnt\(6),
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[5]~6_combout\);

-- Location: LCCOMB_X77_Y21_N2
\U4|U4|inst15|$00000|auto_generated|result_node[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))) # (!\U4|U4|inst6~4_combout\ & (((\U4|U4|inst|Add3~2_combout\ & 
-- !\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6),
	datac => \U4|U4|inst|Add3~2_combout\,
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[6]~7_combout\);

-- Location: FF_X61_Y40_N31
\U4|U3|OUTDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~25_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(7));

-- Location: LCCOMB_X61_Y40_N30
\U4|U3|Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~25_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~2_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(7),
	datad => \U4|U3|Add3~2_combout\,
	combout => \U4|U3|Add3~25_combout\);

-- Location: LCCOMB_X62_Y40_N24
\U4|U3|DATA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[7]~feeder_combout\ = \U4|U3|Add3~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~25_combout\,
	combout => \U4|U3|DATA[7]~feeder_combout\);

-- Location: FF_X62_Y40_N25
\U4|U3|DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[7]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(7));

-- Location: FF_X62_Y40_N3
\U4|U3|OUTDATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~26_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(8));

-- Location: LCCOMB_X62_Y40_N2
\U4|U3|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~26_combout\ = (\U4|U3|Mux88~0_combout\ & (\U4|U3|Add3~4_combout\)) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Add3~4_combout\,
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(8),
	combout => \U4|U3|Add3~26_combout\);

-- Location: LCCOMB_X62_Y40_N18
\U4|U3|DATA[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[8]~feeder_combout\ = \U4|U3|Add3~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~26_combout\,
	combout => \U4|U3|DATA[8]~feeder_combout\);

-- Location: FF_X62_Y40_N19
\U4|U3|DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[8]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(8));

-- Location: M9K_X64_Y31_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N20
\U4|U4|inst15|$00000|auto_generated|result_node[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Add3~4_combout\ & 
-- ((!\U4|U4|inst|VIDEO_EN~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|Add3~4_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7),
	datad => \U4|U4|inst|VIDEO_EN~1_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[7]~8_combout\);

-- Location: LCCOMB_X77_Y21_N6
\U4|U4|inst15|$00000|auto_generated|result_node[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8),
	datad => \U4|U4|inst|Add3~6_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[8]~9_combout\);

-- Location: FF_X62_Y40_N13
\U4|U3|OUTDATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~27_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(9));

-- Location: LCCOMB_X62_Y40_N12
\U4|U3|Add3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~27_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~6_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(9),
	datad => \U4|U3|Add3~6_combout\,
	combout => \U4|U3|Add3~27_combout\);

-- Location: LCCOMB_X62_Y40_N20
\U4|U3|DATA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[9]~feeder_combout\ = \U4|U3|Add3~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~27_combout\,
	combout => \U4|U3|DATA[9]~feeder_combout\);

-- Location: FF_X62_Y40_N21
\U4|U3|DATA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[9]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(9));

-- Location: FF_X62_Y40_N7
\U4|U3|OUTDATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~28_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(10));

-- Location: LCCOMB_X62_Y40_N6
\U4|U3|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~28_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~8_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(10),
	datad => \U4|U3|Add3~8_combout\,
	combout => \U4|U3|Add3~28_combout\);

-- Location: LCCOMB_X62_Y40_N14
\U4|U3|DATA[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[10]~feeder_combout\ = \U4|U3|Add3~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~28_combout\,
	combout => \U4|U3|DATA[10]~feeder_combout\);

-- Location: FF_X62_Y40_N15
\U4|U3|DATA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[10]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(10));

-- Location: M9K_X78_Y33_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N24
\U4|U4|inst15|$00000|auto_generated|result_node[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))))) # (!\U4|U4|inst6~4_combout\ & (\U4|U4|inst|Add3~8_combout\ & 
-- (!\U4|U4|inst|VIDEO_EN~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add3~8_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst6~4_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[9]~10_combout\);

-- Location: LCCOMB_X77_Y21_N26
\U4|U4|inst15|$00000|auto_generated|result_node[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~10_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[10]~11_combout\);

-- Location: FF_X60_Y39_N13
\U4|U3|OUTDATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~29_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(11));

-- Location: LCCOMB_X60_Y39_N12
\U4|U3|Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~29_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~10_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(11),
	datad => \U4|U3|Add3~10_combout\,
	combout => \U4|U3|Add3~29_combout\);

-- Location: LCCOMB_X60_Y39_N8
\U4|U3|DATA[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[11]~feeder_combout\ = \U4|U3|Add3~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~29_combout\,
	combout => \U4|U3|DATA[11]~feeder_combout\);

-- Location: FF_X60_Y39_N9
\U4|U3|DATA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[11]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(11));

-- Location: FF_X60_Y39_N7
\U4|U3|OUTDATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~30_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(12));

-- Location: LCCOMB_X60_Y39_N6
\U4|U3|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~30_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~12_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(12),
	datad => \U4|U3|Add3~12_combout\,
	combout => \U4|U3|Add3~30_combout\);

-- Location: LCCOMB_X60_Y39_N10
\U4|U3|DATA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[12]~feeder_combout\ = \U4|U3|Add3~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~30_combout\,
	combout => \U4|U3|DATA[12]~feeder_combout\);

-- Location: FF_X60_Y39_N11
\U4|U3|DATA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[12]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(12));

-- Location: M9K_X78_Y30_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N4
\U4|U4|inst15|$00000|auto_generated|result_node[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Add3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~12_combout\,
	datad => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11),
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[11]~12_combout\);

-- Location: LCCOMB_X77_Y21_N14
\U4|U4|inst15|$00000|auto_generated|result_node[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- ((\U4|U4|inst|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst6~4_combout\,
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12),
	datad => \U4|U4|inst|Add3~14_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[12]~13_combout\);

-- Location: M9K_X78_Y10_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X76_Y25_N24
\U4|U4|inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~12_combout\ = ((\U4|U4|inst|Vcnt\(9) $ (\U4|U4|inst|Vcnt\(7) $ (!\U4|U4|inst|Add2~11\)))) # (GND)
-- \U4|U4|inst|Add2~13\ = CARRY((\U4|U4|inst|Vcnt\(9) & ((\U4|U4|inst|Vcnt\(7)) # (!\U4|U4|inst|Add2~11\))) # (!\U4|U4|inst|Vcnt\(9) & (\U4|U4|inst|Vcnt\(7) & !\U4|U4|inst|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Vcnt\(9),
	datab => \U4|U4|inst|Vcnt\(7),
	datad => VCC,
	cin => \U4|U4|inst|Add2~11\,
	combout => \U4|U4|inst|Add2~12_combout\,
	cout => \U4|U4|inst|Add2~13\);

-- Location: LCCOMB_X76_Y25_N28
\U4|U4|inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add2~16_combout\ = \U4|U4|inst|Add2~15\ $ (!\U4|U4|inst|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Vcnt\(9),
	cin => \U4|U4|inst|Add2~15\,
	combout => \U4|U4|inst|Add2~16_combout\);

-- Location: LCCOMB_X77_Y25_N26
\U4|U4|inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~18_combout\ = (\U4|U4|inst|Add2~12_combout\ & (\U4|U4|inst|Add3~17\ $ (GND))) # (!\U4|U4|inst|Add2~12_combout\ & (!\U4|U4|inst|Add3~17\ & VCC))
-- \U4|U4|inst|Add3~19\ = CARRY((\U4|U4|inst|Add2~12_combout\ & !\U4|U4|inst|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|Add2~12_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~17\,
	combout => \U4|U4|inst|Add3~18_combout\,
	cout => \U4|U4|inst|Add3~19\);

-- Location: LCCOMB_X77_Y25_N28
\U4|U4|inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~20_combout\ = (\U4|U4|inst|Add2~14_combout\ & (!\U4|U4|inst|Add3~19\)) # (!\U4|U4|inst|Add2~14_combout\ & ((\U4|U4|inst|Add3~19\) # (GND)))
-- \U4|U4|inst|Add3~21\ = CARRY((!\U4|U4|inst|Add3~19\) # (!\U4|U4|inst|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add2~14_combout\,
	datad => VCC,
	cin => \U4|U4|inst|Add3~19\,
	combout => \U4|U4|inst|Add3~20_combout\,
	cout => \U4|U4|inst|Add3~21\);

-- Location: LCCOMB_X77_Y25_N30
\U4|U4|inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~22_combout\ = \U4|U4|inst|Add3~21\ $ (!\U4|U4|inst|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst|Add2~16_combout\,
	cin => \U4|U4|inst|Add3~21\,
	combout => \U4|U4|inst|Add3~22_combout\);

-- Location: LCCOMB_X76_Y26_N30
\U4|U4|inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst|Add3~24_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst|Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst|Add3~22_combout\,
	combout => \U4|U4|inst|Add3~24_combout\);

-- Location: FF_X61_Y39_N31
\U4|U3|OUTDATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~32_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(14));

-- Location: LCCOMB_X61_Y39_N30
\U4|U3|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~32_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~16_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(14),
	datad => \U4|U3|Add3~16_combout\,
	combout => \U4|U3|Add3~32_combout\);

-- Location: LCCOMB_X62_Y40_N0
\U4|U3|DATA[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[14]~feeder_combout\ = \U4|U3|Add3~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Add3~32_combout\,
	combout => \U4|U3|DATA[14]~feeder_combout\);

-- Location: FF_X62_Y40_N1
\U4|U3|DATA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[14]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(14));

-- Location: FF_X61_Y39_N29
\U4|U3|OUTDATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Add3~31_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(15));

-- Location: LCCOMB_X61_Y39_N28
\U4|U3|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Add3~31_combout\ = (\U4|U3|Mux88~0_combout\ & ((\U4|U3|Add3~18_combout\))) # (!\U4|U3|Mux88~0_combout\ & (\U4|U3|OUTDATA\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U3|Mux88~0_combout\,
	datac => \U4|U3|OUTDATA\(15),
	datad => \U4|U3|Add3~18_combout\,
	combout => \U4|U3|Add3~31_combout\);

-- Location: LCCOMB_X61_Y39_N0
\U4|U3|DATA[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[15]~feeder_combout\ = \U4|U3|Add3~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U3|Add3~31_combout\,
	combout => \U4|U3|DATA[15]~feeder_combout\);

-- Location: FF_X61_Y39_N1
\U4|U3|DATA[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[15]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(15));

-- Location: LCCOMB_X77_Y25_N2
\U4|U4|inst15|$00000|auto_generated|result_node[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ = (\U4|U4|inst6~4_combout\ & (((\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15))))) # (!\U4|U4|inst6~4_combout\ & (!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- (\U4|U4|inst|Add3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|VIDEO_EN~1_combout\,
	datab => \U4|U4|inst|Add3~20_combout\,
	datac => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15),
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\);

-- Location: FF_X77_Y25_N3
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X76_Y26_N15
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: LCCOMB_X76_Y26_N14
\U4|U4|inst13|$00000|auto_generated|result_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ = (\U4|U4|inst|VIDEO_EN~1_combout\ & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2))))) # (!\U4|U4|inst|VIDEO_EN~1_combout\ & ((\U4|U4|inst|Add3~22_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (!\U4|U4|inst|Add3~22_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(2),
	datad => \U4|U4|inst|Add3~22_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\);

-- Location: FF_X77_Y25_N1
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X77_Y23_N24
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ = \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\);

-- Location: FF_X77_Y23_N25
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LCCOMB_X77_Y25_N4
\U4|U4|inst15|$00000|auto_generated|result_node[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ = (\U4|U4|inst6~4_combout\ & (\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))) # (!\U4|U4|inst6~4_combout\ & (((!\U4|U4|inst|VIDEO_EN~1_combout\ & 
-- \U4|U4|inst|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14),
	datab => \U4|U4|inst|VIDEO_EN~1_combout\,
	datac => \U4|U4|inst|Add3~18_combout\,
	datad => \U4|U4|inst6~4_combout\,
	combout => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\);

-- Location: LCCOMB_X77_Y25_N6
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

-- Location: M9K_X51_Y21_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N2
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

-- Location: M9K_X78_Y20_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y25_N8
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

-- Location: M9K_X64_Y23_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N2
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\);

-- Location: LCCOMB_X77_Y23_N20
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~8_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\);

-- Location: LCCOMB_X77_Y22_N18
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

-- Location: M9K_X78_Y21_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N6
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\);

-- Location: M9K_X64_Y18_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: FF_X77_Y25_N5
\U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LCCOMB_X77_Y23_N26
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\ = \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\);

-- Location: FF_X77_Y23_N27
\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: LCCOMB_X77_Y22_N30
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\ = (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\);

-- Location: M9K_X78_Y15_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N14
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1)) # 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\);

-- Location: LCCOMB_X77_Y23_N16
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~10_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\);

-- Location: LCCOMB_X76_Y26_N16
\U4|U4|inst13|$00000|auto_generated|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ = (\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\)) # (!\U4|U4|inst|Add3~24_combout\ & 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add3~24_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~9_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~11_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\);

-- Location: LCCOMB_X76_Y26_N26
\U4|U4|inst13|$00000|auto_generated|result_node[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))) # (!\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[2]~5_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\);

-- Location: FF_X14_Y38_N23
\U4|U3|OUTDATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|Mux67~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|OUTDATA\(20));

-- Location: LCCOMB_X14_Y38_N22
\U4|U3|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|Mux67~1_combout\ = (\U4|U3|Mux88~0_combout\ & (\U1|U1|vga_char\(11) & ((\U4|U3|Mux67~0_combout\)))) # (!\U4|U3|Mux88~0_combout\ & ((\U4|U3|OUTDATA\(20)) # ((\U1|U1|vga_char\(11) & \U4|U3|Mux67~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U3|Mux88~0_combout\,
	datab => \U1|U1|vga_char\(11),
	datac => \U4|U3|OUTDATA\(20),
	datad => \U4|U3|Mux67~0_combout\,
	combout => \U4|U3|Mux67~1_combout\);

-- Location: LCCOMB_X14_Y38_N30
\U4|U3|DATA[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U3|DATA[20]~feeder_combout\ = \U4|U3|Mux67~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U3|Mux67~1_combout\,
	combout => \U4|U3|DATA[20]~feeder_combout\);

-- Location: FF_X14_Y38_N31
\U4|U3|DATA[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U3|DATA[20]~feeder_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U3|DATA\(20));

-- Location: M9K_X78_Y27_N0
\U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|pulse_ram_output~2_combout\,
	portadatain => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \U4|U4|inst7|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X104_Y21_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N10
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (!\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- !\U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

-- Location: M9K_X78_Y18_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N28
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\);

-- Location: LCCOMB_X77_Y23_N6
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~14_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\);

-- Location: LCCOMB_X76_Y26_N4
\U4|U4|inst13|$00000|auto_generated|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & (((\U4|U4|inst|Add3~24_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & 
-- ((\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\)) # (!\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~15_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\);

-- Location: M9K_X51_Y25_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N18
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\);

-- Location: LCCOMB_X76_Y23_N10
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~12_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\);

-- Location: LCCOMB_X76_Y26_N22
\U4|U4|inst13|$00000|auto_generated|result_node[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ & 
-- (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (!\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\))))) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~7_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~13_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\);

-- Location: M9K_X64_Y19_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode951w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N30
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\);

-- Location: M9K_X104_Y23_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N0
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~6_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\);

-- Location: LCCOMB_X76_Y26_N20
\U4|U4|inst13|$00000|auto_generated|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & (((\U4|U4|inst|Add3~24_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & 
-- ((\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (!\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~7_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\);

-- Location: M9K_X78_Y13_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N4
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\);

-- Location: LCCOMB_X76_Y23_N24
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~4_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\);

-- Location: LCCOMB_X76_Y26_N6
\U4|U4|inst13|$00000|auto_generated|result_node[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\) # 
-- ((!\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\)))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & 
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~3_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~5_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\);

-- Location: LCCOMB_X76_Y26_N24
\U4|U4|inst1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux2~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & 
-- !\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux2~0_combout\);

-- Location: LCCOMB_X76_Y26_N2
\U4|U4|inst1|R~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~6_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux2~0_combout\,
	combout => \U4|U4|inst1|R~6_combout\);

-- Location: FF_X76_Y26_N3
\U4|U4|inst1|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(0));

-- Location: LCCOMB_X76_Y26_N8
\U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X76_Y26_N9
\U4|U4|inst8|inst2|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X63_Y42_N24
\U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X63_Y42_N25
\U4|U4|inst8|inst2|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X63_Y42_N26
\U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X63_Y42_N27
\U4|U4|inst8|inst2|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X63_Y42_N20
\U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X63_Y42_N21
\U4|U4|inst8|inst2|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X63_Y42_N6
\U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X63_Y42_N7
\U4|U4|inst8|inst2|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X63_Y42_N8
\U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X63_Y42_N9
\U4|U4|inst8|inst2|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X63_Y42_N2
\U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X63_Y42_N3
\U4|U4|inst8|inst2|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X63_Y42_N4
\U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|R\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|R\(0),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X63_Y42_N5
\U4|U4|inst8|inst2|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X76_Y26_N18
\U4|U4|inst1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux1~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & 
-- (\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & !\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux1~0_combout\);

-- Location: LCCOMB_X75_Y26_N22
\U4|U4|inst1|R~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~7_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux1~0_combout\,
	combout => \U4|U4|inst1|R~7_combout\);

-- Location: FF_X75_Y26_N23
\U4|U4|inst1|R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(8));

-- Location: LCCOMB_X75_Y26_N8
\U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|R\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst1|R\(8),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X75_Y26_N9
\U4|U4|inst8|inst2|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(8));

-- Location: M9K_X64_Y16_N0
\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init2 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem2.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst2|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst15|$00000|auto_generated|ALT_INV_result_node[13]~0_combout\,
	portadatain => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y19_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode929w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y16_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N8
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\);

-- Location: M9K_X104_Y22_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N10
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\) # 
-- ((!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\ & (((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~2_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\);

-- Location: M9K_X78_Y11_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N14
\U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\ & (\U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\ & 
-- \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst15|$00000|auto_generated|result_node[13]~0_combout\,
	datac => \U4|U4|inst15|$00000|auto_generated|result_node[15]~14_combout\,
	datad => \U4|U4|inst15|$00000|auto_generated|result_node[14]~15_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

-- Location: M9K_X51_Y19_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init1 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001",
	mem_init0 => X"80000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "video_mem1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U4|U4|inst3|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \U4|U4|inst3|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N12
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1) & (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(1),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\);

-- Location: LCCOMB_X77_Y23_N22
\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\ = (\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ & 
-- ((\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\))) # (!\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\ & (\U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) # 
-- (!\U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst3|altsyncram_component|auto_generated|out_address_reg_a\(0),
	datab => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~0_combout\,
	combout => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\);

-- Location: LCCOMB_X76_Y26_N0
\U4|U4|inst13|$00000|auto_generated|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ = (\U4|U4|inst|Add3~24_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\)) # (!\U4|U4|inst|Add3~24_combout\ & 
-- ((\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & ((\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\))) # (!\U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\ & 
-- (\U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst|Add3~24_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[1]~0_combout\,
	datac => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~3_combout\,
	datad => \U4|U4|inst3|altsyncram_component|auto_generated|mux2|_~1_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\);

-- Location: LCCOMB_X76_Y26_N10
\U4|U4|inst13|$00000|auto_generated|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ = (\U4|U4|inst|Add3~24_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ & (\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\)) # 
-- (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\ & ((\U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))) # (!\U4|U4|inst|Add3~24_combout\ & (((\U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datab => \U4|U4|inst2|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datac => \U4|U4|inst|Add3~24_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[0]~1_combout\,
	combout => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\);

-- Location: LCCOMB_X75_Y26_N28
\U4|U4|inst1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux0~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux0~0_combout\);

-- Location: LCCOMB_X75_Y26_N0
\U4|U4|inst1|R~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|R~8_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux0~0_combout\,
	combout => \U4|U4|inst1|R~8_combout\);

-- Location: FF_X75_Y26_N1
\U4|U4|inst1|R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|R~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|R\(9));

-- Location: LCCOMB_X75_Y26_N10
\U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|R\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst1|R\(9),
	combout => \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X75_Y26_N11
\U4|U4|inst8|inst2|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst2|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst2|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X75_Y26_N6
\U4|U4|inst1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux5~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & (!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux5~0_combout\);

-- Location: LCCOMB_X75_Y26_N26
\U4|U4|inst1|G~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~6_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux5~0_combout\,
	combout => \U4|U4|inst1|G~6_combout\);

-- Location: FF_X75_Y26_N27
\U4|U4|inst1|G[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(0));

-- Location: LCCOMB_X21_Y72_N24
\U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X21_Y72_N25
\U4|U4|inst8|inst3|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X21_Y72_N10
\U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X21_Y72_N11
\U4|U4|inst8|inst3|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X21_Y72_N20
\U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X21_Y72_N21
\U4|U4|inst8|inst3|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X21_Y72_N6
\U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X21_Y72_N7
\U4|U4|inst8|inst3|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X21_Y72_N0
\U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X21_Y72_N1
\U4|U4|inst8|inst3|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X21_Y72_N26
\U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X21_Y72_N27
\U4|U4|inst8|inst3|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X21_Y72_N4
\U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X21_Y72_N5
\U4|U4|inst8|inst3|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X21_Y72_N22
\U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|G\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|G\(0),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X21_Y72_N23
\U4|U4|inst8|inst3|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X75_Y26_N20
\U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|G\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|G\(8),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X75_Y26_N21
\U4|U4|inst8|inst3|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X75_Y26_N2
\U4|U4|inst1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux3~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\ & ((\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\) # ((\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\ & 
-- \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y26_N30
\U4|U4|inst1|G~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|G~8_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux3~0_combout\,
	combout => \U4|U4|inst1|G~8_combout\);

-- Location: FF_X75_Y26_N31
\U4|U4|inst1|G[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|G~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|G\(9));

-- Location: LCCOMB_X74_Y26_N24
\U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|G\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst1|G\(9),
	combout => \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X74_Y26_N25
\U4|U4|inst8|inst3|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst3|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst3|lpm_ff_component|dffs\(9));

-- Location: LCCOMB_X75_Y26_N12
\U4|U4|inst1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|Mux8~0_combout\ = (\U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\) # ((!\U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\ & (\U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\ & 
-- !\U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst13|$00000|auto_generated|result_node[2]~6_combout\,
	datab => \U4|U4|inst13|$00000|auto_generated|result_node[0]~2_combout\,
	datac => \U4|U4|inst13|$00000|auto_generated|result_node[3]~8_combout\,
	datad => \U4|U4|inst13|$00000|auto_generated|result_node[1]~4_combout\,
	combout => \U4|U4|inst1|Mux8~0_combout\);

-- Location: LCCOMB_X75_Y26_N16
\U4|U4|inst1|B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst1|B~6_combout\ = (!\U4|U4|inst|LessThan7~0_combout\ & (!\U4|U4|inst|VIDEO_EN~0_combout\ & \U4|U4|inst1|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U4|U4|inst|LessThan7~0_combout\,
	datac => \U4|U4|inst|VIDEO_EN~0_combout\,
	datad => \U4|U4|inst1|Mux8~0_combout\,
	combout => \U4|U4|inst1|B~6_combout\);

-- Location: FF_X75_Y26_N17
\U4|U4|inst1|B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \U4|U4|inst1|B~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst1|B\(0));

-- Location: LCCOMB_X43_Y58_N16
\U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\);

-- Location: FF_X43_Y58_N17
\U4|U4|inst8|inst4|lpm_ff_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(0));

-- Location: LCCOMB_X43_Y58_N10
\U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\);

-- Location: FF_X43_Y58_N11
\U4|U4|inst8|inst4|lpm_ff_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(1));

-- Location: LCCOMB_X43_Y58_N20
\U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\);

-- Location: FF_X43_Y58_N21
\U4|U4|inst8|inst4|lpm_ff_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(2));

-- Location: LCCOMB_X43_Y58_N30
\U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\);

-- Location: FF_X43_Y58_N31
\U4|U4|inst8|inst4|lpm_ff_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(3));

-- Location: LCCOMB_X43_Y58_N0
\U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\);

-- Location: FF_X43_Y58_N1
\U4|U4|inst8|inst4|lpm_ff_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(4));

-- Location: LCCOMB_X43_Y58_N18
\U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\);

-- Location: FF_X43_Y58_N19
\U4|U4|inst8|inst4|lpm_ff_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(5));

-- Location: LCCOMB_X43_Y58_N4
\U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\);

-- Location: FF_X43_Y58_N5
\U4|U4|inst8|inst4|lpm_ff_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(6));

-- Location: LCCOMB_X43_Y58_N22
\U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\ = \U4|U4|inst1|B\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U4|U4|inst1|B\(0),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\);

-- Location: FF_X43_Y58_N23
\U4|U4|inst8|inst4|lpm_ff_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(7));

-- Location: LCCOMB_X76_Y30_N16
\U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\ = \U4|U4|inst1|B\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(8),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\);

-- Location: FF_X76_Y30_N17
\U4|U4|inst8|inst4|lpm_ff_component|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(8));

-- Location: LCCOMB_X74_Y26_N10
\U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\ = \U4|U4|inst1|B\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U4|U4|inst1|B\(9),
	combout => \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\);

-- Location: FF_X74_Y26_N11
\U4|U4|inst8|inst4|lpm_ff_component|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U5|U1|lpm_ff_component|dffs[0]~clkctrl_outclk\,
	d => \U4|U4|inst8|inst4|lpm_ff_component|dffs[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U4|U4|inst8|inst4|lpm_ff_component|dffs\(9));

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_R(8) <= \VGA_R[8]~output_o\;

ww_VGA_R(9) <= \VGA_R[9]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_G(8) <= \VGA_G[8]~output_o\;

ww_VGA_G(9) <= \VGA_G[9]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_VGA_B(8) <= \VGA_B[8]~output_o\;

ww_VGA_B(9) <= \VGA_B[9]~output_o\;
END structure;


