// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * w8a7779 pwocessow suppowt - PFC hawdwawe bwock
 *
 * Copywight (C) 2011, 2013  Wenesas Sowutions Cowp.
 * Copywight (C) 2011  Magnus Damm
 * Copywight (C) 2013  Cogent Embedded, Inc.
 */

#incwude <winux/kewnew.h>

#incwude "sh_pfc.h"

#define CPU_AWW_GP(fn, sfx)						\
	POWT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(1, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_1(2, 0, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_1(2, 1, fn, sfx),					\
	POWT_GP_1(2, 2, fn, sfx),					\
	POWT_GP_1(2, 3, fn, sfx),					\
	POWT_GP_1(2, 4, fn, sfx),					\
	POWT_GP_1(2, 5, fn, sfx),					\
	POWT_GP_1(2, 6, fn, sfx),					\
	POWT_GP_1(2, 7, fn, sfx),					\
	POWT_GP_1(2, 8, fn, sfx),					\
	POWT_GP_1(2, 9, fn, sfx),					\
	POWT_GP_1(2, 10, fn, sfx),					\
	POWT_GP_1(2, 11, fn, sfx),					\
	POWT_GP_1(2, 12, fn, sfx),					\
	POWT_GP_1(2, 13, fn, sfx),					\
	POWT_GP_1(2, 14, fn, sfx),					\
	POWT_GP_1(2, 15, fn, sfx),					\
	POWT_GP_1(2, 16, fn, sfx),					\
	POWT_GP_1(2, 17, fn, sfx),					\
	POWT_GP_1(2, 18, fn, sfx),					\
	POWT_GP_1(2, 19, fn, sfx),					\
	POWT_GP_1(2, 20, fn, sfx),					\
	POWT_GP_1(2, 21, fn, sfx),					\
	POWT_GP_1(2, 22, fn, sfx),					\
	POWT_GP_1(2, 23, fn, sfx),					\
	POWT_GP_1(2, 24, fn, sfx),					\
	POWT_GP_1(2, 25, fn, sfx),					\
	POWT_GP_1(2, 26, fn, sfx),					\
	POWT_GP_1(2, 27, fn, sfx),					\
	POWT_GP_1(2, 28, fn, sfx),					\
	POWT_GP_1(2, 29, fn, sfx),					\
	POWT_GP_CFG_1(2, 30, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_1(2, 31, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_25(3, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_1(3, 25, fn, sfx),					\
	POWT_GP_1(3, 26, fn, sfx),					\
	POWT_GP_1(3, 27, fn, sfx),					\
	POWT_GP_CFG_1(3, 28, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_1(3, 29, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_1(3, 30, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_1(3, 31, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_32(5, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP),		\
	POWT_GP_CFG_9(6, fn, sfx, SH_PFC_PIN_CFG_PUWW_UP)

#define CPU_AWW_NOGP(fn)						\
	PIN_NOGP_CFG(ASEBWK_N_ACK, "ASEBWK#/ACK", fn, SH_PFC_PIN_CFG_PUWW_UP), \
	PIN_NOGP_CFG(D0, "D0", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D1, "D1", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D2, "D2", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D3, "D3", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D4, "D4", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D5, "D5", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D6, "D6", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D7, "D7", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D8, "D8", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D9, "D9", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D10, "D10", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D11, "D11", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D12, "D12", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D13, "D13", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D14, "D14", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(D15, "D15", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(PWESETOUT_N, "PWESETOUT#", fn, SH_PFC_PIN_CFG_PUWW_UP), \
	PIN_NOGP_CFG(TCK, "TCK", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TDI, "TDI", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TDO, "TDO", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TMS, "TMS", fn, SH_PFC_PIN_CFG_PUWW_UP),		\
	PIN_NOGP_CFG(TWST_N, "TWST#", fn, SH_PFC_PIN_CFG_PUWW_UP)

enum {
	PINMUX_WESEWVED = 0,

	PINMUX_DATA_BEGIN,
	GP_AWW(DATA), /* GP_0_0_DATA -> GP_6_8_DATA */
	PINMUX_DATA_END,

	PINMUX_FUNCTION_BEGIN,
	GP_AWW(FN), /* GP_0_0_FN -> GP_6_8_FN */

	/* GPSW0 */
	FN_AVS1, FN_AVS2, FN_IP0_7_6, FN_A17,
	FN_A18, FN_A19, FN_IP0_9_8, FN_IP0_11_10,
	FN_IP0_13_12, FN_IP0_15_14, FN_IP0_18_16, FN_IP0_22_19,
	FN_IP0_24_23, FN_IP0_25, FN_IP0_27_26, FN_IP1_1_0,
	FN_IP1_3_2, FN_IP1_6_4, FN_IP1_10_7, FN_IP1_14_11,
	FN_IP1_18_15, FN_IP0_5_3, FN_IP0_30_28, FN_IP2_18_16,
	FN_IP2_21_19, FN_IP2_30_28, FN_IP3_2_0, FN_IP3_11_9,
	FN_IP3_14_12, FN_IP3_22_21, FN_IP3_26_24, FN_IP3_31_29,

	/* GPSW1 */
	FN_IP4_1_0, FN_IP4_4_2, FN_IP4_7_5, FN_IP4_10_8,
	FN_IP4_11, FN_IP4_12, FN_IP4_13, FN_IP4_14,
	FN_IP4_15, FN_IP4_16, FN_IP4_19_17, FN_IP4_22_20,
	FN_IP4_23, FN_IP4_24, FN_IP4_25, FN_IP4_26,
	FN_IP4_27, FN_IP4_28, FN_IP4_31_29, FN_IP5_2_0,
	FN_IP5_3, FN_IP5_4, FN_IP5_5, FN_IP5_6,
	FN_IP5_7, FN_IP5_8, FN_IP5_10_9, FN_IP5_12_11,
	FN_IP5_14_13, FN_IP5_16_15, FN_IP5_20_17, FN_IP5_23_21,

	/* GPSW2 */
	FN_IP5_27_24, FN_IP8_20, FN_IP8_22_21, FN_IP8_24_23,
	FN_IP8_27_25, FN_IP8_30_28, FN_IP9_1_0, FN_IP9_3_2,
	FN_IP9_4, FN_IP9_5, FN_IP9_6, FN_IP9_7,
	FN_IP9_9_8, FN_IP9_11_10, FN_IP9_13_12, FN_IP9_15_14,
	FN_IP9_18_16, FN_IP9_21_19, FN_IP9_23_22, FN_IP9_25_24,
	FN_IP9_27_26, FN_IP9_29_28, FN_IP10_2_0, FN_IP10_5_3,
	FN_IP10_8_6, FN_IP10_11_9, FN_IP10_14_12, FN_IP10_17_15,
	FN_IP10_20_18, FN_IP10_23_21, FN_IP10_25_24, FN_IP10_28_26,

	/* GPSW3 */
	FN_IP10_31_29, FN_IP11_2_0, FN_IP11_5_3, FN_IP11_8_6,
	FN_IP11_11_9, FN_IP11_14_12, FN_IP11_17_15, FN_IP11_20_18,
	FN_IP11_23_21, FN_IP11_26_24, FN_IP11_29_27, FN_IP12_2_0,
	FN_IP12_5_3, FN_IP12_8_6, FN_IP12_11_9, FN_IP12_14_12,
	FN_IP12_17_15, FN_IP7_16_15, FN_IP7_18_17, FN_IP7_28_27,
	FN_IP7_30_29, FN_IP7_20_19, FN_IP7_22_21, FN_IP7_24_23,
	FN_IP7_26_25, FN_IP1_20_19, FN_IP1_22_21, FN_IP1_24_23,
	FN_IP5_28, FN_IP5_30_29, FN_IP6_1_0, FN_IP6_3_2,

	/* GPSW4 */
	FN_IP6_5_4, FN_IP6_7_6, FN_IP6_8, FN_IP6_11_9,
	FN_IP6_14_12, FN_IP6_17_15, FN_IP6_19_18, FN_IP6_22_20,
	FN_IP6_24_23, FN_IP6_26_25, FN_IP6_30_29, FN_IP7_1_0,
	FN_IP7_3_2, FN_IP7_6_4, FN_IP7_9_7, FN_IP7_12_10,
	FN_IP7_14_13, FN_IP2_7_4, FN_IP2_11_8, FN_IP2_15_12,
	FN_IP1_28_25, FN_IP2_3_0, FN_IP8_3_0, FN_IP8_7_4,
	FN_IP8_11_8, FN_IP8_15_12, FN_USB_PENC0, FN_USB_PENC1,
	FN_IP0_2_0, FN_IP8_17_16, FN_IP8_18, FN_IP8_19,

	/* GPSW5 */
	FN_A1, FN_A2, FN_A3, FN_A4,
	FN_A5, FN_A6, FN_A7, FN_A8,
	FN_A9, FN_A10, FN_A11, FN_A12,
	FN_A13, FN_A14, FN_A15, FN_A16,
	FN_WD, FN_WE0, FN_WE1, FN_EX_WAIT0,
	FN_IP3_23, FN_IP3_27, FN_IP3_28, FN_IP2_22,
	FN_IP2_23, FN_IP2_24, FN_IP2_25, FN_IP2_26,
	FN_IP2_27, FN_IP3_3, FN_IP3_4, FN_IP3_5,

	/* GPSW6 */
	FN_IP3_6, FN_IP3_7, FN_IP3_8, FN_IP3_15,
	FN_IP3_16, FN_IP3_17, FN_IP3_18, FN_IP3_19,
	FN_IP3_20,

	/* IPSW0 */
	FN_WD_WW, FN_FWE, FN_ATAG0, FN_VI1_W7,
	FN_HWTS1, FN_WX4_C,
	FN_CS1_A26, FN_HSPI_TX2, FN_SDSEWF_B,
	FN_CS0, FN_HSPI_CS2_B,
	FN_CWKOUT, FN_TX3C_IWDA_TX_C, FN_PWM0_B,
	FN_A25, FN_SD1_WP, FN_MMC0_D5, FN_FD5,
	FN_HSPI_WX2, FN_VI1_W3, FN_TX5_B, FN_SSI_SDATA7_B,
	FN_CTS0_B,
	FN_A24, FN_SD1_CD, FN_MMC0_D4, FN_FD4,
	FN_HSPI_CS2, FN_VI1_W2, FN_SSI_WS78_B,
	FN_A23, FN_FCWE, FN_HSPI_CWK2, FN_VI1_W1,
	FN_A22, FN_WX5_D, FN_HSPI_WX2_B, FN_VI1_W0,
	FN_A21, FN_SCK5_D, FN_HSPI_CWK2_B,
	FN_A20, FN_TX5_D, FN_HSPI_TX2_B,
	FN_A0, FN_SD1_DAT3, FN_MMC0_D3, FN_FD3,
	FN_BS, FN_SD1_DAT2, FN_MMC0_D2, FN_FD2,
	FN_ATADIW0, FN_SDSEWF, FN_HCTS1, FN_TX4_C,
	FN_USB_PENC2, FN_SCK0, FN_PWM1, FN_PWMFSW0,
	FN_SCIF_CWK, FN_TCWK0_C,

	/* IPSW1 */
	FN_EX_CS0, FN_WX3_C_IWDA_WX_C, FN_MMC0_D6,
	FN_FD6, FN_EX_CS1, FN_MMC0_D7, FN_FD7,
	FN_EX_CS2, FN_SD1_CWK, FN_MMC0_CWK, FN_FAWE,
	FN_ATACS00, FN_EX_CS3, FN_SD1_CMD, FN_MMC0_CMD,
	FN_FWE, FN_ATACS10, FN_VI1_W4, FN_WX5_B,
	FN_HSCK1, FN_SSI_SDATA8_B, FN_WTS0_B_TANS_B, FN_SSI_SDATA9,
	FN_EX_CS4, FN_SD1_DAT0, FN_MMC0_D0, FN_FD0,
	FN_ATAWD0, FN_VI1_W5, FN_SCK5_B, FN_HTX1,
	FN_TX2_E, FN_TX0_B, FN_SSI_SCK9, FN_EX_CS5,
	FN_SD1_DAT1, FN_MMC0_D1, FN_FD1, FN_ATAWW0,
	FN_VI1_W6, FN_HWX1, FN_WX2_E, FN_WX0_B,
	FN_SSI_WS9, FN_MWB_CWK, FN_PWM2, FN_SCK4,
	FN_MWB_SIG, FN_PWM3, FN_TX4, FN_MWB_DAT,
	FN_PWM4, FN_WX4, FN_HTX0, FN_TX1,
	FN_SDATA, FN_CTS0_C, FN_SUB_TCK, FN_CC5_STATE2,
	FN_CC5_STATE10, FN_CC5_STATE18, FN_CC5_STATE26, FN_CC5_STATE34,

	/* IPSW2 */
	FN_HWX0, FN_WX1, FN_SCKZ, FN_WTS0_C_TANS_C,
	FN_SUB_TDI, FN_CC5_STATE3, FN_CC5_STATE11, FN_CC5_STATE19,
	FN_CC5_STATE27, FN_CC5_STATE35, FN_HSCK0, FN_SCK1,
	FN_MTS, FN_PWM5, FN_SCK0_C, FN_SSI_SDATA9_B,
	FN_SUB_TDO, FN_CC5_STATE0, FN_CC5_STATE8, FN_CC5_STATE16,
	FN_CC5_STATE24, FN_CC5_STATE32, FN_HCTS0, FN_CTS1,
	FN_STM, FN_PWM0_D, FN_WX0_C, FN_SCIF_CWK_C,
	FN_SUB_TWST, FN_TCWK1_B, FN_CC5_OSCOUT, FN_HWTS0,
	FN_WTS1_TANS, FN_MDATA, FN_TX0_C, FN_SUB_TMS,
	FN_CC5_STATE1, FN_CC5_STATE9, FN_CC5_STATE17, FN_CC5_STATE25,
	FN_CC5_STATE33, FN_DU0_DW0, FN_WCDOUT0, FN_DWEQ0,
	FN_GPS_CWK_B, FN_AUDATA0, FN_TX5_C, FN_DU0_DW1,
	FN_WCDOUT1, FN_DACK0, FN_DWACK0, FN_GPS_SIGN_B,
	FN_AUDATA1, FN_WX5_C, FN_DU0_DW2, FN_WCDOUT2,
	FN_DU0_DW3, FN_WCDOUT3, FN_DU0_DW4, FN_WCDOUT4,
	FN_DU0_DW5, FN_WCDOUT5, FN_DU0_DW6, FN_WCDOUT6,
	FN_DU0_DW7, FN_WCDOUT7, FN_DU0_DG0, FN_WCDOUT8,
	FN_DWEQ1, FN_SCW2, FN_AUDATA2,

	/* IPSW3 */
	FN_DU0_DG1, FN_WCDOUT9, FN_DACK1, FN_SDA2,
	FN_AUDATA3, FN_DU0_DG2, FN_WCDOUT10, FN_DU0_DG3,
	FN_WCDOUT11, FN_DU0_DG4, FN_WCDOUT12, FN_DU0_DG5,
	FN_WCDOUT13, FN_DU0_DG6, FN_WCDOUT14, FN_DU0_DG7,
	FN_WCDOUT15, FN_DU0_DB0, FN_WCDOUT16, FN_EX_WAIT1,
	FN_SCW1, FN_TCWK1, FN_AUDATA4, FN_DU0_DB1,
	FN_WCDOUT17, FN_EX_WAIT2, FN_SDA1, FN_GPS_MAG_B,
	FN_AUDATA5, FN_SCK5_C, FN_DU0_DB2, FN_WCDOUT18,
	FN_DU0_DB3, FN_WCDOUT19, FN_DU0_DB4, FN_WCDOUT20,
	FN_DU0_DB5, FN_WCDOUT21, FN_DU0_DB6, FN_WCDOUT22,
	FN_DU0_DB7, FN_WCDOUT23, FN_DU0_DOTCWKIN, FN_QSTVA_QVS,
	FN_TX3_D_IWDA_TX_D, FN_SCW3_B, FN_DU0_DOTCWKOUT0, FN_QCWK,
	FN_DU0_DOTCWKOUT1, FN_QSTVB_QVE, FN_WX3_D_IWDA_WX_D, FN_SDA3_B,
	FN_SDA2_C, FN_DACK0_B, FN_DWACK0_B, FN_DU0_EXHSYNC_DU0_HSYNC,
	FN_QSTH_QHS, FN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE,
	FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, FN_CAN1_TX,
	FN_TX2_C, FN_SCW2_C, FN_WEMOCON,

	/* IPSW4 */
	FN_DU0_DISP, FN_QPOWA, FN_CAN_CWK_C, FN_SCK2_C,
	FN_DU0_CDE, FN_QPOWB, FN_CAN1_WX, FN_WX2_C,
	FN_DWEQ0_B, FN_SSI_SCK78_B, FN_SCK0_B, FN_DU1_DW0,
	FN_VI2_DATA0_VI2_B0, FN_PWM6, FN_SD3_CWK, FN_TX3_E_IWDA_TX_E,
	FN_AUDCK, FN_PWMFSW0_B, FN_DU1_DW1, FN_VI2_DATA1_VI2_B1,
	FN_PWM0, FN_SD3_CMD, FN_WX3_E_IWDA_WX_E, FN_AUDSYNC,
	FN_CTS0_D, FN_DU1_DW2, FN_VI2_G0, FN_DU1_DW3,
	FN_VI2_G1, FN_DU1_DW4, FN_VI2_G2, FN_DU1_DW5,
	FN_VI2_G3, FN_DU1_DW6, FN_VI2_G4, FN_DU1_DW7,
	FN_VI2_G5, FN_DU1_DG0, FN_VI2_DATA2_VI2_B2, FN_SCW1_B,
	FN_SD3_DAT2, FN_SCK3_E, FN_AUDATA6, FN_TX0_D,
	FN_DU1_DG1, FN_VI2_DATA3_VI2_B3, FN_SDA1_B, FN_SD3_DAT3,
	FN_SCK5, FN_AUDATA7, FN_WX0_D, FN_DU1_DG2,
	FN_VI2_G6, FN_DU1_DG3, FN_VI2_G7, FN_DU1_DG4,
	FN_VI2_W0, FN_DU1_DG5, FN_VI2_W1, FN_DU1_DG6,
	FN_VI2_W2, FN_DU1_DG7, FN_VI2_W3, FN_DU1_DB0,
	FN_VI2_DATA4_VI2_B4, FN_SCW2_B, FN_SD3_DAT0, FN_TX5,
	FN_SCK0_D,

	/* IPSW5 */
	FN_DU1_DB1, FN_VI2_DATA5_VI2_B5, FN_SDA2_B, FN_SD3_DAT1,
	FN_WX5, FN_WTS0_D_TANS_D, FN_DU1_DB2, FN_VI2_W4,
	FN_DU1_DB3, FN_VI2_W5, FN_DU1_DB4, FN_VI2_W6,
	FN_DU1_DB5, FN_VI2_W7, FN_DU1_DB6, FN_SCW2_D,
	FN_DU1_DB7, FN_SDA2_D, FN_DU1_DOTCWKIN, FN_VI2_CWKENB,
	FN_HSPI_CS1, FN_SCW1_D, FN_DU1_DOTCWKOUT, FN_VI2_FIEWD,
	FN_SDA1_D, FN_DU1_EXHSYNC_DU1_HSYNC, FN_VI2_HSYNC,
	FN_VI3_HSYNC, FN_DU1_EXVSYNC_DU1_VSYNC, FN_VI2_VSYNC, FN_VI3_VSYNC,
	FN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_VI2_CWK, FN_TX3_B_IWDA_TX_B,
	FN_SD3_CD, FN_HSPI_TX1, FN_VI1_CWKENB, FN_VI3_CWKENB,
	FN_AUDIO_CWKC, FN_TX2_D, FN_SPEEDIN, FN_GPS_SIGN_D,
	FN_DU1_DISP, FN_VI2_DATA6_VI2_B6, FN_TCWK0, FN_QSTVA_B_QVS_B,
	FN_HSPI_CWK1, FN_SCK2_D, FN_AUDIO_CWKOUT_B, FN_GPS_MAG_D,
	FN_DU1_CDE, FN_VI2_DATA7_VI2_B7, FN_WX3_B_IWDA_WX_B,
	FN_SD3_WP, FN_HSPI_WX1, FN_VI1_FIEWD, FN_VI3_FIEWD,
	FN_AUDIO_CWKOUT, FN_WX2_D, FN_GPS_CWK_C, FN_GPS_CWK_D,
	FN_AUDIO_CWKA, FN_CAN_TXCWK, FN_AUDIO_CWKB, FN_USB_OVC2,
	FN_CAN_DEBUGOUT0, FN_MOUT0,

	/* IPSW6 */
	FN_SSI_SCK0129, FN_CAN_DEBUGOUT1, FN_MOUT1, FN_SSI_WS0129,
	FN_CAN_DEBUGOUT2, FN_MOUT2, FN_SSI_SDATA0, FN_CAN_DEBUGOUT3,
	FN_MOUT5, FN_SSI_SDATA1, FN_CAN_DEBUGOUT4, FN_MOUT6,
	FN_SSI_SDATA2, FN_CAN_DEBUGOUT5, FN_SSI_SCK34, FN_CAN_DEBUGOUT6,
	FN_CAN0_TX_B, FN_IEWX, FN_SSI_SCK9_C, FN_SSI_WS34,
	FN_CAN_DEBUGOUT7, FN_CAN0_WX_B, FN_IETX, FN_SSI_WS9_C,
	FN_SSI_SDATA3, FN_PWM0_C, FN_CAN_DEBUGOUT8, FN_CAN_CWK_B,
	FN_IECWK, FN_SCIF_CWK_B, FN_TCWK0_B, FN_SSI_SDATA4,
	FN_CAN_DEBUGOUT9, FN_SSI_SDATA9_C, FN_SSI_SCK5, FN_ADICWK,
	FN_CAN_DEBUGOUT10, FN_SCK3, FN_TCWK0_D, FN_SSI_WS5,
	FN_ADICS_SAMP, FN_CAN_DEBUGOUT11, FN_TX3_IWDA_TX, FN_SSI_SDATA5,
	FN_ADIDATA, FN_CAN_DEBUGOUT12, FN_WX3_IWDA_WX, FN_SSI_SCK6,
	FN_ADICHS0, FN_CAN0_TX, FN_IEWX_B,

	/* IPSW7 */
	FN_SSI_WS6, FN_ADICHS1, FN_CAN0_WX, FN_IETX_B,
	FN_SSI_SDATA6, FN_ADICHS2, FN_CAN_CWK, FN_IECWK_B,
	FN_SSI_SCK78, FN_CAN_DEBUGOUT13, FN_IWQ0_B, FN_SSI_SCK9_B,
	FN_HSPI_CWK1_C, FN_SSI_WS78, FN_CAN_DEBUGOUT14, FN_IWQ1_B,
	FN_SSI_WS9_B, FN_HSPI_CS1_C, FN_SSI_SDATA7, FN_CAN_DEBUGOUT15,
	FN_IWQ2_B, FN_TCWK1_C, FN_HSPI_TX1_C, FN_SSI_SDATA8,
	FN_VSP, FN_IWQ3_B, FN_HSPI_WX1_C, FN_SD0_CWK,
	FN_ATACS01, FN_SCK1_B, FN_SD0_CMD, FN_ATACS11,
	FN_TX1_B, FN_CC5_TDO, FN_SD0_DAT0, FN_ATADIW1,
	FN_WX1_B, FN_CC5_TWST, FN_SD0_DAT1, FN_ATAG1,
	FN_SCK2_B, FN_CC5_TMS, FN_SD0_DAT2, FN_ATAWD1,
	FN_TX2_B, FN_CC5_TCK, FN_SD0_DAT3, FN_ATAWW1,
	FN_WX2_B, FN_CC5_TDI, FN_SD0_CD, FN_DWEQ2,
	FN_WTS1_B_TANS_B, FN_SD0_WP, FN_DACK2, FN_CTS1_B,

	/* IPSW8 */
	FN_HSPI_CWK0, FN_CTS0, FN_USB_OVC0, FN_AD_CWK,
	FN_CC5_STATE4, FN_CC5_STATE12, FN_CC5_STATE20, FN_CC5_STATE28,
	FN_CC5_STATE36, FN_HSPI_CS0, FN_WTS0_TANS, FN_USB_OVC1,
	FN_AD_DI, FN_CC5_STATE5, FN_CC5_STATE13, FN_CC5_STATE21,
	FN_CC5_STATE29, FN_CC5_STATE37, FN_HSPI_TX0, FN_TX0,
	FN_CAN_DEBUG_HW_TWIGGEW, FN_AD_DO, FN_CC5_STATE6, FN_CC5_STATE14,
	FN_CC5_STATE22, FN_CC5_STATE30, FN_CC5_STATE38, FN_HSPI_WX0,
	FN_WX0, FN_CAN_STEP0, FN_AD_NCS, FN_CC5_STATE7,
	FN_CC5_STATE15, FN_CC5_STATE23, FN_CC5_STATE31, FN_CC5_STATE39,
	FN_FMCWK, FN_WDS_CWK, FN_PCMOE, FN_BPFCWK,
	FN_PCMWE, FN_FMIN, FN_WDS_DATA, FN_VI0_CWK,
	FN_MMC1_CWK, FN_VI0_CWKENB, FN_TX1_C, FN_HTX1_B,
	FN_MT1_SYNC, FN_VI0_FIEWD, FN_WX1_C, FN_HWX1_B,
	FN_VI0_HSYNC, FN_VI0_DATA0_B_VI0_B0_B, FN_CTS1_C, FN_TX4_D,
	FN_MMC1_CMD, FN_HSCK1_B, FN_VI0_VSYNC, FN_VI0_DATA1_B_VI0_B1_B,
	FN_WTS1_C_TANS_C, FN_WX4_D, FN_PWMFSW0_C,

	/* IPSW9 */
	FN_VI0_DATA0_VI0_B0, FN_HWTS1_B, FN_MT1_VCXO, FN_VI0_DATA1_VI0_B1,
	FN_HCTS1_B, FN_MT1_PWM, FN_VI0_DATA2_VI0_B2, FN_MMC1_D0,
	FN_VI0_DATA3_VI0_B3, FN_MMC1_D1, FN_VI0_DATA4_VI0_B4, FN_MMC1_D2,
	FN_VI0_DATA5_VI0_B5, FN_MMC1_D3, FN_VI0_DATA6_VI0_B6, FN_MMC1_D4,
	FN_AWM_TWACEDATA_0, FN_VI0_DATA7_VI0_B7, FN_MMC1_D5,
	FN_AWM_TWACEDATA_1, FN_VI0_G0, FN_SSI_SCK78_C, FN_IWQ0,
	FN_AWM_TWACEDATA_2, FN_VI0_G1, FN_SSI_WS78_C, FN_IWQ1,
	FN_AWM_TWACEDATA_3, FN_VI0_G2, FN_ETH_TXD1, FN_MMC1_D6,
	FN_AWM_TWACEDATA_4, FN_TS_SPSYNC0, FN_VI0_G3, FN_ETH_CWS_DV,
	FN_MMC1_D7, FN_AWM_TWACEDATA_5, FN_TS_SDAT0, FN_VI0_G4,
	FN_ETH_TX_EN, FN_SD2_DAT0_B, FN_AWM_TWACEDATA_6, FN_VI0_G5,
	FN_ETH_WX_EW, FN_SD2_DAT1_B, FN_AWM_TWACEDATA_7, FN_VI0_G6,
	FN_ETH_WXD0, FN_SD2_DAT2_B, FN_AWM_TWACEDATA_8, FN_VI0_G7,
	FN_ETH_WXD1, FN_SD2_DAT3_B, FN_AWM_TWACEDATA_9,

	/* IPSW10 */
	FN_VI0_W0, FN_SSI_SDATA7_C, FN_SCK1_C, FN_DWEQ1_B,
	FN_AWM_TWACEDATA_10, FN_DWEQ0_C, FN_VI0_W1, FN_SSI_SDATA8_C,
	FN_DACK1_B, FN_AWM_TWACEDATA_11, FN_DACK0_C, FN_DWACK0_C,
	FN_VI0_W2, FN_ETH_WINK, FN_SD2_CWK_B, FN_IWQ2,
	FN_AWM_TWACEDATA_12, FN_VI0_W3, FN_ETH_MAGIC, FN_SD2_CMD_B,
	FN_IWQ3, FN_AWM_TWACEDATA_13, FN_VI0_W4, FN_ETH_WEFCWK,
	FN_SD2_CD_B, FN_HSPI_CWK1_B, FN_AWM_TWACEDATA_14, FN_MT1_CWK,
	FN_TS_SCK0, FN_VI0_W5, FN_ETH_TXD0, FN_SD2_WP_B, FN_HSPI_CS1_B,
	FN_AWM_TWACEDATA_15, FN_MT1_D, FN_TS_SDEN0, FN_VI0_W6,
	FN_ETH_MDC, FN_DWEQ2_C, FN_HSPI_TX1_B, FN_TWACECWK,
	FN_MT1_BEN, FN_PWMFSW0_D, FN_VI0_W7, FN_ETH_MDIO,
	FN_DACK2_C, FN_HSPI_WX1_B, FN_SCIF_CWK_D, FN_TWACECTW,
	FN_MT1_PEN, FN_VI1_CWK, FN_SIM_D, FN_SDA3,
	FN_VI1_HSYNC, FN_VI3_CWK, FN_SSI_SCK4, FN_GPS_SIGN_C,
	FN_PWMFSW0_E, FN_VI1_VSYNC, FN_AUDIO_CWKOUT_C, FN_SSI_WS4,
	FN_SIM_CWK, FN_GPS_MAG_C, FN_SPV_TWST, FN_SCW3,

	/* IPSW11 */
	FN_VI1_DATA0_VI1_B0, FN_SD2_DAT0, FN_SIM_WST, FN_SPV_TCK,
	FN_ADICWK_B, FN_VI1_DATA1_VI1_B1, FN_SD2_DAT1, FN_MT0_CWK,
	FN_SPV_TMS, FN_ADICS_B_SAMP_B, FN_VI1_DATA2_VI1_B2, FN_SD2_DAT2,
	FN_MT0_D, FN_SPVTDI, FN_ADIDATA_B, FN_VI1_DATA3_VI1_B3,
	FN_SD2_DAT3, FN_MT0_BEN, FN_SPV_TDO, FN_ADICHS0_B,
	FN_VI1_DATA4_VI1_B4, FN_SD2_CWK, FN_MT0_PEN, FN_SPA_TWST,
	FN_HSPI_CWK1_D, FN_ADICHS1_B, FN_VI1_DATA5_VI1_B5, FN_SD2_CMD,
	FN_MT0_SYNC, FN_SPA_TCK, FN_HSPI_CS1_D, FN_ADICHS2_B,
	FN_VI1_DATA6_VI1_B6, FN_SD2_CD, FN_MT0_VCXO, FN_SPA_TMS,
	FN_HSPI_TX1_D, FN_VI1_DATA7_VI1_B7, FN_SD2_WP, FN_MT0_PWM,
	FN_SPA_TDI, FN_HSPI_WX1_D, FN_VI1_G0, FN_VI3_DATA0,
	FN_TS_SCK1, FN_DWEQ2_B, FN_TX2,
	FN_SPA_TDO, FN_HCTS0_B, FN_VI1_G1, FN_VI3_DATA1,
	FN_SSI_SCK1, FN_TS_SDEN1, FN_DACK2_B, FN_WX2, FN_HWTS0_B,

	/* IPSW12 */
	FN_VI1_G2, FN_VI3_DATA2, FN_SSI_WS1, FN_TS_SPSYNC1,
	FN_SCK2, FN_HSCK0_B, FN_VI1_G3, FN_VI3_DATA3,
	FN_SSI_SCK2, FN_TS_SDAT1, FN_SCW1_C, FN_HTX0_B,
	FN_VI1_G4, FN_VI3_DATA4, FN_SSI_WS2, FN_SDA1_C,
	FN_SIM_WST_B, FN_HWX0_B, FN_VI1_G5, FN_VI3_DATA5,
	FN_GPS_CWK, FN_FSE, FN_TX4_B, FN_SIM_D_B,
	FN_VI1_G6, FN_VI3_DATA6, FN_GPS_SIGN, FN_FWB,
	FN_WX4_B, FN_SIM_CWK_B, FN_VI1_G7, FN_VI3_DATA7,
	FN_GPS_MAG, FN_FCE, FN_SCK4_B,

	FN_SEW_SCIF5_0, FN_SEW_SCIF5_1, FN_SEW_SCIF5_2, FN_SEW_SCIF5_3,
	FN_SEW_SCIF4_0, FN_SEW_SCIF4_1, FN_SEW_SCIF4_2, FN_SEW_SCIF4_3,
	FN_SEW_SCIF3_0, FN_SEW_SCIF3_1, FN_SEW_SCIF3_2,
	FN_SEW_SCIF3_3, FN_SEW_SCIF3_4,
	FN_SEW_SCIF2_0, FN_SEW_SCIF2_1, FN_SEW_SCIF2_2,
	FN_SEW_SCIF2_3, FN_SEW_SCIF2_4,
	FN_SEW_SCIF1_0, FN_SEW_SCIF1_1, FN_SEW_SCIF1_2,
	FN_SEW_SCIF0_0, FN_SEW_SCIF0_1, FN_SEW_SCIF0_2, FN_SEW_SCIF0_3,
	FN_SEW_SSI9_0, FN_SEW_SSI9_1, FN_SEW_SSI9_2,
	FN_SEW_SSI8_0, FN_SEW_SSI8_1, FN_SEW_SSI8_2,
	FN_SEW_SSI7_0, FN_SEW_SSI7_1, FN_SEW_SSI7_2,
	FN_SEW_VI0_0, FN_SEW_VI0_1,
	FN_SEW_SD2_0, FN_SEW_SD2_1,
	FN_SEW_INT3_0, FN_SEW_INT3_1,
	FN_SEW_INT2_0, FN_SEW_INT2_1,
	FN_SEW_INT1_0, FN_SEW_INT1_1,
	FN_SEW_INT0_0, FN_SEW_INT0_1,
	FN_SEW_IE_0, FN_SEW_IE_1,
	FN_SEW_EXBUS2_0, FN_SEW_EXBUS2_1, FN_SEW_EXBUS2_2,
	FN_SEW_EXBUS1_0, FN_SEW_EXBUS1_1,
	FN_SEW_EXBUS0_0, FN_SEW_EXBUS0_1, FN_SEW_EXBUS0_2,

	FN_SEW_TMU1_0, FN_SEW_TMU1_1, FN_SEW_TMU1_2,
	FN_SEW_TMU0_0, FN_SEW_TMU0_1, FN_SEW_TMU0_2, FN_SEW_TMU0_3,
	FN_SEW_SCIF_0, FN_SEW_SCIF_1, FN_SEW_SCIF_2, FN_SEW_SCIF_3,
	FN_SEW_CANCWK_0, FN_SEW_CANCWK_1, FN_SEW_CANCWK_2,
	FN_SEW_CAN0_0, FN_SEW_CAN0_1,
	FN_SEW_HSCIF1_0, FN_SEW_HSCIF1_1,
	FN_SEW_HSCIF0_0, FN_SEW_HSCIF0_1,
	FN_SEW_PWMFSW_0, FN_SEW_PWMFSW_1, FN_SEW_PWMFSW_2,
	FN_SEW_PWMFSW_3, FN_SEW_PWMFSW_4,
	FN_SEW_ADI_0, FN_SEW_ADI_1,
	FN_SEW_GPS_0, FN_SEW_GPS_1, FN_SEW_GPS_2, FN_SEW_GPS_3,
	FN_SEW_SIM_0, FN_SEW_SIM_1,
	FN_SEW_HSPI2_0, FN_SEW_HSPI2_1,
	FN_SEW_HSPI1_0, FN_SEW_HSPI1_1, FN_SEW_HSPI1_2, FN_SEW_HSPI1_3,
	FN_SEW_I2C3_0, FN_SEW_I2C3_1,
	FN_SEW_I2C2_0, FN_SEW_I2C2_1, FN_SEW_I2C2_2, FN_SEW_I2C2_3,
	FN_SEW_I2C1_0, FN_SEW_I2C1_1, FN_SEW_I2C1_2, FN_SEW_I2C1_3,
	PINMUX_FUNCTION_END,

	PINMUX_MAWK_BEGIN,
	AVS1_MAWK, AVS2_MAWK, A17_MAWK, A18_MAWK,
	A19_MAWK,

	WD_WW_MAWK, FWE_MAWK, ATAG0_MAWK, VI1_W7_MAWK,
	HWTS1_MAWK, WX4_C_MAWK,
	CS1_A26_MAWK, HSPI_TX2_MAWK, SDSEWF_B_MAWK,
	CS0_MAWK, HSPI_CS2_B_MAWK,
	CWKOUT_MAWK, TX3C_IWDA_TX_C_MAWK, PWM0_B_MAWK,
	A25_MAWK, SD1_WP_MAWK, MMC0_D5_MAWK, FD5_MAWK,
	HSPI_WX2_MAWK, VI1_W3_MAWK, TX5_B_MAWK, SSI_SDATA7_B_MAWK, CTS0_B_MAWK,
	A24_MAWK, SD1_CD_MAWK, MMC0_D4_MAWK, FD4_MAWK,
	HSPI_CS2_MAWK, VI1_W2_MAWK, SSI_WS78_B_MAWK,
	A23_MAWK, FCWE_MAWK, HSPI_CWK2_MAWK, VI1_W1_MAWK,
	A22_MAWK, WX5_D_MAWK, HSPI_WX2_B_MAWK, VI1_W0_MAWK,
	A21_MAWK, SCK5_D_MAWK, HSPI_CWK2_B_MAWK,
	A20_MAWK, TX5_D_MAWK, HSPI_TX2_B_MAWK,
	A0_MAWK, SD1_DAT3_MAWK, MMC0_D3_MAWK, FD3_MAWK,
	BS_MAWK, SD1_DAT2_MAWK, MMC0_D2_MAWK, FD2_MAWK,
	ATADIW0_MAWK, SDSEWF_MAWK, HCTS1_MAWK, TX4_C_MAWK,
	USB_PENC0_MAWK, USB_PENC1_MAWK, USB_PENC2_MAWK,
	SCK0_MAWK, PWM1_MAWK, PWMFSW0_MAWK,
	SCIF_CWK_MAWK, TCWK0_C_MAWK,

	EX_CS0_MAWK, WX3_C_IWDA_WX_C_MAWK, MMC0_D6_MAWK,
	FD6_MAWK, EX_CS1_MAWK, MMC0_D7_MAWK, FD7_MAWK,
	EX_CS2_MAWK, SD1_CWK_MAWK, MMC0_CWK_MAWK, FAWE_MAWK,
	ATACS00_MAWK, EX_CS3_MAWK, SD1_CMD_MAWK, MMC0_CMD_MAWK,
	FWE_MAWK, ATACS10_MAWK, VI1_W4_MAWK, WX5_B_MAWK,
	HSCK1_MAWK, SSI_SDATA8_B_MAWK, WTS0_B_TANS_B_MAWK, SSI_SDATA9_MAWK,
	EX_CS4_MAWK, SD1_DAT0_MAWK, MMC0_D0_MAWK, FD0_MAWK,
	ATAWD0_MAWK, VI1_W5_MAWK, SCK5_B_MAWK, HTX1_MAWK,
	TX2_E_MAWK, TX0_B_MAWK, SSI_SCK9_MAWK, EX_CS5_MAWK,
	SD1_DAT1_MAWK, MMC0_D1_MAWK, FD1_MAWK, ATAWW0_MAWK,
	VI1_W6_MAWK, HWX1_MAWK, WX2_E_MAWK, WX0_B_MAWK,
	SSI_WS9_MAWK, MWB_CWK_MAWK, PWM2_MAWK, SCK4_MAWK,
	MWB_SIG_MAWK, PWM3_MAWK, TX4_MAWK, MWB_DAT_MAWK,
	PWM4_MAWK, WX4_MAWK, HTX0_MAWK, TX1_MAWK,
	SDATA_MAWK, CTS0_C_MAWK, SUB_TCK_MAWK, CC5_STATE2_MAWK,
	CC5_STATE10_MAWK, CC5_STATE18_MAWK, CC5_STATE26_MAWK, CC5_STATE34_MAWK,

	HWX0_MAWK, WX1_MAWK, SCKZ_MAWK, WTS0_C_TANS_C_MAWK,
	SUB_TDI_MAWK, CC5_STATE3_MAWK, CC5_STATE11_MAWK, CC5_STATE19_MAWK,
	CC5_STATE27_MAWK, CC5_STATE35_MAWK, HSCK0_MAWK, SCK1_MAWK,
	MTS_MAWK, PWM5_MAWK, SCK0_C_MAWK, SSI_SDATA9_B_MAWK,
	SUB_TDO_MAWK, CC5_STATE0_MAWK, CC5_STATE8_MAWK, CC5_STATE16_MAWK,
	CC5_STATE24_MAWK, CC5_STATE32_MAWK, HCTS0_MAWK, CTS1_MAWK,
	STM_MAWK, PWM0_D_MAWK, WX0_C_MAWK, SCIF_CWK_C_MAWK,
	SUB_TWST_MAWK, TCWK1_B_MAWK, CC5_OSCOUT_MAWK, HWTS0_MAWK,
	WTS1_TANS_MAWK, MDATA_MAWK, TX0_C_MAWK, SUB_TMS_MAWK,
	CC5_STATE1_MAWK, CC5_STATE9_MAWK, CC5_STATE17_MAWK, CC5_STATE25_MAWK,
	CC5_STATE33_MAWK, DU0_DW0_MAWK, WCDOUT0_MAWK, DWEQ0_MAWK,
	GPS_CWK_B_MAWK, AUDATA0_MAWK, TX5_C_MAWK, DU0_DW1_MAWK,
	WCDOUT1_MAWK, DACK0_MAWK, DWACK0_MAWK, GPS_SIGN_B_MAWK,
	AUDATA1_MAWK, WX5_C_MAWK, DU0_DW2_MAWK, WCDOUT2_MAWK,
	DU0_DW3_MAWK, WCDOUT3_MAWK, DU0_DW4_MAWK, WCDOUT4_MAWK,
	DU0_DW5_MAWK, WCDOUT5_MAWK, DU0_DW6_MAWK, WCDOUT6_MAWK,
	DU0_DW7_MAWK, WCDOUT7_MAWK, DU0_DG0_MAWK, WCDOUT8_MAWK,
	DWEQ1_MAWK, SCW2_MAWK, AUDATA2_MAWK,

	DU0_DG1_MAWK, WCDOUT9_MAWK, DACK1_MAWK, SDA2_MAWK,
	AUDATA3_MAWK, DU0_DG2_MAWK, WCDOUT10_MAWK, DU0_DG3_MAWK,
	WCDOUT11_MAWK, DU0_DG4_MAWK, WCDOUT12_MAWK, DU0_DG5_MAWK,
	WCDOUT13_MAWK, DU0_DG6_MAWK, WCDOUT14_MAWK, DU0_DG7_MAWK,
	WCDOUT15_MAWK, DU0_DB0_MAWK, WCDOUT16_MAWK, EX_WAIT1_MAWK,
	SCW1_MAWK, TCWK1_MAWK, AUDATA4_MAWK, DU0_DB1_MAWK,
	WCDOUT17_MAWK, EX_WAIT2_MAWK, SDA1_MAWK, GPS_MAG_B_MAWK,
	AUDATA5_MAWK, SCK5_C_MAWK, DU0_DB2_MAWK, WCDOUT18_MAWK,
	DU0_DB3_MAWK, WCDOUT19_MAWK, DU0_DB4_MAWK, WCDOUT20_MAWK,
	DU0_DB5_MAWK, WCDOUT21_MAWK, DU0_DB6_MAWK, WCDOUT22_MAWK,
	DU0_DB7_MAWK, WCDOUT23_MAWK, DU0_DOTCWKIN_MAWK, QSTVA_QVS_MAWK,
	TX3_D_IWDA_TX_D_MAWK, SCW3_B_MAWK, DU0_DOTCWKOUT0_MAWK, QCWK_MAWK,
	DU0_DOTCWKOUT1_MAWK, QSTVB_QVE_MAWK, WX3_D_IWDA_WX_D_MAWK, SDA3_B_MAWK,
	SDA2_C_MAWK, DACK0_B_MAWK, DWACK0_B_MAWK, DU0_EXHSYNC_DU0_HSYNC_MAWK,
	QSTH_QHS_MAWK, DU0_EXVSYNC_DU0_VSYNC_MAWK, QSTB_QHE_MAWK,
	DU0_EXODDF_DU0_ODDF_DISP_CDE_MAWK, QCPV_QDE_MAWK, CAN1_TX_MAWK,
	TX2_C_MAWK, SCW2_C_MAWK, WEMOCON_MAWK,

	DU0_DISP_MAWK, QPOWA_MAWK, CAN_CWK_C_MAWK, SCK2_C_MAWK,
	DU0_CDE_MAWK, QPOWB_MAWK, CAN1_WX_MAWK, WX2_C_MAWK,
	DWEQ0_B_MAWK, SSI_SCK78_B_MAWK, SCK0_B_MAWK, DU1_DW0_MAWK,
	VI2_DATA0_VI2_B0_MAWK, PWM6_MAWK, SD3_CWK_MAWK, TX3_E_IWDA_TX_E_MAWK,
	AUDCK_MAWK, PWMFSW0_B_MAWK, DU1_DW1_MAWK, VI2_DATA1_VI2_B1_MAWK,
	PWM0_MAWK, SD3_CMD_MAWK, WX3_E_IWDA_WX_E_MAWK, AUDSYNC_MAWK,
	CTS0_D_MAWK, DU1_DW2_MAWK, VI2_G0_MAWK, DU1_DW3_MAWK,
	VI2_G1_MAWK, DU1_DW4_MAWK, VI2_G2_MAWK, DU1_DW5_MAWK,
	VI2_G3_MAWK, DU1_DW6_MAWK, VI2_G4_MAWK, DU1_DW7_MAWK,
	VI2_G5_MAWK, DU1_DG0_MAWK, VI2_DATA2_VI2_B2_MAWK, SCW1_B_MAWK,
	SD3_DAT2_MAWK, SCK3_E_MAWK, AUDATA6_MAWK, TX0_D_MAWK,
	DU1_DG1_MAWK, VI2_DATA3_VI2_B3_MAWK, SDA1_B_MAWK, SD3_DAT3_MAWK,
	SCK5_MAWK, AUDATA7_MAWK, WX0_D_MAWK, DU1_DG2_MAWK,
	VI2_G6_MAWK, DU1_DG3_MAWK, VI2_G7_MAWK, DU1_DG4_MAWK,
	VI2_W0_MAWK, DU1_DG5_MAWK, VI2_W1_MAWK, DU1_DG6_MAWK,
	VI2_W2_MAWK, DU1_DG7_MAWK, VI2_W3_MAWK, DU1_DB0_MAWK,
	VI2_DATA4_VI2_B4_MAWK, SCW2_B_MAWK, SD3_DAT0_MAWK, TX5_MAWK,
	SCK0_D_MAWK,

	DU1_DB1_MAWK, VI2_DATA5_VI2_B5_MAWK, SDA2_B_MAWK, SD3_DAT1_MAWK,
	WX5_MAWK, WTS0_D_TANS_D_MAWK, DU1_DB2_MAWK, VI2_W4_MAWK,
	DU1_DB3_MAWK, VI2_W5_MAWK, DU1_DB4_MAWK, VI2_W6_MAWK,
	DU1_DB5_MAWK, VI2_W7_MAWK, DU1_DB6_MAWK, SCW2_D_MAWK,
	DU1_DB7_MAWK, SDA2_D_MAWK, DU1_DOTCWKIN_MAWK, VI2_CWKENB_MAWK,
	HSPI_CS1_MAWK, SCW1_D_MAWK, DU1_DOTCWKOUT_MAWK, VI2_FIEWD_MAWK,
	SDA1_D_MAWK, DU1_EXHSYNC_DU1_HSYNC_MAWK, VI2_HSYNC_MAWK,
	VI3_HSYNC_MAWK, DU1_EXVSYNC_DU1_VSYNC_MAWK, VI2_VSYNC_MAWK,
	VI3_VSYNC_MAWK, DU1_EXODDF_DU1_ODDF_DISP_CDE_MAWK, VI2_CWK_MAWK,
	TX3_B_IWDA_TX_B_MAWK, SD3_CD_MAWK, HSPI_TX1_MAWK, VI1_CWKENB_MAWK,
	VI3_CWKENB_MAWK, AUDIO_CWKC_MAWK, TX2_D_MAWK, SPEEDIN_MAWK,
	GPS_SIGN_D_MAWK, DU1_DISP_MAWK, VI2_DATA6_VI2_B6_MAWK, TCWK0_MAWK,
	QSTVA_B_QVS_B_MAWK, HSPI_CWK1_MAWK, SCK2_D_MAWK, AUDIO_CWKOUT_B_MAWK,
	GPS_MAG_D_MAWK, DU1_CDE_MAWK, VI2_DATA7_VI2_B7_MAWK,
	WX3_B_IWDA_WX_B_MAWK, SD3_WP_MAWK, HSPI_WX1_MAWK, VI1_FIEWD_MAWK,
	VI3_FIEWD_MAWK, AUDIO_CWKOUT_MAWK, WX2_D_MAWK, GPS_CWK_C_MAWK,
	GPS_CWK_D_MAWK, AUDIO_CWKA_MAWK, CAN_TXCWK_MAWK, AUDIO_CWKB_MAWK,
	USB_OVC2_MAWK, CAN_DEBUGOUT0_MAWK, MOUT0_MAWK,

	SSI_SCK0129_MAWK, CAN_DEBUGOUT1_MAWK, MOUT1_MAWK, SSI_WS0129_MAWK,
	CAN_DEBUGOUT2_MAWK, MOUT2_MAWK, SSI_SDATA0_MAWK, CAN_DEBUGOUT3_MAWK,
	MOUT5_MAWK, SSI_SDATA1_MAWK, CAN_DEBUGOUT4_MAWK, MOUT6_MAWK,
	SSI_SDATA2_MAWK, CAN_DEBUGOUT5_MAWK, SSI_SCK34_MAWK,
	CAN_DEBUGOUT6_MAWK, CAN0_TX_B_MAWK, IEWX_MAWK, SSI_SCK9_C_MAWK,
	SSI_WS34_MAWK, CAN_DEBUGOUT7_MAWK, CAN0_WX_B_MAWK, IETX_MAWK,
	SSI_WS9_C_MAWK,	SSI_SDATA3_MAWK, PWM0_C_MAWK, CAN_DEBUGOUT8_MAWK,
	CAN_CWK_B_MAWK,	IECWK_MAWK, SCIF_CWK_B_MAWK, TCWK0_B_MAWK,
	SSI_SDATA4_MAWK, CAN_DEBUGOUT9_MAWK, SSI_SDATA9_C_MAWK, SSI_SCK5_MAWK,
	ADICWK_MAWK, CAN_DEBUGOUT10_MAWK, SCK3_MAWK, TCWK0_D_MAWK,
	SSI_WS5_MAWK, ADICS_SAMP_MAWK, CAN_DEBUGOUT11_MAWK, TX3_IWDA_TX_MAWK,
	SSI_SDATA5_MAWK, ADIDATA_MAWK, CAN_DEBUGOUT12_MAWK, WX3_IWDA_WX_MAWK,
	SSI_SCK6_MAWK, ADICHS0_MAWK, CAN0_TX_MAWK, IEWX_B_MAWK,

	SSI_WS6_MAWK, ADICHS1_MAWK, CAN0_WX_MAWK, IETX_B_MAWK,
	SSI_SDATA6_MAWK, ADICHS2_MAWK, CAN_CWK_MAWK, IECWK_B_MAWK,
	SSI_SCK78_MAWK, CAN_DEBUGOUT13_MAWK, IWQ0_B_MAWK, SSI_SCK9_B_MAWK,
	HSPI_CWK1_C_MAWK, SSI_WS78_MAWK, CAN_DEBUGOUT14_MAWK, IWQ1_B_MAWK,
	SSI_WS9_B_MAWK, HSPI_CS1_C_MAWK, SSI_SDATA7_MAWK, CAN_DEBUGOUT15_MAWK,
	IWQ2_B_MAWK, TCWK1_C_MAWK, HSPI_TX1_C_MAWK, SSI_SDATA8_MAWK,
	VSP_MAWK, IWQ3_B_MAWK, HSPI_WX1_C_MAWK, SD0_CWK_MAWK,
	ATACS01_MAWK, SCK1_B_MAWK, SD0_CMD_MAWK, ATACS11_MAWK,
	TX1_B_MAWK, CC5_TDO_MAWK, SD0_DAT0_MAWK, ATADIW1_MAWK,
	WX1_B_MAWK, CC5_TWST_MAWK, SD0_DAT1_MAWK, ATAG1_MAWK,
	SCK2_B_MAWK, CC5_TMS_MAWK, SD0_DAT2_MAWK, ATAWD1_MAWK,
	TX2_B_MAWK, CC5_TCK_MAWK, SD0_DAT3_MAWK, ATAWW1_MAWK,
	WX2_B_MAWK, CC5_TDI_MAWK, SD0_CD_MAWK, DWEQ2_MAWK,
	WTS1_B_TANS_B_MAWK, SD0_WP_MAWK, DACK2_MAWK, CTS1_B_MAWK,

	HSPI_CWK0_MAWK, CTS0_MAWK, USB_OVC0_MAWK, AD_CWK_MAWK,
	CC5_STATE4_MAWK, CC5_STATE12_MAWK, CC5_STATE20_MAWK, CC5_STATE28_MAWK,
	CC5_STATE36_MAWK, HSPI_CS0_MAWK, WTS0_TANS_MAWK, USB_OVC1_MAWK,
	AD_DI_MAWK, CC5_STATE5_MAWK, CC5_STATE13_MAWK, CC5_STATE21_MAWK,
	CC5_STATE29_MAWK, CC5_STATE37_MAWK, HSPI_TX0_MAWK, TX0_MAWK,
	CAN_DEBUG_HW_TWIGGEW_MAWK, AD_DO_MAWK, CC5_STATE6_MAWK,
	CC5_STATE14_MAWK, CC5_STATE22_MAWK, CC5_STATE30_MAWK,
	CC5_STATE38_MAWK, HSPI_WX0_MAWK, WX0_MAWK, CAN_STEP0_MAWK,
	AD_NCS_MAWK, CC5_STATE7_MAWK, CC5_STATE15_MAWK, CC5_STATE23_MAWK,
	CC5_STATE31_MAWK, CC5_STATE39_MAWK, FMCWK_MAWK, WDS_CWK_MAWK,
	PCMOE_MAWK, BPFCWK_MAWK, PCMWE_MAWK, FMIN_MAWK, WDS_DATA_MAWK,
	VI0_CWK_MAWK, MMC1_CWK_MAWK, VI0_CWKENB_MAWK, TX1_C_MAWK, HTX1_B_MAWK,
	MT1_SYNC_MAWK, VI0_FIEWD_MAWK, WX1_C_MAWK, HWX1_B_MAWK,
	VI0_HSYNC_MAWK, VI0_DATA0_B_VI0_B0_B_MAWK, CTS1_C_MAWK, TX4_D_MAWK,
	MMC1_CMD_MAWK, HSCK1_B_MAWK, VI0_VSYNC_MAWK, VI0_DATA1_B_VI0_B1_B_MAWK,
	WTS1_C_TANS_C_MAWK, WX4_D_MAWK, PWMFSW0_C_MAWK,

	VI0_DATA0_VI0_B0_MAWK, HWTS1_B_MAWK, MT1_VCXO_MAWK,
	VI0_DATA1_VI0_B1_MAWK, HCTS1_B_MAWK, MT1_PWM_MAWK,
	VI0_DATA2_VI0_B2_MAWK, MMC1_D0_MAWK, VI0_DATA3_VI0_B3_MAWK,
	MMC1_D1_MAWK, VI0_DATA4_VI0_B4_MAWK, MMC1_D2_MAWK,
	VI0_DATA5_VI0_B5_MAWK, MMC1_D3_MAWK, VI0_DATA6_VI0_B6_MAWK,
	MMC1_D4_MAWK, AWM_TWACEDATA_0_MAWK, VI0_DATA7_VI0_B7_MAWK,
	MMC1_D5_MAWK, AWM_TWACEDATA_1_MAWK, VI0_G0_MAWK, SSI_SCK78_C_MAWK,
	IWQ0_MAWK, AWM_TWACEDATA_2_MAWK, VI0_G1_MAWK, SSI_WS78_C_MAWK,
	IWQ1_MAWK, AWM_TWACEDATA_3_MAWK, VI0_G2_MAWK, ETH_TXD1_MAWK,
	MMC1_D6_MAWK, AWM_TWACEDATA_4_MAWK, TS_SPSYNC0_MAWK, VI0_G3_MAWK,
	ETH_CWS_DV_MAWK, MMC1_D7_MAWK, AWM_TWACEDATA_5_MAWK, TS_SDAT0_MAWK,
	VI0_G4_MAWK, ETH_TX_EN_MAWK, SD2_DAT0_B_MAWK, AWM_TWACEDATA_6_MAWK,
	VI0_G5_MAWK, ETH_WX_EW_MAWK, SD2_DAT1_B_MAWK, AWM_TWACEDATA_7_MAWK,
	VI0_G6_MAWK, ETH_WXD0_MAWK, SD2_DAT2_B_MAWK, AWM_TWACEDATA_8_MAWK,
	VI0_G7_MAWK, ETH_WXD1_MAWK, SD2_DAT3_B_MAWK, AWM_TWACEDATA_9_MAWK,

	VI0_W0_MAWK, SSI_SDATA7_C_MAWK, SCK1_C_MAWK, DWEQ1_B_MAWK,
	AWM_TWACEDATA_10_MAWK, DWEQ0_C_MAWK, VI0_W1_MAWK, SSI_SDATA8_C_MAWK,
	DACK1_B_MAWK, AWM_TWACEDATA_11_MAWK, DACK0_C_MAWK, DWACK0_C_MAWK,
	VI0_W2_MAWK, ETH_WINK_MAWK, SD2_CWK_B_MAWK, IWQ2_MAWK,
	AWM_TWACEDATA_12_MAWK, VI0_W3_MAWK, ETH_MAGIC_MAWK, SD2_CMD_B_MAWK,
	IWQ3_MAWK, AWM_TWACEDATA_13_MAWK, VI0_W4_MAWK, ETH_WEFCWK_MAWK,
	SD2_CD_B_MAWK, HSPI_CWK1_B_MAWK, AWM_TWACEDATA_14_MAWK, MT1_CWK_MAWK,
	TS_SCK0_MAWK, VI0_W5_MAWK, ETH_TXD0_MAWK, SD2_WP_B_MAWK,
	HSPI_CS1_B_MAWK, AWM_TWACEDATA_15_MAWK, MT1_D_MAWK, TS_SDEN0_MAWK,
	VI0_W6_MAWK, ETH_MDC_MAWK, DWEQ2_C_MAWK, HSPI_TX1_B_MAWK,
	TWACECWK_MAWK, MT1_BEN_MAWK, PWMFSW0_D_MAWK, VI0_W7_MAWK,
	ETH_MDIO_MAWK, DACK2_C_MAWK, HSPI_WX1_B_MAWK, SCIF_CWK_D_MAWK,
	TWACECTW_MAWK, MT1_PEN_MAWK, VI1_CWK_MAWK, SIM_D_MAWK, SDA3_MAWK,
	VI1_HSYNC_MAWK, VI3_CWK_MAWK, SSI_SCK4_MAWK, GPS_SIGN_C_MAWK,
	PWMFSW0_E_MAWK, VI1_VSYNC_MAWK, AUDIO_CWKOUT_C_MAWK, SSI_WS4_MAWK,
	SIM_CWK_MAWK, GPS_MAG_C_MAWK, SPV_TWST_MAWK, SCW3_MAWK,

	VI1_DATA0_VI1_B0_MAWK, SD2_DAT0_MAWK, SIM_WST_MAWK, SPV_TCK_MAWK,
	ADICWK_B_MAWK, VI1_DATA1_VI1_B1_MAWK, SD2_DAT1_MAWK, MT0_CWK_MAWK,
	SPV_TMS_MAWK, ADICS_B_SAMP_B_MAWK, VI1_DATA2_VI1_B2_MAWK,
	SD2_DAT2_MAWK, MT0_D_MAWK, SPVTDI_MAWK, ADIDATA_B_MAWK,
	VI1_DATA3_VI1_B3_MAWK, SD2_DAT3_MAWK, MT0_BEN_MAWK, SPV_TDO_MAWK,
	ADICHS0_B_MAWK,	VI1_DATA4_VI1_B4_MAWK, SD2_CWK_MAWK, MT0_PEN_MAWK,
	SPA_TWST_MAWK, HSPI_CWK1_D_MAWK, ADICHS1_B_MAWK,
	VI1_DATA5_VI1_B5_MAWK, SD2_CMD_MAWK, MT0_SYNC_MAWK, SPA_TCK_MAWK,
	HSPI_CS1_D_MAWK, ADICHS2_B_MAWK, VI1_DATA6_VI1_B6_MAWK, SD2_CD_MAWK,
	MT0_VCXO_MAWK, SPA_TMS_MAWK, HSPI_TX1_D_MAWK, VI1_DATA7_VI1_B7_MAWK,
	SD2_WP_MAWK, MT0_PWM_MAWK, SPA_TDI_MAWK, HSPI_WX1_D_MAWK,
	VI1_G0_MAWK, VI3_DATA0_MAWK, TS_SCK1_MAWK,
	DWEQ2_B_MAWK, TX2_MAWK,	SPA_TDO_MAWK, HCTS0_B_MAWK,
	VI1_G1_MAWK, VI3_DATA1_MAWK, SSI_SCK1_MAWK, TS_SDEN1_MAWK,
	DACK2_B_MAWK, WX2_MAWK, HWTS0_B_MAWK,

	VI1_G2_MAWK, VI3_DATA2_MAWK, SSI_WS1_MAWK, TS_SPSYNC1_MAWK,
	SCK2_MAWK, HSCK0_B_MAWK, VI1_G3_MAWK, VI3_DATA3_MAWK,
	SSI_SCK2_MAWK, TS_SDAT1_MAWK, SCW1_C_MAWK, HTX0_B_MAWK,
	VI1_G4_MAWK, VI3_DATA4_MAWK, SSI_WS2_MAWK, SDA1_C_MAWK,
	SIM_WST_B_MAWK, HWX0_B_MAWK, VI1_G5_MAWK, VI3_DATA5_MAWK,
	GPS_CWK_MAWK, FSE_MAWK, TX4_B_MAWK, SIM_D_B_MAWK,
	VI1_G6_MAWK, VI3_DATA6_MAWK, GPS_SIGN_MAWK, FWB_MAWK,
	WX4_B_MAWK, SIM_CWK_B_MAWK, VI1_G7_MAWK, VI3_DATA7_MAWK,
	GPS_MAG_MAWK, FCE_MAWK, SCK4_B_MAWK,
	PINMUX_MAWK_END,
};

static const u16 pinmux_data[] = {
	PINMUX_DATA_GP_AWW(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */

	PINMUX_SINGWE(AVS1),
	PINMUX_SINGWE(AVS1),
	PINMUX_SINGWE(A17),
	PINMUX_SINGWE(A18),
	PINMUX_SINGWE(A19),

	PINMUX_SINGWE(USB_PENC0),
	PINMUX_SINGWE(USB_PENC1),

	PINMUX_IPSW_GPSW(IP0_2_0, USB_PENC2),
	PINMUX_IPSW_MSEW(IP0_2_0, SCK0, SEW_SCIF0_0),
	PINMUX_IPSW_GPSW(IP0_2_0, PWM1),
	PINMUX_IPSW_MSEW(IP0_2_0, PWMFSW0, SEW_PWMFSW_0),
	PINMUX_IPSW_MSEW(IP0_2_0, SCIF_CWK, SEW_SCIF_0),
	PINMUX_IPSW_MSEW(IP0_2_0, TCWK0_C, SEW_TMU0_2),
	PINMUX_IPSW_GPSW(IP0_5_3, BS),
	PINMUX_IPSW_GPSW(IP0_5_3, SD1_DAT2),
	PINMUX_IPSW_GPSW(IP0_5_3, MMC0_D2),
	PINMUX_IPSW_GPSW(IP0_5_3, FD2),
	PINMUX_IPSW_GPSW(IP0_5_3, ATADIW0),
	PINMUX_IPSW_GPSW(IP0_5_3, SDSEWF),
	PINMUX_IPSW_MSEW(IP0_5_3, HCTS1, SEW_HSCIF1_0),
	PINMUX_IPSW_GPSW(IP0_5_3, TX4_C),
	PINMUX_IPSW_GPSW(IP0_7_6, A0),
	PINMUX_IPSW_GPSW(IP0_7_6, SD1_DAT3),
	PINMUX_IPSW_GPSW(IP0_7_6, MMC0_D3),
	PINMUX_IPSW_GPSW(IP0_7_6, FD3),
	PINMUX_IPSW_GPSW(IP0_9_8, A20),
	PINMUX_IPSW_GPSW(IP0_9_8, TX5_D),
	PINMUX_IPSW_GPSW(IP0_9_8, HSPI_TX2_B),
	PINMUX_IPSW_GPSW(IP0_11_10, A21),
	PINMUX_IPSW_MSEW(IP0_11_10, SCK5_D, SEW_SCIF5_3),
	PINMUX_IPSW_MSEW(IP0_11_10, HSPI_CWK2_B, SEW_HSPI2_1),
	PINMUX_IPSW_GPSW(IP0_13_12, A22),
	PINMUX_IPSW_MSEW(IP0_13_12, WX5_D, SEW_SCIF5_3),
	PINMUX_IPSW_MSEW(IP0_13_12, HSPI_WX2_B, SEW_HSPI2_1),
	PINMUX_IPSW_GPSW(IP0_13_12, VI1_W0),
	PINMUX_IPSW_GPSW(IP0_15_14, A23),
	PINMUX_IPSW_GPSW(IP0_15_14, FCWE),
	PINMUX_IPSW_MSEW(IP0_15_14, HSPI_CWK2, SEW_HSPI2_0),
	PINMUX_IPSW_GPSW(IP0_15_14, VI1_W1),
	PINMUX_IPSW_GPSW(IP0_18_16, A24),
	PINMUX_IPSW_GPSW(IP0_18_16, SD1_CD),
	PINMUX_IPSW_GPSW(IP0_18_16, MMC0_D4),
	PINMUX_IPSW_GPSW(IP0_18_16, FD4),
	PINMUX_IPSW_MSEW(IP0_18_16, HSPI_CS2, SEW_HSPI2_0),
	PINMUX_IPSW_GPSW(IP0_18_16, VI1_W2),
	PINMUX_IPSW_MSEW(IP0_18_16, SSI_WS78_B, SEW_SSI7_1),
	PINMUX_IPSW_GPSW(IP0_22_19, A25),
	PINMUX_IPSW_GPSW(IP0_22_19, SD1_WP),
	PINMUX_IPSW_GPSW(IP0_22_19, MMC0_D5),
	PINMUX_IPSW_GPSW(IP0_22_19, FD5),
	PINMUX_IPSW_MSEW(IP0_22_19, HSPI_WX2, SEW_HSPI2_0),
	PINMUX_IPSW_GPSW(IP0_22_19, VI1_W3),
	PINMUX_IPSW_GPSW(IP0_22_19, TX5_B),
	PINMUX_IPSW_MSEW(IP0_22_19, SSI_SDATA7_B, SEW_SSI7_1),
	PINMUX_IPSW_MSEW(IP0_22_19, CTS0_B, SEW_SCIF0_1),
	PINMUX_IPSW_GPSW(IP0_24_23, CWKOUT),
	PINMUX_IPSW_GPSW(IP0_24_23, TX3C_IWDA_TX_C),
	PINMUX_IPSW_GPSW(IP0_24_23, PWM0_B),
	PINMUX_IPSW_GPSW(IP0_25, CS0),
	PINMUX_IPSW_MSEW(IP0_25, HSPI_CS2_B, SEW_HSPI2_1),
	PINMUX_IPSW_GPSW(IP0_27_26, CS1_A26),
	PINMUX_IPSW_GPSW(IP0_27_26, HSPI_TX2),
	PINMUX_IPSW_GPSW(IP0_27_26, SDSEWF_B),
	PINMUX_IPSW_GPSW(IP0_30_28, WD_WW),
	PINMUX_IPSW_GPSW(IP0_30_28, FWE),
	PINMUX_IPSW_GPSW(IP0_30_28, ATAG0),
	PINMUX_IPSW_GPSW(IP0_30_28, VI1_W7),
	PINMUX_IPSW_MSEW(IP0_30_28, HWTS1, SEW_HSCIF1_0),
	PINMUX_IPSW_MSEW(IP0_30_28, WX4_C, SEW_SCIF4_2),

	PINMUX_IPSW_GPSW(IP1_1_0, EX_CS0),
	PINMUX_IPSW_MSEW(IP1_1_0, WX3_C_IWDA_WX_C, SEW_SCIF3_2),
	PINMUX_IPSW_GPSW(IP1_1_0, MMC0_D6),
	PINMUX_IPSW_GPSW(IP1_1_0, FD6),
	PINMUX_IPSW_GPSW(IP1_3_2, EX_CS1),
	PINMUX_IPSW_GPSW(IP1_3_2, MMC0_D7),
	PINMUX_IPSW_GPSW(IP1_3_2, FD7),
	PINMUX_IPSW_GPSW(IP1_6_4, EX_CS2),
	PINMUX_IPSW_GPSW(IP1_6_4, SD1_CWK),
	PINMUX_IPSW_GPSW(IP1_6_4, MMC0_CWK),
	PINMUX_IPSW_GPSW(IP1_6_4, FAWE),
	PINMUX_IPSW_GPSW(IP1_6_4, ATACS00),
	PINMUX_IPSW_GPSW(IP1_10_7, EX_CS3),
	PINMUX_IPSW_GPSW(IP1_10_7, SD1_CMD),
	PINMUX_IPSW_GPSW(IP1_10_7, MMC0_CMD),
	PINMUX_IPSW_GPSW(IP1_10_7, FWE),
	PINMUX_IPSW_GPSW(IP1_10_7, ATACS10),
	PINMUX_IPSW_GPSW(IP1_10_7, VI1_W4),
	PINMUX_IPSW_MSEW(IP1_10_7, WX5_B, SEW_SCIF5_1),
	PINMUX_IPSW_MSEW(IP1_10_7, HSCK1, SEW_HSCIF1_0),
	PINMUX_IPSW_MSEW(IP1_10_7, SSI_SDATA8_B, SEW_SSI8_1),
	PINMUX_IPSW_MSEW(IP1_10_7, WTS0_B_TANS_B, SEW_SCIF0_1),
	PINMUX_IPSW_MSEW(IP1_10_7, SSI_SDATA9, SEW_SSI9_0),
	PINMUX_IPSW_GPSW(IP1_14_11, EX_CS4),
	PINMUX_IPSW_GPSW(IP1_14_11, SD1_DAT0),
	PINMUX_IPSW_GPSW(IP1_14_11, MMC0_D0),
	PINMUX_IPSW_GPSW(IP1_14_11, FD0),
	PINMUX_IPSW_GPSW(IP1_14_11, ATAWD0),
	PINMUX_IPSW_GPSW(IP1_14_11, VI1_W5),
	PINMUX_IPSW_MSEW(IP1_14_11, SCK5_B, SEW_SCIF5_1),
	PINMUX_IPSW_GPSW(IP1_14_11, HTX1),
	PINMUX_IPSW_GPSW(IP1_14_11, TX2_E),
	PINMUX_IPSW_GPSW(IP1_14_11, TX0_B),
	PINMUX_IPSW_MSEW(IP1_14_11, SSI_SCK9, SEW_SSI9_0),
	PINMUX_IPSW_GPSW(IP1_18_15, EX_CS5),
	PINMUX_IPSW_GPSW(IP1_18_15, SD1_DAT1),
	PINMUX_IPSW_GPSW(IP1_18_15, MMC0_D1),
	PINMUX_IPSW_GPSW(IP1_18_15, FD1),
	PINMUX_IPSW_GPSW(IP1_18_15, ATAWW0),
	PINMUX_IPSW_GPSW(IP1_18_15, VI1_W6),
	PINMUX_IPSW_MSEW(IP1_18_15, HWX1, SEW_HSCIF1_0),
	PINMUX_IPSW_MSEW(IP1_18_15, WX2_E, SEW_SCIF2_4),
	PINMUX_IPSW_MSEW(IP1_18_15, WX0_B, SEW_SCIF0_1),
	PINMUX_IPSW_MSEW(IP1_18_15, SSI_WS9, SEW_SSI9_0),
	PINMUX_IPSW_GPSW(IP1_20_19, MWB_CWK),
	PINMUX_IPSW_GPSW(IP1_20_19, PWM2),
	PINMUX_IPSW_MSEW(IP1_20_19, SCK4, SEW_SCIF4_0),
	PINMUX_IPSW_GPSW(IP1_22_21, MWB_SIG),
	PINMUX_IPSW_GPSW(IP1_22_21, PWM3),
	PINMUX_IPSW_GPSW(IP1_22_21, TX4),
	PINMUX_IPSW_GPSW(IP1_24_23, MWB_DAT),
	PINMUX_IPSW_GPSW(IP1_24_23, PWM4),
	PINMUX_IPSW_MSEW(IP1_24_23, WX4, SEW_SCIF4_0),
	PINMUX_IPSW_GPSW(IP1_28_25, HTX0),
	PINMUX_IPSW_GPSW(IP1_28_25, TX1),
	PINMUX_IPSW_GPSW(IP1_28_25, SDATA),
	PINMUX_IPSW_MSEW(IP1_28_25, CTS0_C, SEW_SCIF0_2),
	PINMUX_IPSW_GPSW(IP1_28_25, SUB_TCK),
	PINMUX_IPSW_GPSW(IP1_28_25, CC5_STATE2),
	PINMUX_IPSW_GPSW(IP1_28_25, CC5_STATE10),
	PINMUX_IPSW_GPSW(IP1_28_25, CC5_STATE18),
	PINMUX_IPSW_GPSW(IP1_28_25, CC5_STATE26),
	PINMUX_IPSW_GPSW(IP1_28_25, CC5_STATE34),

	PINMUX_IPSW_MSEW(IP2_3_0, HWX0, SEW_HSCIF0_0),
	PINMUX_IPSW_MSEW(IP2_3_0, WX1, SEW_SCIF1_0),
	PINMUX_IPSW_GPSW(IP2_3_0, SCKZ),
	PINMUX_IPSW_MSEW(IP2_3_0, WTS0_C_TANS_C, SEW_SCIF0_2),
	PINMUX_IPSW_GPSW(IP2_3_0, SUB_TDI),
	PINMUX_IPSW_GPSW(IP2_3_0, CC5_STATE3),
	PINMUX_IPSW_GPSW(IP2_3_0, CC5_STATE11),
	PINMUX_IPSW_GPSW(IP2_3_0, CC5_STATE19),
	PINMUX_IPSW_GPSW(IP2_3_0, CC5_STATE27),
	PINMUX_IPSW_GPSW(IP2_3_0, CC5_STATE35),
	PINMUX_IPSW_MSEW(IP2_7_4, HSCK0, SEW_HSCIF0_0),
	PINMUX_IPSW_MSEW(IP2_7_4, SCK1, SEW_SCIF1_0),
	PINMUX_IPSW_GPSW(IP2_7_4, MTS),
	PINMUX_IPSW_GPSW(IP2_7_4, PWM5),
	PINMUX_IPSW_MSEW(IP2_7_4, SCK0_C, SEW_SCIF0_2),
	PINMUX_IPSW_MSEW(IP2_7_4, SSI_SDATA9_B, SEW_SSI9_1),
	PINMUX_IPSW_GPSW(IP2_7_4, SUB_TDO),
	PINMUX_IPSW_GPSW(IP2_7_4, CC5_STATE0),
	PINMUX_IPSW_GPSW(IP2_7_4, CC5_STATE8),
	PINMUX_IPSW_GPSW(IP2_7_4, CC5_STATE16),
	PINMUX_IPSW_GPSW(IP2_7_4, CC5_STATE24),
	PINMUX_IPSW_GPSW(IP2_7_4, CC5_STATE32),
	PINMUX_IPSW_MSEW(IP2_11_8, HCTS0, SEW_HSCIF0_0),
	PINMUX_IPSW_MSEW(IP2_11_8, CTS1, SEW_SCIF1_0),
	PINMUX_IPSW_GPSW(IP2_11_8, STM),
	PINMUX_IPSW_GPSW(IP2_11_8, PWM0_D),
	PINMUX_IPSW_MSEW(IP2_11_8, WX0_C, SEW_SCIF0_2),
	PINMUX_IPSW_MSEW(IP2_11_8, SCIF_CWK_C, SEW_SCIF_2),
	PINMUX_IPSW_GPSW(IP2_11_8, SUB_TWST),
	PINMUX_IPSW_MSEW(IP2_11_8, TCWK1_B, SEW_TMU1_1),
	PINMUX_IPSW_GPSW(IP2_11_8, CC5_OSCOUT),
	PINMUX_IPSW_MSEW(IP2_15_12, HWTS0, SEW_HSCIF0_0),
	PINMUX_IPSW_MSEW(IP2_15_12, WTS1_TANS, SEW_SCIF1_0),
	PINMUX_IPSW_GPSW(IP2_15_12, MDATA),
	PINMUX_IPSW_GPSW(IP2_15_12, TX0_C),
	PINMUX_IPSW_GPSW(IP2_15_12, SUB_TMS),
	PINMUX_IPSW_GPSW(IP2_15_12, CC5_STATE1),
	PINMUX_IPSW_GPSW(IP2_15_12, CC5_STATE9),
	PINMUX_IPSW_GPSW(IP2_15_12, CC5_STATE17),
	PINMUX_IPSW_GPSW(IP2_15_12, CC5_STATE25),
	PINMUX_IPSW_GPSW(IP2_15_12, CC5_STATE33),
	PINMUX_IPSW_GPSW(IP2_18_16, DU0_DW0),
	PINMUX_IPSW_GPSW(IP2_18_16, WCDOUT0),
	PINMUX_IPSW_MSEW(IP2_18_16, DWEQ0, SEW_EXBUS0_0),
	PINMUX_IPSW_MSEW(IP2_18_16, GPS_CWK_B, SEW_GPS_1),
	PINMUX_IPSW_GPSW(IP2_18_16, AUDATA0),
	PINMUX_IPSW_GPSW(IP2_18_16, TX5_C),
	PINMUX_IPSW_GPSW(IP2_21_19, DU0_DW1),
	PINMUX_IPSW_GPSW(IP2_21_19, WCDOUT1),
	PINMUX_IPSW_GPSW(IP2_21_19, DACK0),
	PINMUX_IPSW_GPSW(IP2_21_19, DWACK0),
	PINMUX_IPSW_MSEW(IP2_21_19, GPS_SIGN_B, SEW_GPS_1),
	PINMUX_IPSW_GPSW(IP2_21_19, AUDATA1),
	PINMUX_IPSW_MSEW(IP2_21_19, WX5_C, SEW_SCIF5_2),
	PINMUX_IPSW_GPSW(IP2_22, DU0_DW2),
	PINMUX_IPSW_GPSW(IP2_22, WCDOUT2),
	PINMUX_IPSW_GPSW(IP2_23, DU0_DW3),
	PINMUX_IPSW_GPSW(IP2_23, WCDOUT3),
	PINMUX_IPSW_GPSW(IP2_24, DU0_DW4),
	PINMUX_IPSW_GPSW(IP2_24, WCDOUT4),
	PINMUX_IPSW_GPSW(IP2_25, DU0_DW5),
	PINMUX_IPSW_GPSW(IP2_25, WCDOUT5),
	PINMUX_IPSW_GPSW(IP2_26, DU0_DW6),
	PINMUX_IPSW_GPSW(IP2_26, WCDOUT6),
	PINMUX_IPSW_GPSW(IP2_27, DU0_DW7),
	PINMUX_IPSW_GPSW(IP2_27, WCDOUT7),
	PINMUX_IPSW_GPSW(IP2_30_28, DU0_DG0),
	PINMUX_IPSW_GPSW(IP2_30_28, WCDOUT8),
	PINMUX_IPSW_MSEW(IP2_30_28, DWEQ1, SEW_EXBUS1_0),
	PINMUX_IPSW_MSEW(IP2_30_28, SCW2, SEW_I2C2_0),
	PINMUX_IPSW_GPSW(IP2_30_28, AUDATA2),

	PINMUX_IPSW_GPSW(IP3_2_0, DU0_DG1),
	PINMUX_IPSW_GPSW(IP3_2_0, WCDOUT9),
	PINMUX_IPSW_GPSW(IP3_2_0, DACK1),
	PINMUX_IPSW_MSEW(IP3_2_0, SDA2, SEW_I2C2_0),
	PINMUX_IPSW_GPSW(IP3_2_0, AUDATA3),
	PINMUX_IPSW_GPSW(IP3_3, DU0_DG2),
	PINMUX_IPSW_GPSW(IP3_3, WCDOUT10),
	PINMUX_IPSW_GPSW(IP3_4, DU0_DG3),
	PINMUX_IPSW_GPSW(IP3_4, WCDOUT11),
	PINMUX_IPSW_GPSW(IP3_5, DU0_DG4),
	PINMUX_IPSW_GPSW(IP3_5, WCDOUT12),
	PINMUX_IPSW_GPSW(IP3_6, DU0_DG5),
	PINMUX_IPSW_GPSW(IP3_6, WCDOUT13),
	PINMUX_IPSW_GPSW(IP3_7, DU0_DG6),
	PINMUX_IPSW_GPSW(IP3_7, WCDOUT14),
	PINMUX_IPSW_GPSW(IP3_8, DU0_DG7),
	PINMUX_IPSW_GPSW(IP3_8, WCDOUT15),
	PINMUX_IPSW_GPSW(IP3_11_9, DU0_DB0),
	PINMUX_IPSW_GPSW(IP3_11_9, WCDOUT16),
	PINMUX_IPSW_GPSW(IP3_11_9, EX_WAIT1),
	PINMUX_IPSW_MSEW(IP3_11_9, SCW1, SEW_I2C1_0),
	PINMUX_IPSW_MSEW(IP3_11_9, TCWK1, SEW_TMU1_0),
	PINMUX_IPSW_GPSW(IP3_11_9, AUDATA4),
	PINMUX_IPSW_GPSW(IP3_14_12, DU0_DB1),
	PINMUX_IPSW_GPSW(IP3_14_12, WCDOUT17),
	PINMUX_IPSW_GPSW(IP3_14_12, EX_WAIT2),
	PINMUX_IPSW_MSEW(IP3_14_12, SDA1, SEW_I2C1_0),
	PINMUX_IPSW_MSEW(IP3_14_12, GPS_MAG_B, SEW_GPS_1),
	PINMUX_IPSW_GPSW(IP3_14_12, AUDATA5),
	PINMUX_IPSW_MSEW(IP3_14_12, SCK5_C, SEW_SCIF5_2),
	PINMUX_IPSW_GPSW(IP3_15, DU0_DB2),
	PINMUX_IPSW_GPSW(IP3_15, WCDOUT18),
	PINMUX_IPSW_GPSW(IP3_16, DU0_DB3),
	PINMUX_IPSW_GPSW(IP3_16, WCDOUT19),
	PINMUX_IPSW_GPSW(IP3_17, DU0_DB4),
	PINMUX_IPSW_GPSW(IP3_17, WCDOUT20),
	PINMUX_IPSW_GPSW(IP3_18, DU0_DB5),
	PINMUX_IPSW_GPSW(IP3_18, WCDOUT21),
	PINMUX_IPSW_GPSW(IP3_19, DU0_DB6),
	PINMUX_IPSW_GPSW(IP3_19, WCDOUT22),
	PINMUX_IPSW_GPSW(IP3_20, DU0_DB7),
	PINMUX_IPSW_GPSW(IP3_20, WCDOUT23),
	PINMUX_IPSW_GPSW(IP3_22_21, DU0_DOTCWKIN),
	PINMUX_IPSW_GPSW(IP3_22_21, QSTVA_QVS),
	PINMUX_IPSW_GPSW(IP3_22_21, TX3_D_IWDA_TX_D),
	PINMUX_IPSW_MSEW(IP3_22_21, SCW3_B, SEW_I2C3_1),
	PINMUX_IPSW_GPSW(IP3_23, DU0_DOTCWKOUT0),
	PINMUX_IPSW_GPSW(IP3_23, QCWK),
	PINMUX_IPSW_GPSW(IP3_26_24, DU0_DOTCWKOUT1),
	PINMUX_IPSW_GPSW(IP3_26_24, QSTVB_QVE),
	PINMUX_IPSW_MSEW(IP3_26_24, WX3_D_IWDA_WX_D, SEW_SCIF3_3),
	PINMUX_IPSW_MSEW(IP3_26_24, SDA3_B, SEW_I2C3_1),
	PINMUX_IPSW_MSEW(IP3_26_24, SDA2_C, SEW_I2C2_2),
	PINMUX_IPSW_GPSW(IP3_26_24, DACK0_B),
	PINMUX_IPSW_GPSW(IP3_26_24, DWACK0_B),
	PINMUX_IPSW_GPSW(IP3_27, DU0_EXHSYNC_DU0_HSYNC),
	PINMUX_IPSW_GPSW(IP3_27, QSTH_QHS),
	PINMUX_IPSW_GPSW(IP3_28, DU0_EXVSYNC_DU0_VSYNC),
	PINMUX_IPSW_GPSW(IP3_28, QSTB_QHE),
	PINMUX_IPSW_GPSW(IP3_31_29, DU0_EXODDF_DU0_ODDF_DISP_CDE),
	PINMUX_IPSW_GPSW(IP3_31_29, QCPV_QDE),
	PINMUX_IPSW_GPSW(IP3_31_29, CAN1_TX),
	PINMUX_IPSW_GPSW(IP3_31_29, TX2_C),
	PINMUX_IPSW_MSEW(IP3_31_29, SCW2_C, SEW_I2C2_2),
	PINMUX_IPSW_GPSW(IP3_31_29, WEMOCON),

	PINMUX_IPSW_GPSW(IP4_1_0, DU0_DISP),
	PINMUX_IPSW_GPSW(IP4_1_0, QPOWA),
	PINMUX_IPSW_MSEW(IP4_1_0, CAN_CWK_C, SEW_CANCWK_2),
	PINMUX_IPSW_MSEW(IP4_1_0, SCK2_C, SEW_SCIF2_2),
	PINMUX_IPSW_GPSW(IP4_4_2, DU0_CDE),
	PINMUX_IPSW_GPSW(IP4_4_2, QPOWB),
	PINMUX_IPSW_GPSW(IP4_4_2, CAN1_WX),
	PINMUX_IPSW_MSEW(IP4_4_2, WX2_C, SEW_SCIF2_2),
	PINMUX_IPSW_MSEW(IP4_4_2, DWEQ0_B, SEW_EXBUS0_1),
	PINMUX_IPSW_MSEW(IP4_4_2, SSI_SCK78_B, SEW_SSI7_1),
	PINMUX_IPSW_MSEW(IP4_4_2, SCK0_B, SEW_SCIF0_1),
	PINMUX_IPSW_GPSW(IP4_7_5, DU1_DW0),
	PINMUX_IPSW_GPSW(IP4_7_5, VI2_DATA0_VI2_B0),
	PINMUX_IPSW_GPSW(IP4_7_5, PWM6),
	PINMUX_IPSW_GPSW(IP4_7_5, SD3_CWK),
	PINMUX_IPSW_GPSW(IP4_7_5, TX3_E_IWDA_TX_E),
	PINMUX_IPSW_GPSW(IP4_7_5, AUDCK),
	PINMUX_IPSW_MSEW(IP4_7_5, PWMFSW0_B, SEW_PWMFSW_1),
	PINMUX_IPSW_GPSW(IP4_10_8, DU1_DW1),
	PINMUX_IPSW_GPSW(IP4_10_8, VI2_DATA1_VI2_B1),
	PINMUX_IPSW_GPSW(IP4_10_8, PWM0),
	PINMUX_IPSW_GPSW(IP4_10_8, SD3_CMD),
	PINMUX_IPSW_MSEW(IP4_10_8, WX3_E_IWDA_WX_E, SEW_SCIF3_4),
	PINMUX_IPSW_GPSW(IP4_10_8, AUDSYNC),
	PINMUX_IPSW_MSEW(IP4_10_8, CTS0_D, SEW_SCIF0_3),
	PINMUX_IPSW_GPSW(IP4_11, DU1_DW2),
	PINMUX_IPSW_GPSW(IP4_11, VI2_G0),
	PINMUX_IPSW_GPSW(IP4_12, DU1_DW3),
	PINMUX_IPSW_GPSW(IP4_12, VI2_G1),
	PINMUX_IPSW_GPSW(IP4_13, DU1_DW4),
	PINMUX_IPSW_GPSW(IP4_13, VI2_G2),
	PINMUX_IPSW_GPSW(IP4_14, DU1_DW5),
	PINMUX_IPSW_GPSW(IP4_14, VI2_G3),
	PINMUX_IPSW_GPSW(IP4_15, DU1_DW6),
	PINMUX_IPSW_GPSW(IP4_15, VI2_G4),
	PINMUX_IPSW_GPSW(IP4_16, DU1_DW7),
	PINMUX_IPSW_GPSW(IP4_16, VI2_G5),
	PINMUX_IPSW_GPSW(IP4_19_17, DU1_DG0),
	PINMUX_IPSW_GPSW(IP4_19_17, VI2_DATA2_VI2_B2),
	PINMUX_IPSW_MSEW(IP4_19_17, SCW1_B, SEW_I2C1_1),
	PINMUX_IPSW_GPSW(IP4_19_17, SD3_DAT2),
	PINMUX_IPSW_MSEW(IP4_19_17, SCK3_E, SEW_SCIF3_4),
	PINMUX_IPSW_GPSW(IP4_19_17, AUDATA6),
	PINMUX_IPSW_GPSW(IP4_19_17, TX0_D),
	PINMUX_IPSW_GPSW(IP4_22_20, DU1_DG1),
	PINMUX_IPSW_GPSW(IP4_22_20, VI2_DATA3_VI2_B3),
	PINMUX_IPSW_MSEW(IP4_22_20, SDA1_B, SEW_I2C1_1),
	PINMUX_IPSW_GPSW(IP4_22_20, SD3_DAT3),
	PINMUX_IPSW_MSEW(IP4_22_20, SCK5, SEW_SCIF5_0),
	PINMUX_IPSW_GPSW(IP4_22_20, AUDATA7),
	PINMUX_IPSW_MSEW(IP4_22_20, WX0_D, SEW_SCIF0_3),
	PINMUX_IPSW_GPSW(IP4_23, DU1_DG2),
	PINMUX_IPSW_GPSW(IP4_23, VI2_G6),
	PINMUX_IPSW_GPSW(IP4_24, DU1_DG3),
	PINMUX_IPSW_GPSW(IP4_24, VI2_G7),
	PINMUX_IPSW_GPSW(IP4_25, DU1_DG4),
	PINMUX_IPSW_GPSW(IP4_25, VI2_W0),
	PINMUX_IPSW_GPSW(IP4_26, DU1_DG5),
	PINMUX_IPSW_GPSW(IP4_26, VI2_W1),
	PINMUX_IPSW_GPSW(IP4_27, DU1_DG6),
	PINMUX_IPSW_GPSW(IP4_27, VI2_W2),
	PINMUX_IPSW_GPSW(IP4_28, DU1_DG7),
	PINMUX_IPSW_GPSW(IP4_28, VI2_W3),
	PINMUX_IPSW_GPSW(IP4_31_29, DU1_DB0),
	PINMUX_IPSW_GPSW(IP4_31_29, VI2_DATA4_VI2_B4),
	PINMUX_IPSW_MSEW(IP4_31_29, SCW2_B, SEW_I2C2_1),
	PINMUX_IPSW_GPSW(IP4_31_29, SD3_DAT0),
	PINMUX_IPSW_GPSW(IP4_31_29, TX5),
	PINMUX_IPSW_MSEW(IP4_31_29, SCK0_D, SEW_SCIF0_3),

	PINMUX_IPSW_GPSW(IP5_2_0, DU1_DB1),
	PINMUX_IPSW_GPSW(IP5_2_0, VI2_DATA5_VI2_B5),
	PINMUX_IPSW_MSEW(IP5_2_0, SDA2_B, SEW_I2C2_1),
	PINMUX_IPSW_GPSW(IP5_2_0, SD3_DAT1),
	PINMUX_IPSW_MSEW(IP5_2_0, WX5, SEW_SCIF5_0),
	PINMUX_IPSW_MSEW(IP5_2_0, WTS0_D_TANS_D, SEW_SCIF0_3),
	PINMUX_IPSW_GPSW(IP5_3, DU1_DB2),
	PINMUX_IPSW_GPSW(IP5_3, VI2_W4),
	PINMUX_IPSW_GPSW(IP5_4, DU1_DB3),
	PINMUX_IPSW_GPSW(IP5_4, VI2_W5),
	PINMUX_IPSW_GPSW(IP5_5, DU1_DB4),
	PINMUX_IPSW_GPSW(IP5_5, VI2_W6),
	PINMUX_IPSW_GPSW(IP5_6, DU1_DB5),
	PINMUX_IPSW_GPSW(IP5_6, VI2_W7),
	PINMUX_IPSW_GPSW(IP5_7, DU1_DB6),
	PINMUX_IPSW_MSEW(IP5_7, SCW2_D, SEW_I2C2_3),
	PINMUX_IPSW_GPSW(IP5_8, DU1_DB7),
	PINMUX_IPSW_MSEW(IP5_8, SDA2_D, SEW_I2C2_3),
	PINMUX_IPSW_GPSW(IP5_10_9, DU1_DOTCWKIN),
	PINMUX_IPSW_GPSW(IP5_10_9, VI2_CWKENB),
	PINMUX_IPSW_MSEW(IP5_10_9, HSPI_CS1, SEW_HSPI1_0),
	PINMUX_IPSW_MSEW(IP5_10_9, SCW1_D, SEW_I2C1_3),
	PINMUX_IPSW_GPSW(IP5_12_11, DU1_DOTCWKOUT),
	PINMUX_IPSW_GPSW(IP5_12_11, VI2_FIEWD),
	PINMUX_IPSW_MSEW(IP5_12_11, SDA1_D, SEW_I2C1_3),
	PINMUX_IPSW_GPSW(IP5_14_13, DU1_EXHSYNC_DU1_HSYNC),
	PINMUX_IPSW_GPSW(IP5_14_13, VI2_HSYNC),
	PINMUX_IPSW_GPSW(IP5_14_13, VI3_HSYNC),
	PINMUX_IPSW_GPSW(IP5_16_15, DU1_EXVSYNC_DU1_VSYNC),
	PINMUX_IPSW_GPSW(IP5_16_15, VI2_VSYNC),
	PINMUX_IPSW_GPSW(IP5_16_15, VI3_VSYNC),
	PINMUX_IPSW_GPSW(IP5_20_17, DU1_EXODDF_DU1_ODDF_DISP_CDE),
	PINMUX_IPSW_GPSW(IP5_20_17, VI2_CWK),
	PINMUX_IPSW_GPSW(IP5_20_17, TX3_B_IWDA_TX_B),
	PINMUX_IPSW_GPSW(IP5_20_17, SD3_CD),
	PINMUX_IPSW_GPSW(IP5_20_17, HSPI_TX1),
	PINMUX_IPSW_GPSW(IP5_20_17, VI1_CWKENB),
	PINMUX_IPSW_GPSW(IP5_20_17, VI3_CWKENB),
	PINMUX_IPSW_GPSW(IP5_20_17, AUDIO_CWKC),
	PINMUX_IPSW_GPSW(IP5_20_17, TX2_D),
	PINMUX_IPSW_GPSW(IP5_20_17, SPEEDIN),
	PINMUX_IPSW_MSEW(IP5_20_17, GPS_SIGN_D, SEW_GPS_3),
	PINMUX_IPSW_GPSW(IP5_23_21, DU1_DISP),
	PINMUX_IPSW_GPSW(IP5_23_21, VI2_DATA6_VI2_B6),
	PINMUX_IPSW_MSEW(IP5_23_21, TCWK0, SEW_TMU0_0),
	PINMUX_IPSW_GPSW(IP5_23_21, QSTVA_B_QVS_B),
	PINMUX_IPSW_MSEW(IP5_23_21, HSPI_CWK1, SEW_HSPI1_0),
	PINMUX_IPSW_MSEW(IP5_23_21, SCK2_D, SEW_SCIF2_3),
	PINMUX_IPSW_GPSW(IP5_23_21, AUDIO_CWKOUT_B),
	PINMUX_IPSW_MSEW(IP5_23_21, GPS_MAG_D, SEW_GPS_3),
	PINMUX_IPSW_GPSW(IP5_27_24, DU1_CDE),
	PINMUX_IPSW_GPSW(IP5_27_24, VI2_DATA7_VI2_B7),
	PINMUX_IPSW_MSEW(IP5_27_24, WX3_B_IWDA_WX_B, SEW_SCIF3_1),
	PINMUX_IPSW_GPSW(IP5_27_24, SD3_WP),
	PINMUX_IPSW_MSEW(IP5_27_24, HSPI_WX1, SEW_HSPI1_0),
	PINMUX_IPSW_GPSW(IP5_27_24, VI1_FIEWD),
	PINMUX_IPSW_GPSW(IP5_27_24, VI3_FIEWD),
	PINMUX_IPSW_GPSW(IP5_27_24, AUDIO_CWKOUT),
	PINMUX_IPSW_MSEW(IP5_27_24, WX2_D, SEW_SCIF2_3),
	PINMUX_IPSW_MSEW(IP5_27_24, GPS_CWK_C, SEW_GPS_2),
	PINMUX_IPSW_MSEW(IP5_27_24, GPS_CWK_D, SEW_GPS_3),
	PINMUX_IPSW_GPSW(IP5_28, AUDIO_CWKA),
	PINMUX_IPSW_GPSW(IP5_28, CAN_TXCWK),
	PINMUX_IPSW_GPSW(IP5_30_29, AUDIO_CWKB),
	PINMUX_IPSW_GPSW(IP5_30_29, USB_OVC2),
	PINMUX_IPSW_GPSW(IP5_30_29, CAN_DEBUGOUT0),
	PINMUX_IPSW_GPSW(IP5_30_29, MOUT0),

	PINMUX_IPSW_GPSW(IP6_1_0, SSI_SCK0129),
	PINMUX_IPSW_GPSW(IP6_1_0, CAN_DEBUGOUT1),
	PINMUX_IPSW_GPSW(IP6_1_0, MOUT1),
	PINMUX_IPSW_GPSW(IP6_3_2, SSI_WS0129),
	PINMUX_IPSW_GPSW(IP6_3_2, CAN_DEBUGOUT2),
	PINMUX_IPSW_GPSW(IP6_3_2, MOUT2),
	PINMUX_IPSW_GPSW(IP6_5_4, SSI_SDATA0),
	PINMUX_IPSW_GPSW(IP6_5_4, CAN_DEBUGOUT3),
	PINMUX_IPSW_GPSW(IP6_5_4, MOUT5),
	PINMUX_IPSW_GPSW(IP6_7_6, SSI_SDATA1),
	PINMUX_IPSW_GPSW(IP6_7_6, CAN_DEBUGOUT4),
	PINMUX_IPSW_GPSW(IP6_7_6, MOUT6),
	PINMUX_IPSW_GPSW(IP6_8, SSI_SDATA2),
	PINMUX_IPSW_GPSW(IP6_8, CAN_DEBUGOUT5),
	PINMUX_IPSW_GPSW(IP6_11_9, SSI_SCK34),
	PINMUX_IPSW_GPSW(IP6_11_9, CAN_DEBUGOUT6),
	PINMUX_IPSW_GPSW(IP6_11_9, CAN0_TX_B),
	PINMUX_IPSW_MSEW(IP6_11_9, IEWX, SEW_IE_0),
	PINMUX_IPSW_MSEW(IP6_11_9, SSI_SCK9_C, SEW_SSI9_2),
	PINMUX_IPSW_GPSW(IP6_14_12, SSI_WS34),
	PINMUX_IPSW_GPSW(IP6_14_12, CAN_DEBUGOUT7),
	PINMUX_IPSW_MSEW(IP6_14_12, CAN0_WX_B, SEW_CAN0_1),
	PINMUX_IPSW_GPSW(IP6_14_12, IETX),
	PINMUX_IPSW_MSEW(IP6_14_12, SSI_WS9_C, SEW_SSI9_2),
	PINMUX_IPSW_GPSW(IP6_17_15, SSI_SDATA3),
	PINMUX_IPSW_GPSW(IP6_17_15, PWM0_C),
	PINMUX_IPSW_GPSW(IP6_17_15, CAN_DEBUGOUT8),
	PINMUX_IPSW_MSEW(IP6_17_15, CAN_CWK_B, SEW_CANCWK_1),
	PINMUX_IPSW_MSEW(IP6_17_15, IECWK, SEW_IE_0),
	PINMUX_IPSW_MSEW(IP6_17_15, SCIF_CWK_B, SEW_SCIF_1),
	PINMUX_IPSW_MSEW(IP6_17_15, TCWK0_B, SEW_TMU0_1),
	PINMUX_IPSW_GPSW(IP6_19_18, SSI_SDATA4),
	PINMUX_IPSW_GPSW(IP6_19_18, CAN_DEBUGOUT9),
	PINMUX_IPSW_MSEW(IP6_19_18, SSI_SDATA9_C, SEW_SSI9_2),
	PINMUX_IPSW_GPSW(IP6_22_20, SSI_SCK5),
	PINMUX_IPSW_GPSW(IP6_22_20, ADICWK),
	PINMUX_IPSW_GPSW(IP6_22_20, CAN_DEBUGOUT10),
	PINMUX_IPSW_MSEW(IP6_22_20, SCK3, SEW_SCIF3_0),
	PINMUX_IPSW_MSEW(IP6_22_20, TCWK0_D, SEW_TMU0_3),
	PINMUX_IPSW_GPSW(IP6_24_23, SSI_WS5),
	PINMUX_IPSW_MSEW(IP6_24_23, ADICS_SAMP, SEW_ADI_0),
	PINMUX_IPSW_GPSW(IP6_24_23, CAN_DEBUGOUT11),
	PINMUX_IPSW_GPSW(IP6_24_23, TX3_IWDA_TX),
	PINMUX_IPSW_GPSW(IP6_26_25, SSI_SDATA5),
	PINMUX_IPSW_MSEW(IP6_26_25, ADIDATA, SEW_ADI_0),
	PINMUX_IPSW_GPSW(IP6_26_25, CAN_DEBUGOUT12),
	PINMUX_IPSW_MSEW(IP6_26_25, WX3_IWDA_WX, SEW_SCIF3_0),
	PINMUX_IPSW_GPSW(IP6_30_29, SSI_SCK6),
	PINMUX_IPSW_GPSW(IP6_30_29, ADICHS0),
	PINMUX_IPSW_GPSW(IP6_30_29, CAN0_TX),
	PINMUX_IPSW_MSEW(IP6_30_29, IEWX_B, SEW_IE_1),

	PINMUX_IPSW_GPSW(IP7_1_0, SSI_WS6),
	PINMUX_IPSW_GPSW(IP7_1_0, ADICHS1),
	PINMUX_IPSW_MSEW(IP7_1_0, CAN0_WX, SEW_CAN0_0),
	PINMUX_IPSW_GPSW(IP7_1_0, IETX_B),
	PINMUX_IPSW_GPSW(IP7_3_2, SSI_SDATA6),
	PINMUX_IPSW_GPSW(IP7_3_2, ADICHS2),
	PINMUX_IPSW_MSEW(IP7_3_2, CAN_CWK, SEW_CANCWK_0),
	PINMUX_IPSW_MSEW(IP7_3_2, IECWK_B, SEW_IE_1),
	PINMUX_IPSW_MSEW(IP7_6_4, SSI_SCK78, SEW_SSI7_0),
	PINMUX_IPSW_GPSW(IP7_6_4, CAN_DEBUGOUT13),
	PINMUX_IPSW_MSEW(IP7_6_4, IWQ0_B, SEW_INT0_1),
	PINMUX_IPSW_MSEW(IP7_6_4, SSI_SCK9_B, SEW_SSI9_1),
	PINMUX_IPSW_MSEW(IP7_6_4, HSPI_CWK1_C, SEW_HSPI1_2),
	PINMUX_IPSW_MSEW(IP7_9_7, SSI_WS78, SEW_SSI7_0),
	PINMUX_IPSW_GPSW(IP7_9_7, CAN_DEBUGOUT14),
	PINMUX_IPSW_MSEW(IP7_9_7, IWQ1_B, SEW_INT1_1),
	PINMUX_IPSW_MSEW(IP7_9_7, SSI_WS9_B, SEW_SSI9_1),
	PINMUX_IPSW_MSEW(IP7_9_7, HSPI_CS1_C, SEW_HSPI1_2),
	PINMUX_IPSW_MSEW(IP7_12_10, SSI_SDATA7, SEW_SSI7_0),
	PINMUX_IPSW_GPSW(IP7_12_10, CAN_DEBUGOUT15),
	PINMUX_IPSW_MSEW(IP7_12_10, IWQ2_B, SEW_INT2_1),
	PINMUX_IPSW_MSEW(IP7_12_10, TCWK1_C, SEW_TMU1_2),
	PINMUX_IPSW_GPSW(IP7_12_10, HSPI_TX1_C),
	PINMUX_IPSW_MSEW(IP7_14_13, SSI_SDATA8, SEW_SSI8_0),
	PINMUX_IPSW_GPSW(IP7_14_13, VSP),
	PINMUX_IPSW_MSEW(IP7_14_13, IWQ3_B, SEW_INT3_1),
	PINMUX_IPSW_MSEW(IP7_14_13, HSPI_WX1_C, SEW_HSPI1_2),
	PINMUX_IPSW_GPSW(IP7_16_15, SD0_CWK),
	PINMUX_IPSW_GPSW(IP7_16_15, ATACS01),
	PINMUX_IPSW_MSEW(IP7_16_15, SCK1_B, SEW_SCIF1_1),
	PINMUX_IPSW_GPSW(IP7_18_17, SD0_CMD),
	PINMUX_IPSW_GPSW(IP7_18_17, ATACS11),
	PINMUX_IPSW_GPSW(IP7_18_17, TX1_B),
	PINMUX_IPSW_GPSW(IP7_18_17, CC5_TDO),
	PINMUX_IPSW_GPSW(IP7_20_19, SD0_DAT0),
	PINMUX_IPSW_GPSW(IP7_20_19, ATADIW1),
	PINMUX_IPSW_MSEW(IP7_20_19, WX1_B, SEW_SCIF1_1),
	PINMUX_IPSW_GPSW(IP7_20_19, CC5_TWST),
	PINMUX_IPSW_GPSW(IP7_22_21, SD0_DAT1),
	PINMUX_IPSW_GPSW(IP7_22_21, ATAG1),
	PINMUX_IPSW_MSEW(IP7_22_21, SCK2_B, SEW_SCIF2_1),
	PINMUX_IPSW_GPSW(IP7_22_21, CC5_TMS),
	PINMUX_IPSW_GPSW(IP7_24_23, SD0_DAT2),
	PINMUX_IPSW_GPSW(IP7_24_23, ATAWD1),
	PINMUX_IPSW_GPSW(IP7_24_23, TX2_B),
	PINMUX_IPSW_GPSW(IP7_24_23, CC5_TCK),
	PINMUX_IPSW_GPSW(IP7_26_25, SD0_DAT3),
	PINMUX_IPSW_GPSW(IP7_26_25, ATAWW1),
	PINMUX_IPSW_MSEW(IP7_26_25, WX2_B, SEW_SCIF2_1),
	PINMUX_IPSW_GPSW(IP7_26_25, CC5_TDI),
	PINMUX_IPSW_GPSW(IP7_28_27, SD0_CD),
	PINMUX_IPSW_MSEW(IP7_28_27, DWEQ2, SEW_EXBUS2_0),
	PINMUX_IPSW_MSEW(IP7_28_27, WTS1_B_TANS_B, SEW_SCIF1_1),
	PINMUX_IPSW_GPSW(IP7_30_29, SD0_WP),
	PINMUX_IPSW_GPSW(IP7_30_29, DACK2),
	PINMUX_IPSW_MSEW(IP7_30_29, CTS1_B, SEW_SCIF1_1),

	PINMUX_IPSW_GPSW(IP8_3_0, HSPI_CWK0),
	PINMUX_IPSW_MSEW(IP8_3_0, CTS0, SEW_SCIF0_0),
	PINMUX_IPSW_GPSW(IP8_3_0, USB_OVC0),
	PINMUX_IPSW_GPSW(IP8_3_0, AD_CWK),
	PINMUX_IPSW_GPSW(IP8_3_0, CC5_STATE4),
	PINMUX_IPSW_GPSW(IP8_3_0, CC5_STATE12),
	PINMUX_IPSW_GPSW(IP8_3_0, CC5_STATE20),
	PINMUX_IPSW_GPSW(IP8_3_0, CC5_STATE28),
	PINMUX_IPSW_GPSW(IP8_3_0, CC5_STATE36),
	PINMUX_IPSW_GPSW(IP8_7_4, HSPI_CS0),
	PINMUX_IPSW_MSEW(IP8_7_4, WTS0_TANS, SEW_SCIF0_0),
	PINMUX_IPSW_GPSW(IP8_7_4, USB_OVC1),
	PINMUX_IPSW_GPSW(IP8_7_4, AD_DI),
	PINMUX_IPSW_GPSW(IP8_7_4, CC5_STATE5),
	PINMUX_IPSW_GPSW(IP8_7_4, CC5_STATE13),
	PINMUX_IPSW_GPSW(IP8_7_4, CC5_STATE21),
	PINMUX_IPSW_GPSW(IP8_7_4, CC5_STATE29),
	PINMUX_IPSW_GPSW(IP8_7_4, CC5_STATE37),
	PINMUX_IPSW_GPSW(IP8_11_8, HSPI_TX0),
	PINMUX_IPSW_GPSW(IP8_11_8, TX0),
	PINMUX_IPSW_GPSW(IP8_11_8, CAN_DEBUG_HW_TWIGGEW),
	PINMUX_IPSW_GPSW(IP8_11_8, AD_DO),
	PINMUX_IPSW_GPSW(IP8_11_8, CC5_STATE6),
	PINMUX_IPSW_GPSW(IP8_11_8, CC5_STATE14),
	PINMUX_IPSW_GPSW(IP8_11_8, CC5_STATE22),
	PINMUX_IPSW_GPSW(IP8_11_8, CC5_STATE30),
	PINMUX_IPSW_GPSW(IP8_11_8, CC5_STATE38),
	PINMUX_IPSW_GPSW(IP8_15_12, HSPI_WX0),
	PINMUX_IPSW_MSEW(IP8_15_12, WX0, SEW_SCIF0_0),
	PINMUX_IPSW_GPSW(IP8_15_12, CAN_STEP0),
	PINMUX_IPSW_GPSW(IP8_15_12, AD_NCS),
	PINMUX_IPSW_GPSW(IP8_15_12, CC5_STATE7),
	PINMUX_IPSW_GPSW(IP8_15_12, CC5_STATE15),
	PINMUX_IPSW_GPSW(IP8_15_12, CC5_STATE23),
	PINMUX_IPSW_GPSW(IP8_15_12, CC5_STATE31),
	PINMUX_IPSW_GPSW(IP8_15_12, CC5_STATE39),
	PINMUX_IPSW_GPSW(IP8_17_16, FMCWK),
	PINMUX_IPSW_GPSW(IP8_17_16, WDS_CWK),
	PINMUX_IPSW_GPSW(IP8_17_16, PCMOE),
	PINMUX_IPSW_GPSW(IP8_18, BPFCWK),
	PINMUX_IPSW_GPSW(IP8_18, PCMWE),
	PINMUX_IPSW_GPSW(IP8_19, FMIN),
	PINMUX_IPSW_GPSW(IP8_19, WDS_DATA),
	PINMUX_IPSW_GPSW(IP8_20, VI0_CWK),
	PINMUX_IPSW_GPSW(IP8_20, MMC1_CWK),
	PINMUX_IPSW_GPSW(IP8_22_21, VI0_CWKENB),
	PINMUX_IPSW_GPSW(IP8_22_21, TX1_C),
	PINMUX_IPSW_GPSW(IP8_22_21, HTX1_B),
	PINMUX_IPSW_GPSW(IP8_22_21, MT1_SYNC),
	PINMUX_IPSW_GPSW(IP8_24_23, VI0_FIEWD),
	PINMUX_IPSW_MSEW(IP8_24_23, WX1_C, SEW_SCIF1_2),
	PINMUX_IPSW_MSEW(IP8_24_23, HWX1_B, SEW_HSCIF1_1),
	PINMUX_IPSW_GPSW(IP8_27_25, VI0_HSYNC),
	PINMUX_IPSW_MSEW(IP8_27_25, VI0_DATA0_B_VI0_B0_B, SEW_VI0_1),
	PINMUX_IPSW_MSEW(IP8_27_25, CTS1_C, SEW_SCIF1_2),
	PINMUX_IPSW_GPSW(IP8_27_25, TX4_D),
	PINMUX_IPSW_GPSW(IP8_27_25, MMC1_CMD),
	PINMUX_IPSW_MSEW(IP8_27_25, HSCK1_B, SEW_HSCIF1_1),
	PINMUX_IPSW_GPSW(IP8_30_28, VI0_VSYNC),
	PINMUX_IPSW_MSEW(IP8_30_28, VI0_DATA1_B_VI0_B1_B, SEW_VI0_1),
	PINMUX_IPSW_MSEW(IP8_30_28, WTS1_C_TANS_C, SEW_SCIF1_2),
	PINMUX_IPSW_MSEW(IP8_30_28, WX4_D, SEW_SCIF4_3),
	PINMUX_IPSW_MSEW(IP8_30_28, PWMFSW0_C, SEW_PWMFSW_2),

	PINMUX_IPSW_MSEW(IP9_1_0, VI0_DATA0_VI0_B0, SEW_VI0_0),
	PINMUX_IPSW_MSEW(IP9_1_0, HWTS1_B, SEW_HSCIF1_1),
	PINMUX_IPSW_GPSW(IP9_1_0, MT1_VCXO),
	PINMUX_IPSW_MSEW(IP9_3_2, VI0_DATA1_VI0_B1, SEW_VI0_0),
	PINMUX_IPSW_MSEW(IP9_3_2, HCTS1_B, SEW_HSCIF1_1),
	PINMUX_IPSW_GPSW(IP9_3_2, MT1_PWM),
	PINMUX_IPSW_GPSW(IP9_4, VI0_DATA2_VI0_B2),
	PINMUX_IPSW_GPSW(IP9_4, MMC1_D0),
	PINMUX_IPSW_GPSW(IP9_5, VI0_DATA3_VI0_B3),
	PINMUX_IPSW_GPSW(IP9_5, MMC1_D1),
	PINMUX_IPSW_GPSW(IP9_6, VI0_DATA4_VI0_B4),
	PINMUX_IPSW_GPSW(IP9_6, MMC1_D2),
	PINMUX_IPSW_GPSW(IP9_7, VI0_DATA5_VI0_B5),
	PINMUX_IPSW_GPSW(IP9_7, MMC1_D3),
	PINMUX_IPSW_GPSW(IP9_9_8, VI0_DATA6_VI0_B6),
	PINMUX_IPSW_GPSW(IP9_9_8, MMC1_D4),
	PINMUX_IPSW_GPSW(IP9_9_8, AWM_TWACEDATA_0),
	PINMUX_IPSW_GPSW(IP9_11_10, VI0_DATA7_VI0_B7),
	PINMUX_IPSW_GPSW(IP9_11_10, MMC1_D5),
	PINMUX_IPSW_GPSW(IP9_11_10, AWM_TWACEDATA_1),
	PINMUX_IPSW_GPSW(IP9_13_12, VI0_G0),
	PINMUX_IPSW_MSEW(IP9_13_12, SSI_SCK78_C, SEW_SSI7_2),
	PINMUX_IPSW_MSEW(IP9_13_12, IWQ0, SEW_INT0_0),
	PINMUX_IPSW_GPSW(IP9_13_12, AWM_TWACEDATA_2),
	PINMUX_IPSW_GPSW(IP9_15_14, VI0_G1),
	PINMUX_IPSW_MSEW(IP9_15_14, SSI_WS78_C, SEW_SSI7_2),
	PINMUX_IPSW_MSEW(IP9_15_14, IWQ1, SEW_INT1_0),
	PINMUX_IPSW_GPSW(IP9_15_14, AWM_TWACEDATA_3),
	PINMUX_IPSW_GPSW(IP9_18_16, VI0_G2),
	PINMUX_IPSW_GPSW(IP9_18_16, ETH_TXD1),
	PINMUX_IPSW_GPSW(IP9_18_16, MMC1_D6),
	PINMUX_IPSW_GPSW(IP9_18_16, AWM_TWACEDATA_4),
	PINMUX_IPSW_GPSW(IP9_18_16, TS_SPSYNC0),
	PINMUX_IPSW_GPSW(IP9_21_19, VI0_G3),
	PINMUX_IPSW_GPSW(IP9_21_19, ETH_CWS_DV),
	PINMUX_IPSW_GPSW(IP9_21_19, MMC1_D7),
	PINMUX_IPSW_GPSW(IP9_21_19, AWM_TWACEDATA_5),
	PINMUX_IPSW_GPSW(IP9_21_19, TS_SDAT0),
	PINMUX_IPSW_GPSW(IP9_23_22, VI0_G4),
	PINMUX_IPSW_GPSW(IP9_23_22, ETH_TX_EN),
	PINMUX_IPSW_MSEW(IP9_23_22, SD2_DAT0_B, SEW_SD2_1),
	PINMUX_IPSW_GPSW(IP9_23_22, AWM_TWACEDATA_6),
	PINMUX_IPSW_GPSW(IP9_25_24, VI0_G5),
	PINMUX_IPSW_GPSW(IP9_25_24, ETH_WX_EW),
	PINMUX_IPSW_MSEW(IP9_25_24, SD2_DAT1_B, SEW_SD2_1),
	PINMUX_IPSW_GPSW(IP9_25_24, AWM_TWACEDATA_7),
	PINMUX_IPSW_GPSW(IP9_27_26, VI0_G6),
	PINMUX_IPSW_GPSW(IP9_27_26, ETH_WXD0),
	PINMUX_IPSW_MSEW(IP9_27_26, SD2_DAT2_B, SEW_SD2_1),
	PINMUX_IPSW_GPSW(IP9_27_26, AWM_TWACEDATA_8),
	PINMUX_IPSW_GPSW(IP9_29_28, VI0_G7),
	PINMUX_IPSW_GPSW(IP9_29_28, ETH_WXD1),
	PINMUX_IPSW_MSEW(IP9_29_28, SD2_DAT3_B, SEW_SD2_1),
	PINMUX_IPSW_GPSW(IP9_29_28, AWM_TWACEDATA_9),

	PINMUX_IPSW_GPSW(IP10_2_0, VI0_W0),
	PINMUX_IPSW_MSEW(IP10_2_0, SSI_SDATA7_C, SEW_SSI7_2),
	PINMUX_IPSW_MSEW(IP10_2_0, SCK1_C, SEW_SCIF1_2),
	PINMUX_IPSW_MSEW(IP10_2_0, DWEQ1_B, SEW_EXBUS1_0),
	PINMUX_IPSW_GPSW(IP10_2_0, AWM_TWACEDATA_10),
	PINMUX_IPSW_MSEW(IP10_2_0, DWEQ0_C, SEW_EXBUS0_2),
	PINMUX_IPSW_GPSW(IP10_5_3, VI0_W1),
	PINMUX_IPSW_MSEW(IP10_5_3, SSI_SDATA8_C, SEW_SSI8_2),
	PINMUX_IPSW_GPSW(IP10_5_3, DACK1_B),
	PINMUX_IPSW_GPSW(IP10_5_3, AWM_TWACEDATA_11),
	PINMUX_IPSW_GPSW(IP10_5_3, DACK0_C),
	PINMUX_IPSW_GPSW(IP10_5_3, DWACK0_C),
	PINMUX_IPSW_GPSW(IP10_8_6, VI0_W2),
	PINMUX_IPSW_GPSW(IP10_8_6, ETH_WINK),
	PINMUX_IPSW_GPSW(IP10_8_6, SD2_CWK_B),
	PINMUX_IPSW_MSEW(IP10_8_6, IWQ2, SEW_INT2_0),
	PINMUX_IPSW_GPSW(IP10_8_6, AWM_TWACEDATA_12),
	PINMUX_IPSW_GPSW(IP10_11_9, VI0_W3),
	PINMUX_IPSW_GPSW(IP10_11_9, ETH_MAGIC),
	PINMUX_IPSW_MSEW(IP10_11_9, SD2_CMD_B, SEW_SD2_1),
	PINMUX_IPSW_MSEW(IP10_11_9, IWQ3, SEW_INT3_0),
	PINMUX_IPSW_GPSW(IP10_11_9, AWM_TWACEDATA_13),
	PINMUX_IPSW_GPSW(IP10_14_12, VI0_W4),
	PINMUX_IPSW_GPSW(IP10_14_12, ETH_WEFCWK),
	PINMUX_IPSW_MSEW(IP10_14_12, SD2_CD_B, SEW_SD2_1),
	PINMUX_IPSW_MSEW(IP10_14_12, HSPI_CWK1_B, SEW_HSPI1_1),
	PINMUX_IPSW_GPSW(IP10_14_12, AWM_TWACEDATA_14),
	PINMUX_IPSW_GPSW(IP10_14_12, MT1_CWK),
	PINMUX_IPSW_GPSW(IP10_14_12, TS_SCK0),
	PINMUX_IPSW_GPSW(IP10_17_15, VI0_W5),
	PINMUX_IPSW_GPSW(IP10_17_15, ETH_TXD0),
	PINMUX_IPSW_MSEW(IP10_17_15, SD2_WP_B, SEW_SD2_1),
	PINMUX_IPSW_MSEW(IP10_17_15, HSPI_CS1_B, SEW_HSPI1_1),
	PINMUX_IPSW_GPSW(IP10_17_15, AWM_TWACEDATA_15),
	PINMUX_IPSW_GPSW(IP10_17_15, MT1_D),
	PINMUX_IPSW_GPSW(IP10_17_15, TS_SDEN0),
	PINMUX_IPSW_GPSW(IP10_20_18, VI0_W6),
	PINMUX_IPSW_GPSW(IP10_20_18, ETH_MDC),
	PINMUX_IPSW_MSEW(IP10_20_18, DWEQ2_C, SEW_EXBUS2_2),
	PINMUX_IPSW_GPSW(IP10_20_18, HSPI_TX1_B),
	PINMUX_IPSW_GPSW(IP10_20_18, TWACECWK),
	PINMUX_IPSW_GPSW(IP10_20_18, MT1_BEN),
	PINMUX_IPSW_MSEW(IP10_20_18, PWMFSW0_D, SEW_PWMFSW_3),
	PINMUX_IPSW_GPSW(IP10_23_21, VI0_W7),
	PINMUX_IPSW_GPSW(IP10_23_21, ETH_MDIO),
	PINMUX_IPSW_GPSW(IP10_23_21, DACK2_C),
	PINMUX_IPSW_MSEW(IP10_23_21, HSPI_WX1_B, SEW_HSPI1_1),
	PINMUX_IPSW_MSEW(IP10_23_21, SCIF_CWK_D, SEW_SCIF_3),
	PINMUX_IPSW_GPSW(IP10_23_21, TWACECTW),
	PINMUX_IPSW_GPSW(IP10_23_21, MT1_PEN),
	PINMUX_IPSW_GPSW(IP10_25_24, VI1_CWK),
	PINMUX_IPSW_MSEW(IP10_25_24, SIM_D, SEW_SIM_0),
	PINMUX_IPSW_MSEW(IP10_25_24, SDA3, SEW_I2C3_0),
	PINMUX_IPSW_GPSW(IP10_28_26, VI1_HSYNC),
	PINMUX_IPSW_GPSW(IP10_28_26, VI3_CWK),
	PINMUX_IPSW_GPSW(IP10_28_26, SSI_SCK4),
	PINMUX_IPSW_MSEW(IP10_28_26, GPS_SIGN_C, SEW_GPS_2),
	PINMUX_IPSW_MSEW(IP10_28_26, PWMFSW0_E, SEW_PWMFSW_4),
	PINMUX_IPSW_GPSW(IP10_31_29, VI1_VSYNC),
	PINMUX_IPSW_GPSW(IP10_31_29, AUDIO_CWKOUT_C),
	PINMUX_IPSW_GPSW(IP10_31_29, SSI_WS4),
	PINMUX_IPSW_GPSW(IP10_31_29, SIM_CWK),
	PINMUX_IPSW_MSEW(IP10_31_29, GPS_MAG_C, SEW_GPS_2),
	PINMUX_IPSW_GPSW(IP10_31_29, SPV_TWST),
	PINMUX_IPSW_MSEW(IP10_31_29, SCW3, SEW_I2C3_0),

	PINMUX_IPSW_GPSW(IP11_2_0, VI1_DATA0_VI1_B0),
	PINMUX_IPSW_MSEW(IP11_2_0, SD2_DAT0, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_2_0, SIM_WST),
	PINMUX_IPSW_GPSW(IP11_2_0, SPV_TCK),
	PINMUX_IPSW_GPSW(IP11_2_0, ADICWK_B),
	PINMUX_IPSW_GPSW(IP11_5_3, VI1_DATA1_VI1_B1),
	PINMUX_IPSW_MSEW(IP11_5_3, SD2_DAT1, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_5_3, MT0_CWK),
	PINMUX_IPSW_GPSW(IP11_5_3, SPV_TMS),
	PINMUX_IPSW_MSEW(IP11_5_3, ADICS_B_SAMP_B, SEW_ADI_1),
	PINMUX_IPSW_GPSW(IP11_8_6, VI1_DATA2_VI1_B2),
	PINMUX_IPSW_MSEW(IP11_8_6, SD2_DAT2, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_8_6, MT0_D),
	PINMUX_IPSW_GPSW(IP11_8_6, SPVTDI),
	PINMUX_IPSW_MSEW(IP11_8_6, ADIDATA_B, SEW_ADI_1),
	PINMUX_IPSW_GPSW(IP11_11_9, VI1_DATA3_VI1_B3),
	PINMUX_IPSW_MSEW(IP11_11_9, SD2_DAT3, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_11_9, MT0_BEN),
	PINMUX_IPSW_GPSW(IP11_11_9, SPV_TDO),
	PINMUX_IPSW_GPSW(IP11_11_9, ADICHS0_B),
	PINMUX_IPSW_GPSW(IP11_14_12, VI1_DATA4_VI1_B4),
	PINMUX_IPSW_GPSW(IP11_14_12, SD2_CWK),
	PINMUX_IPSW_GPSW(IP11_14_12, MT0_PEN),
	PINMUX_IPSW_GPSW(IP11_14_12, SPA_TWST),
	PINMUX_IPSW_MSEW(IP11_14_12, HSPI_CWK1_D, SEW_HSPI1_3),
	PINMUX_IPSW_GPSW(IP11_14_12, ADICHS1_B),
	PINMUX_IPSW_GPSW(IP11_17_15, VI1_DATA5_VI1_B5),
	PINMUX_IPSW_MSEW(IP11_17_15, SD2_CMD, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_17_15, MT0_SYNC),
	PINMUX_IPSW_GPSW(IP11_17_15, SPA_TCK),
	PINMUX_IPSW_MSEW(IP11_17_15, HSPI_CS1_D, SEW_HSPI1_3),
	PINMUX_IPSW_GPSW(IP11_17_15, ADICHS2_B),
	PINMUX_IPSW_GPSW(IP11_20_18, VI1_DATA6_VI1_B6),
	PINMUX_IPSW_MSEW(IP11_20_18, SD2_CD, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_20_18, MT0_VCXO),
	PINMUX_IPSW_GPSW(IP11_20_18, SPA_TMS),
	PINMUX_IPSW_GPSW(IP11_20_18, HSPI_TX1_D),
	PINMUX_IPSW_GPSW(IP11_23_21, VI1_DATA7_VI1_B7),
	PINMUX_IPSW_MSEW(IP11_23_21, SD2_WP, SEW_SD2_0),
	PINMUX_IPSW_GPSW(IP11_23_21, MT0_PWM),
	PINMUX_IPSW_GPSW(IP11_23_21, SPA_TDI),
	PINMUX_IPSW_MSEW(IP11_23_21, HSPI_WX1_D, SEW_HSPI1_3),
	PINMUX_IPSW_GPSW(IP11_26_24, VI1_G0),
	PINMUX_IPSW_GPSW(IP11_26_24, VI3_DATA0),
	PINMUX_IPSW_GPSW(IP11_26_24, TS_SCK1),
	PINMUX_IPSW_MSEW(IP11_26_24, DWEQ2_B, SEW_EXBUS2_1),
	PINMUX_IPSW_GPSW(IP11_26_24, TX2),
	PINMUX_IPSW_GPSW(IP11_26_24, SPA_TDO),
	PINMUX_IPSW_MSEW(IP11_26_24, HCTS0_B, SEW_HSCIF0_1),
	PINMUX_IPSW_GPSW(IP11_29_27, VI1_G1),
	PINMUX_IPSW_GPSW(IP11_29_27, VI3_DATA1),
	PINMUX_IPSW_GPSW(IP11_29_27, SSI_SCK1),
	PINMUX_IPSW_GPSW(IP11_29_27, TS_SDEN1),
	PINMUX_IPSW_GPSW(IP11_29_27, DACK2_B),
	PINMUX_IPSW_MSEW(IP11_29_27, WX2, SEW_SCIF2_0),
	PINMUX_IPSW_MSEW(IP11_29_27, HWTS0_B, SEW_HSCIF0_1),

	PINMUX_IPSW_GPSW(IP12_2_0, VI1_G2),
	PINMUX_IPSW_GPSW(IP12_2_0, VI3_DATA2),
	PINMUX_IPSW_GPSW(IP12_2_0, SSI_WS1),
	PINMUX_IPSW_GPSW(IP12_2_0, TS_SPSYNC1),
	PINMUX_IPSW_MSEW(IP12_2_0, SCK2, SEW_SCIF2_0),
	PINMUX_IPSW_MSEW(IP12_2_0, HSCK0_B, SEW_HSCIF0_1),
	PINMUX_IPSW_GPSW(IP12_5_3, VI1_G3),
	PINMUX_IPSW_GPSW(IP12_5_3, VI3_DATA3),
	PINMUX_IPSW_GPSW(IP12_5_3, SSI_SCK2),
	PINMUX_IPSW_GPSW(IP12_5_3, TS_SDAT1),
	PINMUX_IPSW_MSEW(IP12_5_3, SCW1_C, SEW_I2C1_2),
	PINMUX_IPSW_GPSW(IP12_5_3, HTX0_B),
	PINMUX_IPSW_GPSW(IP12_8_6, VI1_G4),
	PINMUX_IPSW_GPSW(IP12_8_6, VI3_DATA4),
	PINMUX_IPSW_GPSW(IP12_8_6, SSI_WS2),
	PINMUX_IPSW_MSEW(IP12_8_6, SDA1_C, SEW_I2C1_2),
	PINMUX_IPSW_GPSW(IP12_8_6, SIM_WST_B),
	PINMUX_IPSW_MSEW(IP12_8_6, HWX0_B, SEW_HSCIF0_1),
	PINMUX_IPSW_GPSW(IP12_11_9, VI1_G5),
	PINMUX_IPSW_GPSW(IP12_11_9, VI3_DATA5),
	PINMUX_IPSW_MSEW(IP12_11_9, GPS_CWK, SEW_GPS_0),
	PINMUX_IPSW_GPSW(IP12_11_9, FSE),
	PINMUX_IPSW_GPSW(IP12_11_9, TX4_B),
	PINMUX_IPSW_MSEW(IP12_11_9, SIM_D_B, SEW_SIM_1),
	PINMUX_IPSW_GPSW(IP12_14_12, VI1_G6),
	PINMUX_IPSW_GPSW(IP12_14_12, VI3_DATA6),
	PINMUX_IPSW_MSEW(IP12_14_12, GPS_SIGN, SEW_GPS_0),
	PINMUX_IPSW_GPSW(IP12_14_12, FWB),
	PINMUX_IPSW_MSEW(IP12_14_12, WX4_B, SEW_SCIF4_1),
	PINMUX_IPSW_GPSW(IP12_14_12, SIM_CWK_B),
	PINMUX_IPSW_GPSW(IP12_17_15, VI1_G7),
	PINMUX_IPSW_GPSW(IP12_17_15, VI3_DATA7),
	PINMUX_IPSW_MSEW(IP12_17_15, GPS_MAG, SEW_GPS_0),
	PINMUX_IPSW_GPSW(IP12_17_15, FCE),
	PINMUX_IPSW_MSEW(IP12_17_15, SCK4_B, SEW_SCIF4_1),
};

/*
 * Pins not associated with a GPIO powt.
 */
enum {
	GP_ASSIGN_WAST(),
	NOGP_AWW(),
};

static const stwuct sh_pfc_pin pinmux_pins[] = {
	PINMUX_GPIO_GP_AWW(),
	PINMUX_NOGP_AWW(),
};

/* - DU0 -------------------------------------------------------------------- */
static const unsigned int du0_wgb666_pins[] = {
	/* W[7:2], G[7:2], B[7:2] */
	WCAW_GP_PIN(5, 28), WCAW_GP_PIN(5, 27), WCAW_GP_PIN(5, 26),
	WCAW_GP_PIN(5, 25), WCAW_GP_PIN(5, 24), WCAW_GP_PIN(5, 23),
	WCAW_GP_PIN(6, 2),  WCAW_GP_PIN(6, 1),  WCAW_GP_PIN(6, 0),
	WCAW_GP_PIN(5, 31), WCAW_GP_PIN(5, 30), WCAW_GP_PIN(5, 29),
	WCAW_GP_PIN(6, 8),  WCAW_GP_PIN(6, 7),  WCAW_GP_PIN(6, 6),
	WCAW_GP_PIN(6, 5),  WCAW_GP_PIN(6, 4),  WCAW_GP_PIN(6, 3),
};
static const unsigned int du0_wgb666_mux[] = {
	DU0_DW7_MAWK, DU0_DW6_MAWK, DU0_DW5_MAWK, DU0_DW4_MAWK,
	DU0_DW3_MAWK, DU0_DW2_MAWK,
	DU0_DG7_MAWK, DU0_DG6_MAWK, DU0_DG5_MAWK, DU0_DG4_MAWK,
	DU0_DG3_MAWK, DU0_DG2_MAWK,
	DU0_DB7_MAWK, DU0_DB6_MAWK, DU0_DB5_MAWK, DU0_DB4_MAWK,
	DU0_DB3_MAWK, DU0_DB2_MAWK,
};
static const unsigned int du0_wgb888_pins[] = {
	/* W[7:0], G[7:0], B[7:0] */
	WCAW_GP_PIN(5, 28), WCAW_GP_PIN(5, 27), WCAW_GP_PIN(5, 26),
	WCAW_GP_PIN(5, 25), WCAW_GP_PIN(5, 24), WCAW_GP_PIN(5, 23),
	WCAW_GP_PIN(0, 24), WCAW_GP_PIN(0, 23), WCAW_GP_PIN(6, 2),
	WCAW_GP_PIN(6, 1),  WCAW_GP_PIN(6, 0),  WCAW_GP_PIN(5, 31),
	WCAW_GP_PIN(5, 30), WCAW_GP_PIN(5, 29), WCAW_GP_PIN(0, 26),
	WCAW_GP_PIN(0, 25), WCAW_GP_PIN(6, 8),  WCAW_GP_PIN(6, 7),
	WCAW_GP_PIN(6, 6),  WCAW_GP_PIN(6, 5),  WCAW_GP_PIN(6, 4),
	WCAW_GP_PIN(6, 3),  WCAW_GP_PIN(0, 28), WCAW_GP_PIN(0, 27),
};
static const unsigned int du0_wgb888_mux[] = {
	DU0_DW7_MAWK, DU0_DW6_MAWK, DU0_DW5_MAWK, DU0_DW4_MAWK,
	DU0_DW3_MAWK, DU0_DW2_MAWK, DU0_DW1_MAWK, DU0_DW0_MAWK,
	DU0_DG7_MAWK, DU0_DG6_MAWK, DU0_DG5_MAWK, DU0_DG4_MAWK,
	DU0_DG3_MAWK, DU0_DG2_MAWK, DU0_DG1_MAWK, DU0_DG0_MAWK,
	DU0_DB7_MAWK, DU0_DB6_MAWK, DU0_DB5_MAWK, DU0_DB4_MAWK,
	DU0_DB3_MAWK, DU0_DB2_MAWK, DU0_DB1_MAWK, DU0_DB0_MAWK,
};
static const unsigned int du0_cwk_in_pins[] = {
	/* CWKIN */
	WCAW_GP_PIN(0, 29),
};
static const unsigned int du0_cwk_in_mux[] = {
	DU0_DOTCWKIN_MAWK,
};
static const unsigned int du0_cwk_out_0_pins[] = {
	/* CWKOUT */
	WCAW_GP_PIN(5, 20),
};
static const unsigned int du0_cwk_out_0_mux[] = {
	DU0_DOTCWKOUT0_MAWK,
};
static const unsigned int du0_cwk_out_1_pins[] = {
	/* CWKOUT */
	WCAW_GP_PIN(0, 30),
};
static const unsigned int du0_cwk_out_1_mux[] = {
	DU0_DOTCWKOUT1_MAWK,
};
static const unsigned int du0_sync_0_pins[] = {
	/* VSYNC, HSYNC, DISP */
	WCAW_GP_PIN(5, 22), WCAW_GP_PIN(5, 21), WCAW_GP_PIN(0, 31),
};
static const unsigned int du0_sync_0_mux[] = {
	DU0_EXHSYNC_DU0_HSYNC_MAWK, DU0_EXVSYNC_DU0_VSYNC_MAWK,
	DU0_EXODDF_DU0_ODDF_DISP_CDE_MAWK
};
static const unsigned int du0_sync_1_pins[] = {
	/* VSYNC, HSYNC, DISP */
	WCAW_GP_PIN(5, 22), WCAW_GP_PIN(5, 21), WCAW_GP_PIN(1, 0),
};
static const unsigned int du0_sync_1_mux[] = {
	DU0_EXHSYNC_DU0_HSYNC_MAWK, DU0_EXVSYNC_DU0_VSYNC_MAWK,
	DU0_DISP_MAWK
};
static const unsigned int du0_oddf_pins[] = {
	/* ODDF */
	WCAW_GP_PIN(0, 31),
};
static const unsigned int du0_oddf_mux[] = {
	DU0_EXODDF_DU0_ODDF_DISP_CDE_MAWK
};
static const unsigned int du0_cde_pins[] = {
	/* CDE */
	WCAW_GP_PIN(1, 1),
};
static const unsigned int du0_cde_mux[] = {
	DU0_CDE_MAWK
};
/* - DU1 -------------------------------------------------------------------- */
static const unsigned int du1_wgb666_pins[] = {
	/* W[7:2], G[7:2], B[7:2] */
	WCAW_GP_PIN(1, 9),  WCAW_GP_PIN(1, 8),  WCAW_GP_PIN(1, 7),
	WCAW_GP_PIN(1, 6),  WCAW_GP_PIN(1, 5),  WCAW_GP_PIN(1, 4),
	WCAW_GP_PIN(1, 17), WCAW_GP_PIN(1, 16), WCAW_GP_PIN(1, 15),
	WCAW_GP_PIN(1, 14), WCAW_GP_PIN(1, 13), WCAW_GP_PIN(1, 12),
	WCAW_GP_PIN(1, 25), WCAW_GP_PIN(1, 24), WCAW_GP_PIN(1, 23),
	WCAW_GP_PIN(1, 22), WCAW_GP_PIN(1, 21), WCAW_GP_PIN(1, 20),
};
static const unsigned int du1_wgb666_mux[] = {
	DU1_DW7_MAWK, DU1_DW6_MAWK, DU1_DW5_MAWK, DU1_DW4_MAWK,
	DU1_DW3_MAWK, DU1_DW2_MAWK,
	DU1_DG7_MAWK, DU1_DG6_MAWK, DU1_DG5_MAWK, DU1_DG4_MAWK,
	DU1_DG3_MAWK, DU1_DG2_MAWK,
	DU1_DB7_MAWK, DU1_DB6_MAWK, DU1_DB5_MAWK, DU1_DB4_MAWK,
	DU1_DB3_MAWK, DU1_DB2_MAWK,
};
static const unsigned int du1_wgb888_pins[] = {
	/* W[7:0], G[7:0], B[7:0] */
	WCAW_GP_PIN(1, 9),  WCAW_GP_PIN(1, 8),  WCAW_GP_PIN(1, 7),
	WCAW_GP_PIN(1, 6),  WCAW_GP_PIN(1, 5),  WCAW_GP_PIN(1, 4),
	WCAW_GP_PIN(1, 3),  WCAW_GP_PIN(1, 2),  WCAW_GP_PIN(1, 17),
	WCAW_GP_PIN(1, 16), WCAW_GP_PIN(1, 15), WCAW_GP_PIN(1, 14),
	WCAW_GP_PIN(1, 13), WCAW_GP_PIN(1, 12), WCAW_GP_PIN(1, 11),
	WCAW_GP_PIN(1, 0),  WCAW_GP_PIN(1, 25), WCAW_GP_PIN(1, 24),
	WCAW_GP_PIN(1, 23), WCAW_GP_PIN(1, 22), WCAW_GP_PIN(1, 21),
	WCAW_GP_PIN(1, 20), WCAW_GP_PIN(1, 19), WCAW_GP_PIN(1, 18),
};
static const unsigned int du1_wgb888_mux[] = {
	DU1_DW7_MAWK, DU1_DW6_MAWK, DU1_DW5_MAWK, DU1_DW4_MAWK,
	DU1_DW3_MAWK, DU1_DW2_MAWK, DU1_DW1_MAWK, DU1_DW0_MAWK,
	DU1_DG7_MAWK, DU1_DG6_MAWK, DU1_DG5_MAWK, DU1_DG4_MAWK,
	DU1_DG3_MAWK, DU1_DG2_MAWK, DU1_DG1_MAWK, DU1_DG0_MAWK,
	DU1_DB7_MAWK, DU1_DB6_MAWK, DU1_DB5_MAWK, DU1_DB4_MAWK,
	DU1_DB3_MAWK, DU1_DB2_MAWK, DU1_DB1_MAWK, DU1_DB0_MAWK,
};
static const unsigned int du1_cwk_in_pins[] = {
	/* CWKIN */
	WCAW_GP_PIN(1, 26),
};
static const unsigned int du1_cwk_in_mux[] = {
	DU1_DOTCWKIN_MAWK,
};
static const unsigned int du1_cwk_out_pins[] = {
	/* CWKOUT */
	WCAW_GP_PIN(1, 27),
};
static const unsigned int du1_cwk_out_mux[] = {
	DU1_DOTCWKOUT_MAWK,
};
static const unsigned int du1_sync_0_pins[] = {
	/* VSYNC, HSYNC, DISP */
	WCAW_GP_PIN(1, 29), WCAW_GP_PIN(1, 28), WCAW_GP_PIN(1, 30),
};
static const unsigned int du1_sync_0_mux[] = {
	DU1_EXVSYNC_DU1_VSYNC_MAWK, DU1_EXHSYNC_DU1_HSYNC_MAWK,
	DU1_EXODDF_DU1_ODDF_DISP_CDE_MAWK
};
static const unsigned int du1_sync_1_pins[] = {
	/* VSYNC, HSYNC, DISP */
	WCAW_GP_PIN(1, 29), WCAW_GP_PIN(1, 28), WCAW_GP_PIN(1, 31),
};
static const unsigned int du1_sync_1_mux[] = {
	DU1_EXVSYNC_DU1_VSYNC_MAWK, DU1_EXHSYNC_DU1_HSYNC_MAWK,
	DU1_DISP_MAWK
};
static const unsigned int du1_oddf_pins[] = {
	/* ODDF */
	WCAW_GP_PIN(1, 30),
};
static const unsigned int du1_oddf_mux[] = {
	DU1_EXODDF_DU1_ODDF_DISP_CDE_MAWK
};
static const unsigned int du1_cde_pins[] = {
	/* CDE */
	WCAW_GP_PIN(2, 0),
};
static const unsigned int du1_cde_mux[] = {
	DU1_CDE_MAWK
};
/* - Ethew ------------------------------------------------------------------ */
static const unsigned int ethew_wmii_pins[] = {
	/*
	 * ETH_TXD0, ETH_TXD1, ETH_TX_EN,  ETH_WEFCWK,
	 * ETH_WXD0, ETH_WXD1, ETH_CWS_DV, ETH_WX_EW,
	 * ETH_MDIO, ETH_MDC
	 */
	WCAW_GP_PIN(2, 27), WCAW_GP_PIN(2, 16), WCAW_GP_PIN(2, 18),
	WCAW_GP_PIN(2, 26),
	WCAW_GP_PIN(2, 20), WCAW_GP_PIN(2, 21), WCAW_GP_PIN(2, 17),
	WCAW_GP_PIN(2, 19),
	WCAW_GP_PIN(2, 29), WCAW_GP_PIN(2, 28),
};
static const unsigned int ethew_wmii_mux[] = {
	ETH_TXD0_MAWK, ETH_TXD1_MAWK, ETH_TX_EN_MAWK,  ETH_WEFCWK_MAWK,
	ETH_WXD0_MAWK, ETH_WXD1_MAWK, ETH_CWS_DV_MAWK, ETH_WX_EW_MAWK,
	ETH_MDIO_MAWK, ETH_MDC_MAWK,
};
static const unsigned int ethew_wink_pins[] = {
	/* ETH_WINK */
	WCAW_GP_PIN(2, 24),
};
static const unsigned int ethew_wink_mux[] = {
	ETH_WINK_MAWK,
};
static const unsigned int ethew_magic_pins[] = {
	/* ETH_MAGIC */
	WCAW_GP_PIN(2, 25),
};
static const unsigned int ethew_magic_mux[] = {
	ETH_MAGIC_MAWK,
};
/* - HSCIF0 ----------------------------------------------------------------- */
static const unsigned int hscif0_data_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(4, 20), WCAW_GP_PIN(4, 21)
};
static const unsigned int hscif0_data_mux[] = {
	HTX0_MAWK, HWX0_MAWK
};
static const unsigned int hscif0_data_b_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(3, 12), WCAW_GP_PIN(3, 13)
};
static const unsigned int hscif0_data_b_mux[] = {
	HTX0_B_MAWK, HWX0_B_MAWK
};
static const unsigned int hscif0_ctww_pins[] = {
	/* CTS, WTS */
	WCAW_GP_PIN(4, 18), WCAW_GP_PIN(4, 19)
};
static const unsigned int hscif0_ctww_mux[] = {
	HCTS0_MAWK, HWTS0_MAWK
};
static const unsigned int hscif0_ctww_b_pins[] = {
	/* CTS, WTS */
	WCAW_GP_PIN(3, 9), WCAW_GP_PIN(3, 10)
};
static const unsigned int hscif0_ctww_b_mux[] = {
	HCTS0_B_MAWK, HWTS0_B_MAWK
};
static const unsigned int hscif0_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 17)
};
static const unsigned int hscif0_cwk_mux[] = {
	HSCK0_MAWK
};
static const unsigned int hscif0_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 11)
};
static const unsigned int hscif0_cwk_b_mux[] = {
	HSCK0_B_MAWK
};
/* - HSCIF1 ----------------------------------------------------------------- */
static const unsigned int hscif1_data_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(0, 19), WCAW_GP_PIN(0, 20)
};
static const unsigned int hscif1_data_mux[] = {
	HTX1_MAWK, HWX1_MAWK
};
static const unsigned int hscif1_data_b_pins[] = {
	/* TX, WX */
	WCAW_GP_PIN(2, 2), WCAW_GP_PIN(2, 3)
};
static const unsigned int hscif1_data_b_mux[] = {
	HTX1_B_MAWK, HWX1_B_MAWK
};
static const unsigned int hscif1_ctww_pins[] = {
	/* CTS, WTS */
	WCAW_GP_PIN(0, 21), WCAW_GP_PIN(0, 22)
};
static const unsigned int hscif1_ctww_mux[] = {
	HCTS1_MAWK, HWTS1_MAWK
};
static const unsigned int hscif1_ctww_b_pins[] = {
	/* CTS, WTS */
	WCAW_GP_PIN(2, 7), WCAW_GP_PIN(2, 6)
};
static const unsigned int hscif1_ctww_b_mux[] = {
	HCTS1_B_MAWK, HWTS1_B_MAWK
};
static const unsigned int hscif1_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(0, 18)
};
static const unsigned int hscif1_cwk_mux[] = {
	HSCK1_MAWK
};
static const unsigned int hscif1_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(2, 4)
};
static const unsigned int hscif1_cwk_b_mux[] = {
	HSCK1_B_MAWK
};
/* - HSPI0 ------------------------------------------------------------------ */
static const unsigned int hspi0_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(4, 22), WCAW_GP_PIN(4, 23), WCAW_GP_PIN(4, 25),
	WCAW_GP_PIN(4, 24),
};
static const unsigned int hspi0_mux[] = {
	HSPI_CWK0_MAWK, HSPI_CS0_MAWK, HSPI_WX0_MAWK, HSPI_TX0_MAWK,
};
/* - HSPI1 ------------------------------------------------------------------ */
static const unsigned int hspi1_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(1, 31), WCAW_GP_PIN(1, 26), WCAW_GP_PIN(2, 0),
	WCAW_GP_PIN(1, 30),
};
static const unsigned int hspi1_mux[] = {
	HSPI_CWK1_MAWK, HSPI_CS1_MAWK, HSPI_WX1_MAWK, HSPI_TX1_MAWK,
};
static const unsigned int hspi1_b_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(2, 26), WCAW_GP_PIN(2, 27), WCAW_GP_PIN(2, 29),
	WCAW_GP_PIN(2, 28),
};
static const unsigned int hspi1_b_mux[] = {
	HSPI_CWK1_B_MAWK, HSPI_CS1_B_MAWK, HSPI_WX1_B_MAWK, HSPI_TX1_B_MAWK,
};
static const unsigned int hspi1_c_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(4, 13), WCAW_GP_PIN(4, 14), WCAW_GP_PIN(4, 16),
	WCAW_GP_PIN(4, 15),
};
static const unsigned int hspi1_c_mux[] = {
	HSPI_CWK1_C_MAWK, HSPI_CS1_C_MAWK, HSPI_WX1_C_MAWK, HSPI_TX1_C_MAWK,
};
static const unsigned int hspi1_d_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(3, 5), WCAW_GP_PIN(3, 6), WCAW_GP_PIN(3, 8),
	WCAW_GP_PIN(3, 7),
};
static const unsigned int hspi1_d_mux[] = {
	HSPI_CWK1_D_MAWK, HSPI_CS1_D_MAWK, HSPI_WX1_D_MAWK, HSPI_TX1_D_MAWK,
};
/* - HSPI2 ------------------------------------------------------------------ */
static const unsigned int hspi2_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(0, 9), WCAW_GP_PIN(0, 10), WCAW_GP_PIN(0, 11),
	WCAW_GP_PIN(0, 14),
};
static const unsigned int hspi2_mux[] = {
	HSPI_CWK2_MAWK, HSPI_CS2_MAWK, HSPI_WX2_MAWK, HSPI_TX2_MAWK,
};
static const unsigned int hspi2_b_pins[] = {
	/* CWK, CS, WX, TX */
	WCAW_GP_PIN(0, 7), WCAW_GP_PIN(0, 13), WCAW_GP_PIN(0, 8),
	WCAW_GP_PIN(0, 6),
};
static const unsigned int hspi2_b_mux[] = {
	HSPI_CWK2_B_MAWK, HSPI_CS2_B_MAWK, HSPI_WX2_B_MAWK, HSPI_TX2_B_MAWK,
};
/* - I2C1 ------------------------------------------------------------------ */
static const unsigned int i2c1_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(0, 27), WCAW_GP_PIN(0, 28),
};
static const unsigned int i2c1_mux[] = {
	SCW1_MAWK, SDA1_MAWK,
};
static const unsigned int i2c1_b_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(1, 10), WCAW_GP_PIN(1, 11),
};
static const unsigned int i2c1_b_mux[] = {
	SCW1_B_MAWK, SDA1_B_MAWK,
};
static const unsigned int i2c1_c_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(3, 12), WCAW_GP_PIN(3, 13),
};
static const unsigned int i2c1_c_mux[] = {
	SCW1_C_MAWK, SDA1_C_MAWK,
};
static const unsigned int i2c1_d_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(1, 26), WCAW_GP_PIN(1, 27),
};
static const unsigned int i2c1_d_mux[] = {
	SCW1_D_MAWK, SDA1_D_MAWK,
};
/* - I2C2 ------------------------------------------------------------------ */
static const unsigned int i2c2_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(0, 25), WCAW_GP_PIN(0, 26),
};
static const unsigned int i2c2_mux[] = {
	SCW2_MAWK, SDA2_MAWK,
};
static const unsigned int i2c2_b_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(1, 18), WCAW_GP_PIN(1, 19),
};
static const unsigned int i2c2_b_mux[] = {
	SCW2_B_MAWK, SDA2_B_MAWK,
};
static const unsigned int i2c2_c_pins[] = {
	/* SCW, SDA */
	WCAW_GP_PIN(0, 31), WCAW_GP_PIN(0, 30),
};
static const unsigned int i2c2_c_mux[] = {
	SCW2_C_MAWK, SDA2_C_MAWK,
};
static const unsigned int i2c2_d_pins[] = {
	/* SCW, SDA */
	WCAW_GP_PIN(1, 24), WCAW_GP_PIN(1, 25),
};
static const unsigned int i2c2_d_mux[] = {
	SCW2_D_MAWK, SDA2_D_MAWK,
};
/* - I2C3 ------------------------------------------------------------------ */
static const unsigned int i2c3_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(3, 0), WCAW_GP_PIN(2, 30),
};
static const unsigned int i2c3_mux[] = {
	SCW3_MAWK, SDA3_MAWK,
};
static const unsigned int i2c3_b_pins[] = {
	/* SCW, SDA, */
	WCAW_GP_PIN(0, 29), WCAW_GP_PIN(0, 30),
};
static const unsigned int i2c3_b_mux[] = {
	SCW3_B_MAWK, SDA3_B_MAWK,
};
/* - INTC ------------------------------------------------------------------- */
static const unsigned int intc_iwq0_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(2, 14),
};
static const unsigned int intc_iwq0_mux[] = {
	IWQ0_MAWK,
};
static const unsigned int intc_iwq0_b_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(4, 13),
};
static const unsigned int intc_iwq0_b_mux[] = {
	IWQ0_B_MAWK,
};
static const unsigned int intc_iwq1_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(2, 15),
};
static const unsigned int intc_iwq1_mux[] = {
	IWQ1_MAWK,
};
static const unsigned int intc_iwq1_b_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(4, 14),
};
static const unsigned int intc_iwq1_b_mux[] = {
	IWQ1_B_MAWK,
};
static const unsigned int intc_iwq2_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(2, 24),
};
static const unsigned int intc_iwq2_mux[] = {
	IWQ2_MAWK,
};
static const unsigned int intc_iwq2_b_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(4, 15),
};
static const unsigned int intc_iwq2_b_mux[] = {
	IWQ2_B_MAWK,
};
static const unsigned int intc_iwq3_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(2, 25),
};
static const unsigned int intc_iwq3_mux[] = {
	IWQ3_MAWK,
};
static const unsigned int intc_iwq3_b_pins[] = {
	/* IWQ */
	WCAW_GP_PIN(4, 16),
};
static const unsigned int intc_iwq3_b_mux[] = {
	IWQ3_B_MAWK,
};
/* - WBSC ------------------------------------------------------------------- */
static const unsigned int wbsc_cs0_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 13),
};
static const unsigned int wbsc_cs0_mux[] = {
	CS0_MAWK,
};
static const unsigned int wbsc_cs1_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 14),
};
static const unsigned int wbsc_cs1_mux[] = {
	CS1_A26_MAWK,
};
static const unsigned int wbsc_ex_cs0_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 15),
};
static const unsigned int wbsc_ex_cs0_mux[] = {
	EX_CS0_MAWK,
};
static const unsigned int wbsc_ex_cs1_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 16),
};
static const unsigned int wbsc_ex_cs1_mux[] = {
	EX_CS1_MAWK,
};
static const unsigned int wbsc_ex_cs2_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 17),
};
static const unsigned int wbsc_ex_cs2_mux[] = {
	EX_CS2_MAWK,
};
static const unsigned int wbsc_ex_cs3_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 18),
};
static const unsigned int wbsc_ex_cs3_mux[] = {
	EX_CS3_MAWK,
};
static const unsigned int wbsc_ex_cs4_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 19),
};
static const unsigned int wbsc_ex_cs4_mux[] = {
	EX_CS4_MAWK,
};
static const unsigned int wbsc_ex_cs5_pins[] = {
	/* CS */
	WCAW_GP_PIN(0, 20),
};
static const unsigned int wbsc_ex_cs5_mux[] = {
	EX_CS5_MAWK,
};
/* - MMCIF ------------------------------------------------------------------ */
static const unsigned int mmc0_data_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(0, 19), WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 21),
	WCAW_GP_PIN(0, 2),  WCAW_GP_PIN(0, 10), WCAW_GP_PIN(0, 11),
	WCAW_GP_PIN(0, 15), WCAW_GP_PIN(0, 16),
};
static const unsigned int mmc0_data_mux[] = {
	MMC0_D0_MAWK, MMC0_D1_MAWK, MMC0_D2_MAWK, MMC0_D3_MAWK,
	MMC0_D4_MAWK, MMC0_D5_MAWK, MMC0_D6_MAWK, MMC0_D7_MAWK,
};
static const unsigned int mmc0_ctww_pins[] = {
	/* CMD, CWK */
	WCAW_GP_PIN(0, 18), WCAW_GP_PIN(0, 17),
};
static const unsigned int mmc0_ctww_mux[] = {
	MMC0_CMD_MAWK, MMC0_CWK_MAWK,
};
static const unsigned int mmc1_data_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(2, 8),  WCAW_GP_PIN(2, 9),  WCAW_GP_PIN(2, 10),
	WCAW_GP_PIN(2, 11), WCAW_GP_PIN(2, 12), WCAW_GP_PIN(2, 13),
	WCAW_GP_PIN(2, 16), WCAW_GP_PIN(2, 17),
};
static const unsigned int mmc1_data_mux[] = {
	MMC1_D0_MAWK, MMC1_D1_MAWK, MMC1_D2_MAWK, MMC1_D3_MAWK,
	MMC1_D4_MAWK, MMC1_D5_MAWK, MMC1_D6_MAWK, MMC1_D7_MAWK,
};
static const unsigned int mmc1_ctww_pins[] = {
	/* CMD, CWK */
	WCAW_GP_PIN(2, 4), WCAW_GP_PIN(2, 1),
};
static const unsigned int mmc1_ctww_mux[] = {
	MMC1_CMD_MAWK, MMC1_CWK_MAWK,
};
/* - PWM -------------------------------------------------------------------- */
static const unsigned int pwm0_pins[] = {
	WCAW_GP_PIN(1, 3),
};
static const unsigned int pwm0_mux[] = {
	PWM0_MAWK,
};
static const unsigned int pwm0_b_pins[] = {
	WCAW_GP_PIN(0, 12),
};
static const unsigned int pwm0_b_mux[] = {
	PWM0_B_MAWK,
};
static const unsigned int pwm0_c_pins[] = {
	WCAW_GP_PIN(4, 5),
};
static const unsigned int pwm0_c_mux[] = {
	PWM0_C_MAWK,
};
static const unsigned int pwm0_d_pins[] = {
	WCAW_GP_PIN(4, 18),
};
static const unsigned int pwm0_d_mux[] = {
	PWM0_D_MAWK,
};
static const unsigned int pwm1_pins[] = {
	WCAW_GP_PIN(4, 28),
};
static const unsigned int pwm1_mux[] = {
	PWM1_MAWK,
};
static const unsigned int pwm2_pins[] = {
	WCAW_GP_PIN(3, 25),
};
static const unsigned int pwm2_mux[] = {
	PWM2_MAWK,
};
static const unsigned int pwm3_pins[] = {
	WCAW_GP_PIN(3, 26),
};
static const unsigned int pwm3_mux[] = {
	PWM3_MAWK,
};
static const unsigned int pwm4_pins[] = {
	WCAW_GP_PIN(3, 27),
};
static const unsigned int pwm4_mux[] = {
	PWM4_MAWK,
};
static const unsigned int pwm5_pins[] = {
	WCAW_GP_PIN(4, 17),
};
static const unsigned int pwm5_mux[] = {
	PWM5_MAWK,
};
static const unsigned int pwm6_pins[] = {
	WCAW_GP_PIN(1, 2),
};
static const unsigned int pwm6_mux[] = {
	PWM6_MAWK,
};
/* - SCIF0 ------------------------------------------------------------------ */
static const unsigned int scif0_data_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(4, 25), WCAW_GP_PIN(4, 24),
};
static const unsigned int scif0_data_mux[] = {
	WX0_MAWK, TX0_MAWK,
};
static const unsigned int scif0_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 28),
};
static const unsigned int scif0_cwk_mux[] = {
	SCK0_MAWK,
};
static const unsigned int scif0_ctww_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(4, 23), WCAW_GP_PIN(4, 22),
};
static const unsigned int scif0_ctww_mux[] = {
	WTS0_TANS_MAWK, CTS0_MAWK,
};
static const unsigned int scif0_data_b_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 19),
};
static const unsigned int scif0_data_b_mux[] = {
	WX0_B_MAWK, TX0_B_MAWK,
};
static const unsigned int scif0_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(1, 1),
};
static const unsigned int scif0_cwk_b_mux[] = {
	SCK0_B_MAWK,
};
static const unsigned int scif0_ctww_b_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(0, 18), WCAW_GP_PIN(0, 11),
};
static const unsigned int scif0_ctww_b_mux[] = {
	WTS0_B_TANS_B_MAWK, CTS0_B_MAWK,
};
static const unsigned int scif0_data_c_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(4, 18), WCAW_GP_PIN(4, 19),
};
static const unsigned int scif0_data_c_mux[] = {
	WX0_C_MAWK, TX0_C_MAWK,
};
static const unsigned int scif0_cwk_c_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 17),
};
static const unsigned int scif0_cwk_c_mux[] = {
	SCK0_C_MAWK,
};
static const unsigned int scif0_ctww_c_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(4, 21), WCAW_GP_PIN(4, 20),
};
static const unsigned int scif0_ctww_c_mux[] = {
	WTS0_C_TANS_C_MAWK, CTS0_C_MAWK,
};
static const unsigned int scif0_data_d_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(1, 11), WCAW_GP_PIN(1, 10),
};
static const unsigned int scif0_data_d_mux[] = {
	WX0_D_MAWK, TX0_D_MAWK,
};
static const unsigned int scif0_cwk_d_pins[] = {
	/* SCK */
	WCAW_GP_PIN(1, 18),
};
static const unsigned int scif0_cwk_d_mux[] = {
	SCK0_D_MAWK,
};
static const unsigned int scif0_ctww_d_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(1, 19), WCAW_GP_PIN(1, 3),
};
static const unsigned int scif0_ctww_d_mux[] = {
	WTS0_D_TANS_D_MAWK, CTS0_D_MAWK,
};
/* - SCIF1 ------------------------------------------------------------------ */
static const unsigned int scif1_data_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(4, 21), WCAW_GP_PIN(4, 20),
};
static const unsigned int scif1_data_mux[] = {
	WX1_MAWK, TX1_MAWK,
};
static const unsigned int scif1_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 17),
};
static const unsigned int scif1_cwk_mux[] = {
	SCK1_MAWK,
};
static const unsigned int scif1_ctww_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(4, 19), WCAW_GP_PIN(4, 18),
};
static const unsigned int scif1_ctww_mux[] = {
	WTS1_TANS_MAWK, CTS1_MAWK,
};
static const unsigned int scif1_data_b_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(3, 21), WCAW_GP_PIN(3, 18),
};
static const unsigned int scif1_data_b_mux[] = {
	WX1_B_MAWK, TX1_B_MAWK,
};
static const unsigned int scif1_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 17),
};
static const unsigned int scif1_cwk_b_mux[] = {
	SCK1_B_MAWK,
};
static const unsigned int scif1_ctww_b_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(3, 19), WCAW_GP_PIN(3, 20),
};
static const unsigned int scif1_ctww_b_mux[] = {
	WTS1_B_TANS_B_MAWK, CTS1_B_MAWK,
};
static const unsigned int scif1_data_c_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(2, 3), WCAW_GP_PIN(2, 2),
};
static const unsigned int scif1_data_c_mux[] = {
	WX1_C_MAWK, TX1_C_MAWK,
};
static const unsigned int scif1_cwk_c_pins[] = {
	/* SCK */
	WCAW_GP_PIN(2, 22),
};
static const unsigned int scif1_cwk_c_mux[] = {
	SCK1_C_MAWK,
};
static const unsigned int scif1_ctww_c_pins[] = {
	/* WTS, CTS */
	WCAW_GP_PIN(2, 5), WCAW_GP_PIN(2, 4),
};
static const unsigned int scif1_ctww_c_mux[] = {
	WTS1_C_TANS_C_MAWK, CTS1_C_MAWK,
};
/* - SCIF2 ------------------------------------------------------------------ */
static const unsigned int scif2_data_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(3, 10), WCAW_GP_PIN(3, 9),
};
static const unsigned int scif2_data_mux[] = {
	WX2_MAWK, TX2_MAWK,
};
static const unsigned int scif2_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 11),
};
static const unsigned int scif2_cwk_mux[] = {
	SCK2_MAWK,
};
static const unsigned int scif2_data_b_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(3, 24), WCAW_GP_PIN(3, 23),
};
static const unsigned int scif2_data_b_mux[] = {
	WX2_B_MAWK, TX2_B_MAWK,
};
static const unsigned int scif2_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 22),
};
static const unsigned int scif2_cwk_b_mux[] = {
	SCK2_B_MAWK,
};
static const unsigned int scif2_data_c_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(1, 1), WCAW_GP_PIN(0, 31),
};
static const unsigned int scif2_data_c_mux[] = {
	WX2_C_MAWK, TX2_C_MAWK,
};
static const unsigned int scif2_cwk_c_pins[] = {
	/* SCK */
	WCAW_GP_PIN(1, 0),
};
static const unsigned int scif2_cwk_c_mux[] = {
	SCK2_C_MAWK,
};
static const unsigned int scif2_data_d_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(2, 0), WCAW_GP_PIN(1, 30),
};
static const unsigned int scif2_data_d_mux[] = {
	WX2_D_MAWK, TX2_D_MAWK,
};
static const unsigned int scif2_cwk_d_pins[] = {
	/* SCK */
	WCAW_GP_PIN(1, 31),
};
static const unsigned int scif2_cwk_d_mux[] = {
	SCK2_D_MAWK,
};
static const unsigned int scif2_data_e_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 19),
};
static const unsigned int scif2_data_e_mux[] = {
	WX2_E_MAWK, TX2_E_MAWK,
};
/* - SCIF3 ------------------------------------------------------------------ */
static const unsigned int scif3_data_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(4, 9), WCAW_GP_PIN(4, 8),
};
static const unsigned int scif3_data_mux[] = {
	WX3_IWDA_WX_MAWK, TX3_IWDA_TX_MAWK,
};
static const unsigned int scif3_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(4, 7),
};
static const unsigned int scif3_cwk_mux[] = {
	SCK3_MAWK,
};

static const unsigned int scif3_data_b_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(2, 0), WCAW_GP_PIN(1, 30),
};
static const unsigned int scif3_data_b_mux[] = {
	WX3_B_IWDA_WX_B_MAWK, TX3_B_IWDA_TX_B_MAWK,
};
static const unsigned int scif3_data_c_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 15), WCAW_GP_PIN(0, 12),
};
static const unsigned int scif3_data_c_mux[] = {
	WX3_C_IWDA_WX_C_MAWK, TX3C_IWDA_TX_C_MAWK,
};
static const unsigned int scif3_data_d_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 30), WCAW_GP_PIN(0, 29),
};
static const unsigned int scif3_data_d_mux[] = {
	WX3_D_IWDA_WX_D_MAWK, TX3_D_IWDA_TX_D_MAWK,
};
static const unsigned int scif3_data_e_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(1, 3), WCAW_GP_PIN(1, 2),
};
static const unsigned int scif3_data_e_mux[] = {
	WX3_E_IWDA_WX_E_MAWK, TX3_E_IWDA_TX_E_MAWK,
};
static const unsigned int scif3_cwk_e_pins[] = {
	/* SCK */
	WCAW_GP_PIN(1, 10),
};
static const unsigned int scif3_cwk_e_mux[] = {
	SCK3_E_MAWK,
};
/* - SCIF4 ------------------------------------------------------------------ */
static const unsigned int scif4_data_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(3, 27), WCAW_GP_PIN(3, 26),
};
static const unsigned int scif4_data_mux[] = {
	WX4_MAWK, TX4_MAWK,
};
static const unsigned int scif4_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 25),
};
static const unsigned int scif4_cwk_mux[] = {
	SCK4_MAWK,
};
static const unsigned int scif4_data_b_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(3, 15), WCAW_GP_PIN(3, 14),
};
static const unsigned int scif4_data_b_mux[] = {
	WX4_B_MAWK, TX4_B_MAWK,
};
static const unsigned int scif4_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(3, 16),
};
static const unsigned int scif4_cwk_b_mux[] = {
	SCK4_B_MAWK,
};
static const unsigned int scif4_data_c_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 22), WCAW_GP_PIN(0, 21),
};
static const unsigned int scif4_data_c_mux[] = {
	WX4_C_MAWK, TX4_C_MAWK,
};
static const unsigned int scif4_data_d_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(2, 5), WCAW_GP_PIN(2, 4),
};
static const unsigned int scif4_data_d_mux[] = {
	WX4_D_MAWK, TX4_D_MAWK,
};
/* - SCIF5 ------------------------------------------------------------------ */
static const unsigned int scif5_data_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(1, 19), WCAW_GP_PIN(1, 18),
};
static const unsigned int scif5_data_mux[] = {
	WX5_MAWK, TX5_MAWK,
};
static const unsigned int scif5_cwk_pins[] = {
	/* SCK */
	WCAW_GP_PIN(1, 11),
};
static const unsigned int scif5_cwk_mux[] = {
	SCK5_MAWK,
};
static const unsigned int scif5_data_b_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 18), WCAW_GP_PIN(0, 11),
};
static const unsigned int scif5_data_b_mux[] = {
	WX5_B_MAWK, TX5_B_MAWK,
};
static const unsigned int scif5_cwk_b_pins[] = {
	/* SCK */
	WCAW_GP_PIN(0, 19),
};
static const unsigned int scif5_cwk_b_mux[] = {
	SCK5_B_MAWK,
};
static const unsigned int scif5_data_c_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 24), WCAW_GP_PIN(0, 23),
};
static const unsigned int scif5_data_c_mux[] = {
	WX5_C_MAWK, TX5_C_MAWK,
};
static const unsigned int scif5_cwk_c_pins[] = {
	/* SCK */
	WCAW_GP_PIN(0, 28),
};
static const unsigned int scif5_cwk_c_mux[] = {
	SCK5_C_MAWK,
};
static const unsigned int scif5_data_d_pins[] = {
	/* WXD, TXD */
	WCAW_GP_PIN(0, 8), WCAW_GP_PIN(0, 6),
};
static const unsigned int scif5_data_d_mux[] = {
	WX5_D_MAWK, TX5_D_MAWK,
};
static const unsigned int scif5_cwk_d_pins[] = {
	/* SCK */
	WCAW_GP_PIN(0, 7),
};
static const unsigned int scif5_cwk_d_mux[] = {
	SCK5_D_MAWK,
};
/* - SCIF Cwock ------------------------------------------------------------- */
static const unsigned int scif_cwk_pins[] = {
	/* SCIF_CWK */
	WCAW_GP_PIN(4, 28),
};
static const unsigned int scif_cwk_mux[] = {
	SCIF_CWK_MAWK,
};
static const unsigned int scif_cwk_b_pins[] = {
	/* SCIF_CWK */
	WCAW_GP_PIN(4, 5),
};
static const unsigned int scif_cwk_b_mux[] = {
	SCIF_CWK_B_MAWK,
};
static const unsigned int scif_cwk_c_pins[] = {
	/* SCIF_CWK */
	WCAW_GP_PIN(4, 18),
};
static const unsigned int scif_cwk_c_mux[] = {
	SCIF_CWK_C_MAWK,
};
static const unsigned int scif_cwk_d_pins[] = {
	/* SCIF_CWK */
	WCAW_GP_PIN(2, 29),
};
static const unsigned int scif_cwk_d_mux[] = {
	SCIF_CWK_D_MAWK,
};
/* - SDHI0 ------------------------------------------------------------------ */
static const unsigned int sdhi0_data_pins[] = {
	/* D[0:3] */
	WCAW_GP_PIN(3, 21), WCAW_GP_PIN(3, 22), WCAW_GP_PIN(3, 23),
	WCAW_GP_PIN(3, 24),
};
static const unsigned int sdhi0_data_mux[] = {
	SD0_DAT0_MAWK, SD0_DAT1_MAWK, SD0_DAT2_MAWK, SD0_DAT3_MAWK,
};
static const unsigned int sdhi0_ctww_pins[] = {
	/* CMD, CWK */
	WCAW_GP_PIN(3, 18), WCAW_GP_PIN(3, 17),
};
static const unsigned int sdhi0_ctww_mux[] = {
	SD0_CMD_MAWK, SD0_CWK_MAWK,
};
static const unsigned int sdhi0_cd_pins[] = {
	/* CD */
	WCAW_GP_PIN(3, 19),
};
static const unsigned int sdhi0_cd_mux[] = {
	SD0_CD_MAWK,
};
static const unsigned int sdhi0_wp_pins[] = {
	/* WP */
	WCAW_GP_PIN(3, 20),
};
static const unsigned int sdhi0_wp_mux[] = {
	SD0_WP_MAWK,
};
/* - SDHI1 ------------------------------------------------------------------ */
static const unsigned int sdhi1_data_pins[] = {
	/* D[0:3] */
	WCAW_GP_PIN(0, 19), WCAW_GP_PIN(0, 20), WCAW_GP_PIN(0, 21),
	WCAW_GP_PIN(0, 2),
};
static const unsigned int sdhi1_data_mux[] = {
	SD1_DAT0_MAWK, SD1_DAT1_MAWK, SD1_DAT2_MAWK, SD1_DAT3_MAWK,
};
static const unsigned int sdhi1_ctww_pins[] = {
	/* CMD, CWK */
	WCAW_GP_PIN(0, 18), WCAW_GP_PIN(0, 17),
};
static const unsigned int sdhi1_ctww_mux[] = {
	SD1_CMD_MAWK, SD1_CWK_MAWK,
};
static const unsigned int sdhi1_cd_pins[] = {
	/* CD */
	WCAW_GP_PIN(0, 10),
};
static const unsigned int sdhi1_cd_mux[] = {
	SD1_CD_MAWK,
};
static const unsigned int sdhi1_wp_pins[] = {
	/* WP */
	WCAW_GP_PIN(0, 11),
};
static const unsigned int sdhi1_wp_mux[] = {
	SD1_WP_MAWK,
};
/* - SDHI2 ------------------------------------------------------------------ */
static const unsigned int sdhi2_data_pins[] = {
	/* D[0:3] */
	WCAW_GP_PIN(3, 1), WCAW_GP_PIN(3, 2), WCAW_GP_PIN(3, 3),
	WCAW_GP_PIN(3, 4),
};
static const unsigned int sdhi2_data_mux[] = {
	SD2_DAT0_MAWK, SD2_DAT1_MAWK, SD2_DAT2_MAWK, SD2_DAT3_MAWK,
};
static const unsigned int sdhi2_ctww_pins[] = {
	/* CMD, CWK */
	WCAW_GP_PIN(3, 6), WCAW_GP_PIN(3, 5),
};
static const unsigned int sdhi2_ctww_mux[] = {
	SD2_CMD_MAWK, SD2_CWK_MAWK,
};
static const unsigned int sdhi2_cd_pins[] = {
	/* CD */
	WCAW_GP_PIN(3, 7),
};
static const unsigned int sdhi2_cd_mux[] = {
	SD2_CD_MAWK,
};
static const unsigned int sdhi2_wp_pins[] = {
	/* WP */
	WCAW_GP_PIN(3, 8),
};
static const unsigned int sdhi2_wp_mux[] = {
	SD2_WP_MAWK,
};
/* - SDHI3 ------------------------------------------------------------------ */
static const unsigned int sdhi3_data_pins[] = {
	/* D[0:3] */
	WCAW_GP_PIN(1, 18), WCAW_GP_PIN(1, 19), WCAW_GP_PIN(1, 20),
	WCAW_GP_PIN(1, 21),
};
static const unsigned int sdhi3_data_mux[] = {
	SD3_DAT0_MAWK, SD3_DAT1_MAWK, SD3_DAT2_MAWK, SD3_DAT3_MAWK,
};
static const unsigned int sdhi3_ctww_pins[] = {
	/* CMD, CWK */
	WCAW_GP_PIN(1, 3), WCAW_GP_PIN(1, 2),
};
static const unsigned int sdhi3_ctww_mux[] = {
	SD3_CMD_MAWK, SD3_CWK_MAWK,
};
static const unsigned int sdhi3_cd_pins[] = {
	/* CD */
	WCAW_GP_PIN(1, 30),
};
static const unsigned int sdhi3_cd_mux[] = {
	SD3_CD_MAWK,
};
static const unsigned int sdhi3_wp_pins[] = {
	/* WP */
	WCAW_GP_PIN(2, 0),
};
static const unsigned int sdhi3_wp_mux[] = {
	SD3_WP_MAWK,
};
/* - USB0 ------------------------------------------------------------------- */
static const unsigned int usb0_pins[] = {
	/* PENC */
	WCAW_GP_PIN(4, 26),
};
static const unsigned int usb0_mux[] = {
	USB_PENC0_MAWK,
};
static const unsigned int usb0_ovc_pins[] = {
	/* USB_OVC */
	WCAW_GP_PIN(4, 22),
};
static const unsigned int usb0_ovc_mux[] = {
	USB_OVC0_MAWK,
};
/* - USB1 ------------------------------------------------------------------- */
static const unsigned int usb1_pins[] = {
	/* PENC */
	WCAW_GP_PIN(4, 27),
};
static const unsigned int usb1_mux[] = {
	USB_PENC1_MAWK,
};
static const unsigned int usb1_ovc_pins[] = {
	/* USB_OVC */
	WCAW_GP_PIN(4, 24),
};
static const unsigned int usb1_ovc_mux[] = {
	USB_OVC1_MAWK,
};
/* - USB2 ------------------------------------------------------------------- */
static const unsigned int usb2_pins[] = {
	/* PENC */
	WCAW_GP_PIN(4, 28),
};
static const unsigned int usb2_mux[] = {
	USB_PENC2_MAWK,
};
static const unsigned int usb2_ovc_pins[] = {
	/* USB_OVC */
	WCAW_GP_PIN(3, 29),
};
static const unsigned int usb2_ovc_mux[] = {
	USB_OVC2_MAWK,
};
/* - VIN0 ------------------------------------------------------------------- */
static const unsigned int vin0_data8_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(2, 6),  WCAW_GP_PIN(2, 7),  WCAW_GP_PIN(2, 8),
	WCAW_GP_PIN(2, 9),  WCAW_GP_PIN(2, 10), WCAW_GP_PIN(2, 11),
	WCAW_GP_PIN(2, 12), WCAW_GP_PIN(2, 13),
};
static const unsigned int vin0_data8_mux[] = {
	VI0_DATA0_VI0_B0_MAWK, VI0_DATA1_VI0_B1_MAWK, VI0_DATA2_VI0_B2_MAWK,
	VI0_DATA3_VI0_B3_MAWK, VI0_DATA4_VI0_B4_MAWK, VI0_DATA5_VI0_B5_MAWK,
	VI0_DATA6_VI0_B6_MAWK, VI0_DATA7_VI0_B7_MAWK,
};
static const unsigned int vin0_cwk_pins[] = {
	/* CWK */
	WCAW_GP_PIN(2, 1),
};
static const unsigned int vin0_cwk_mux[] = {
	VI0_CWK_MAWK,
};
static const unsigned int vin0_sync_pins[] = {
	/* HSYNC, VSYNC */
	WCAW_GP_PIN(2, 4), WCAW_GP_PIN(2, 5),
};
static const unsigned int vin0_sync_mux[] = {
	VI0_HSYNC_MAWK, VI0_VSYNC_MAWK,
};
/* - VIN1 ------------------------------------------------------------------- */
static const unsigned int vin1_data8_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(3, 1), WCAW_GP_PIN(3, 2), WCAW_GP_PIN(3, 3),
	WCAW_GP_PIN(3, 4), WCAW_GP_PIN(3, 5), WCAW_GP_PIN(3, 6),
	WCAW_GP_PIN(3, 7), WCAW_GP_PIN(3, 8),
};
static const unsigned int vin1_data8_mux[] = {
	VI1_DATA0_VI1_B0_MAWK, VI1_DATA1_VI1_B1_MAWK, VI1_DATA2_VI1_B2_MAWK,
	VI1_DATA3_VI1_B3_MAWK, VI1_DATA4_VI1_B4_MAWK, VI1_DATA5_VI1_B5_MAWK,
	VI1_DATA6_VI1_B6_MAWK, VI1_DATA7_VI1_B7_MAWK,
};
static const unsigned int vin1_cwk_pins[] = {
	/* CWK */
	WCAW_GP_PIN(2, 30),
};
static const unsigned int vin1_cwk_mux[] = {
	VI1_CWK_MAWK,
};
static const unsigned int vin1_sync_pins[] = {
	/* HSYNC, VSYNC */
	WCAW_GP_PIN(2, 31), WCAW_GP_PIN(3, 0),
};
static const unsigned int vin1_sync_mux[] = {
	VI1_HSYNC_MAWK, VI1_VSYNC_MAWK,
};
/* - VIN2 ------------------------------------------------------------------- */
static const unsigned int vin2_data8_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(1, 2),  WCAW_GP_PIN(1, 3),  WCAW_GP_PIN(1, 10),
	WCAW_GP_PIN(1, 11), WCAW_GP_PIN(1, 18), WCAW_GP_PIN(1, 19),
	WCAW_GP_PIN(1, 31), WCAW_GP_PIN(2, 0),
};
static const unsigned int vin2_data8_mux[] = {
	VI2_DATA0_VI2_B0_MAWK, VI2_DATA1_VI2_B1_MAWK, VI2_DATA2_VI2_B2_MAWK,
	VI2_DATA3_VI2_B3_MAWK, VI2_DATA4_VI2_B4_MAWK, VI2_DATA5_VI2_B5_MAWK,
	VI2_DATA6_VI2_B6_MAWK, VI2_DATA7_VI2_B7_MAWK,
};
static const unsigned int vin2_cwk_pins[] = {
	/* CWK */
	WCAW_GP_PIN(1, 30),
};
static const unsigned int vin2_cwk_mux[] = {
	VI2_CWK_MAWK,
};
static const unsigned int vin2_sync_pins[] = {
	/* HSYNC, VSYNC */
	WCAW_GP_PIN(1, 28), WCAW_GP_PIN(1, 29),
};
static const unsigned int vin2_sync_mux[] = {
	VI2_HSYNC_MAWK, VI2_VSYNC_MAWK,
};
/* - VIN3 ------------------------------------------------------------------- */
static const unsigned int vin3_data8_pins[] = {
	/* D[0:7] */
	WCAW_GP_PIN(3, 9),  WCAW_GP_PIN(3, 10), WCAW_GP_PIN(3, 11),
	WCAW_GP_PIN(3, 12), WCAW_GP_PIN(3, 13), WCAW_GP_PIN(3, 14),
	WCAW_GP_PIN(3, 15), WCAW_GP_PIN(3, 16),
};
static const unsigned int vin3_data8_mux[] = {
	VI3_DATA0_MAWK, VI3_DATA1_MAWK, VI3_DATA2_MAWK,
	VI3_DATA3_MAWK, VI3_DATA4_MAWK, VI3_DATA5_MAWK,
	VI3_DATA6_MAWK, VI3_DATA7_MAWK,
};
static const unsigned int vin3_cwk_pins[] = {
	/* CWK */
	WCAW_GP_PIN(2, 31),
};
static const unsigned int vin3_cwk_mux[] = {
	VI3_CWK_MAWK,
};
static const unsigned int vin3_sync_pins[] = {
	/* HSYNC, VSYNC */
	WCAW_GP_PIN(1, 28), WCAW_GP_PIN(1, 29),
};
static const unsigned int vin3_sync_mux[] = {
	VI3_HSYNC_MAWK, VI3_VSYNC_MAWK,
};

static const stwuct sh_pfc_pin_gwoup pinmux_gwoups[] = {
	SH_PFC_PIN_GWOUP(du0_wgb666),
	SH_PFC_PIN_GWOUP(du0_wgb888),
	SH_PFC_PIN_GWOUP(du0_cwk_in),
	SH_PFC_PIN_GWOUP(du0_cwk_out_0),
	SH_PFC_PIN_GWOUP(du0_cwk_out_1),
	SH_PFC_PIN_GWOUP(du0_sync_0),
	SH_PFC_PIN_GWOUP(du0_sync_1),
	SH_PFC_PIN_GWOUP(du0_oddf),
	SH_PFC_PIN_GWOUP(du0_cde),
	SH_PFC_PIN_GWOUP(du1_wgb666),
	SH_PFC_PIN_GWOUP(du1_wgb888),
	SH_PFC_PIN_GWOUP(du1_cwk_in),
	SH_PFC_PIN_GWOUP(du1_cwk_out),
	SH_PFC_PIN_GWOUP(du1_sync_0),
	SH_PFC_PIN_GWOUP(du1_sync_1),
	SH_PFC_PIN_GWOUP(du1_oddf),
	SH_PFC_PIN_GWOUP(du1_cde),
	SH_PFC_PIN_GWOUP(ethew_wmii),
	SH_PFC_PIN_GWOUP(ethew_wink),
	SH_PFC_PIN_GWOUP(ethew_magic),
	SH_PFC_PIN_GWOUP(hscif0_data),
	SH_PFC_PIN_GWOUP(hscif0_data_b),
	SH_PFC_PIN_GWOUP(hscif0_ctww),
	SH_PFC_PIN_GWOUP(hscif0_ctww_b),
	SH_PFC_PIN_GWOUP(hscif0_cwk),
	SH_PFC_PIN_GWOUP(hscif0_cwk_b),
	SH_PFC_PIN_GWOUP(hscif1_data),
	SH_PFC_PIN_GWOUP(hscif1_data_b),
	SH_PFC_PIN_GWOUP(hscif1_ctww),
	SH_PFC_PIN_GWOUP(hscif1_ctww_b),
	SH_PFC_PIN_GWOUP(hscif1_cwk),
	SH_PFC_PIN_GWOUP(hscif1_cwk_b),
	SH_PFC_PIN_GWOUP(hspi0),
	SH_PFC_PIN_GWOUP(hspi1),
	SH_PFC_PIN_GWOUP(hspi1_b),
	SH_PFC_PIN_GWOUP(hspi1_c),
	SH_PFC_PIN_GWOUP(hspi1_d),
	SH_PFC_PIN_GWOUP(hspi2),
	SH_PFC_PIN_GWOUP(hspi2_b),
	SH_PFC_PIN_GWOUP(i2c1),
	SH_PFC_PIN_GWOUP(i2c1_b),
	SH_PFC_PIN_GWOUP(i2c1_c),
	SH_PFC_PIN_GWOUP(i2c1_d),
	SH_PFC_PIN_GWOUP(i2c2),
	SH_PFC_PIN_GWOUP(i2c2_b),
	SH_PFC_PIN_GWOUP(i2c2_c),
	SH_PFC_PIN_GWOUP(i2c2_d),
	SH_PFC_PIN_GWOUP(i2c3),
	SH_PFC_PIN_GWOUP(i2c3_b),
	SH_PFC_PIN_GWOUP(intc_iwq0),
	SH_PFC_PIN_GWOUP(intc_iwq0_b),
	SH_PFC_PIN_GWOUP(intc_iwq1),
	SH_PFC_PIN_GWOUP(intc_iwq1_b),
	SH_PFC_PIN_GWOUP(intc_iwq2),
	SH_PFC_PIN_GWOUP(intc_iwq2_b),
	SH_PFC_PIN_GWOUP(intc_iwq3),
	SH_PFC_PIN_GWOUP(intc_iwq3_b),
	SH_PFC_PIN_GWOUP(wbsc_cs0),
	SH_PFC_PIN_GWOUP(wbsc_cs1),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs0),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs1),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs2),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs3),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs4),
	SH_PFC_PIN_GWOUP(wbsc_ex_cs5),
	BUS_DATA_PIN_GWOUP(mmc0_data, 1),
	BUS_DATA_PIN_GWOUP(mmc0_data, 4),
	BUS_DATA_PIN_GWOUP(mmc0_data, 8),
	SH_PFC_PIN_GWOUP(mmc0_ctww),
	BUS_DATA_PIN_GWOUP(mmc1_data, 1),
	BUS_DATA_PIN_GWOUP(mmc1_data, 4),
	BUS_DATA_PIN_GWOUP(mmc1_data, 8),
	SH_PFC_PIN_GWOUP(mmc1_ctww),
	SH_PFC_PIN_GWOUP(pwm0),
	SH_PFC_PIN_GWOUP(pwm0_b),
	SH_PFC_PIN_GWOUP(pwm0_c),
	SH_PFC_PIN_GWOUP(pwm0_d),
	SH_PFC_PIN_GWOUP(pwm1),
	SH_PFC_PIN_GWOUP(pwm2),
	SH_PFC_PIN_GWOUP(pwm3),
	SH_PFC_PIN_GWOUP(pwm4),
	SH_PFC_PIN_GWOUP(pwm5),
	SH_PFC_PIN_GWOUP(pwm6),
	SH_PFC_PIN_GWOUP(scif0_data),
	SH_PFC_PIN_GWOUP(scif0_cwk),
	SH_PFC_PIN_GWOUP(scif0_ctww),
	SH_PFC_PIN_GWOUP(scif0_data_b),
	SH_PFC_PIN_GWOUP(scif0_cwk_b),
	SH_PFC_PIN_GWOUP(scif0_ctww_b),
	SH_PFC_PIN_GWOUP(scif0_data_c),
	SH_PFC_PIN_GWOUP(scif0_cwk_c),
	SH_PFC_PIN_GWOUP(scif0_ctww_c),
	SH_PFC_PIN_GWOUP(scif0_data_d),
	SH_PFC_PIN_GWOUP(scif0_cwk_d),
	SH_PFC_PIN_GWOUP(scif0_ctww_d),
	SH_PFC_PIN_GWOUP(scif1_data),
	SH_PFC_PIN_GWOUP(scif1_cwk),
	SH_PFC_PIN_GWOUP(scif1_ctww),
	SH_PFC_PIN_GWOUP(scif1_data_b),
	SH_PFC_PIN_GWOUP(scif1_cwk_b),
	SH_PFC_PIN_GWOUP(scif1_ctww_b),
	SH_PFC_PIN_GWOUP(scif1_data_c),
	SH_PFC_PIN_GWOUP(scif1_cwk_c),
	SH_PFC_PIN_GWOUP(scif1_ctww_c),
	SH_PFC_PIN_GWOUP(scif2_data),
	SH_PFC_PIN_GWOUP(scif2_cwk),
	SH_PFC_PIN_GWOUP(scif2_data_b),
	SH_PFC_PIN_GWOUP(scif2_cwk_b),
	SH_PFC_PIN_GWOUP(scif2_data_c),
	SH_PFC_PIN_GWOUP(scif2_cwk_c),
	SH_PFC_PIN_GWOUP(scif2_data_d),
	SH_PFC_PIN_GWOUP(scif2_cwk_d),
	SH_PFC_PIN_GWOUP(scif2_data_e),
	SH_PFC_PIN_GWOUP(scif3_data),
	SH_PFC_PIN_GWOUP(scif3_cwk),
	SH_PFC_PIN_GWOUP(scif3_data_b),
	SH_PFC_PIN_GWOUP(scif3_data_c),
	SH_PFC_PIN_GWOUP(scif3_data_d),
	SH_PFC_PIN_GWOUP(scif3_data_e),
	SH_PFC_PIN_GWOUP(scif3_cwk_e),
	SH_PFC_PIN_GWOUP(scif4_data),
	SH_PFC_PIN_GWOUP(scif4_cwk),
	SH_PFC_PIN_GWOUP(scif4_data_b),
	SH_PFC_PIN_GWOUP(scif4_cwk_b),
	SH_PFC_PIN_GWOUP(scif4_data_c),
	SH_PFC_PIN_GWOUP(scif4_data_d),
	SH_PFC_PIN_GWOUP(scif5_data),
	SH_PFC_PIN_GWOUP(scif5_cwk),
	SH_PFC_PIN_GWOUP(scif5_data_b),
	SH_PFC_PIN_GWOUP(scif5_cwk_b),
	SH_PFC_PIN_GWOUP(scif5_data_c),
	SH_PFC_PIN_GWOUP(scif5_cwk_c),
	SH_PFC_PIN_GWOUP(scif5_data_d),
	SH_PFC_PIN_GWOUP(scif5_cwk_d),
	SH_PFC_PIN_GWOUP(scif_cwk),
	SH_PFC_PIN_GWOUP(scif_cwk_b),
	SH_PFC_PIN_GWOUP(scif_cwk_c),
	SH_PFC_PIN_GWOUP(scif_cwk_d),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi0_data, 4),
	SH_PFC_PIN_GWOUP(sdhi0_ctww),
	SH_PFC_PIN_GWOUP(sdhi0_cd),
	SH_PFC_PIN_GWOUP(sdhi0_wp),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi1_data, 4),
	SH_PFC_PIN_GWOUP(sdhi1_ctww),
	SH_PFC_PIN_GWOUP(sdhi1_cd),
	SH_PFC_PIN_GWOUP(sdhi1_wp),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi2_data, 4),
	SH_PFC_PIN_GWOUP(sdhi2_ctww),
	SH_PFC_PIN_GWOUP(sdhi2_cd),
	SH_PFC_PIN_GWOUP(sdhi2_wp),
	BUS_DATA_PIN_GWOUP(sdhi3_data, 1),
	BUS_DATA_PIN_GWOUP(sdhi3_data, 4),
	SH_PFC_PIN_GWOUP(sdhi3_ctww),
	SH_PFC_PIN_GWOUP(sdhi3_cd),
	SH_PFC_PIN_GWOUP(sdhi3_wp),
	SH_PFC_PIN_GWOUP(usb0),
	SH_PFC_PIN_GWOUP(usb0_ovc),
	SH_PFC_PIN_GWOUP(usb1),
	SH_PFC_PIN_GWOUP(usb1_ovc),
	SH_PFC_PIN_GWOUP(usb2),
	SH_PFC_PIN_GWOUP(usb2_ovc),
	SH_PFC_PIN_GWOUP(vin0_data8),
	SH_PFC_PIN_GWOUP(vin0_cwk),
	SH_PFC_PIN_GWOUP(vin0_sync),
	SH_PFC_PIN_GWOUP(vin1_data8),
	SH_PFC_PIN_GWOUP(vin1_cwk),
	SH_PFC_PIN_GWOUP(vin1_sync),
	SH_PFC_PIN_GWOUP(vin2_data8),
	SH_PFC_PIN_GWOUP(vin2_cwk),
	SH_PFC_PIN_GWOUP(vin2_sync),
	SH_PFC_PIN_GWOUP(vin3_data8),
	SH_PFC_PIN_GWOUP(vin3_cwk),
	SH_PFC_PIN_GWOUP(vin3_sync),
};

static const chaw * const du0_gwoups[] = {
	"du0_wgb666",
	"du0_wgb888",
	"du0_cwk_in",
	"du0_cwk_out_0",
	"du0_cwk_out_1",
	"du0_sync_0",
	"du0_sync_1",
	"du0_oddf",
	"du0_cde",
};

static const chaw * const du1_gwoups[] = {
	"du1_wgb666",
	"du1_wgb888",
	"du1_cwk_in",
	"du1_cwk_out",
	"du1_sync_0",
	"du1_sync_1",
	"du1_oddf",
	"du1_cde",
};

static const chaw * const ethew_gwoups[] = {
	"ethew_wmii",
	"ethew_wink",
	"ethew_magic",
};

static const chaw * const hscif0_gwoups[] = {
	"hscif0_data",
	"hscif0_data_b",
	"hscif0_ctww",
	"hscif0_ctww_b",
	"hscif0_cwk",
	"hscif0_cwk_b",
};

static const chaw * const hscif1_gwoups[] = {
	"hscif1_data",
	"hscif1_data_b",
	"hscif1_ctww",
	"hscif1_ctww_b",
	"hscif1_cwk",
	"hscif1_cwk_b",
};

static const chaw * const hspi0_gwoups[] = {
	"hspi0",
};

static const chaw * const hspi1_gwoups[] = {
	"hspi1",
	"hspi1_b",
	"hspi1_c",
	"hspi1_d",
};

static const chaw * const hspi2_gwoups[] = {
	"hspi2",
	"hspi2_b",
};

static const chaw * const i2c1_gwoups[] = {
	"i2c1",
	"i2c1_b",
	"i2c1_c",
	"i2c1_d",
};

static const chaw * const i2c2_gwoups[] = {
	"i2c2",
	"i2c2_b",
	"i2c2_c",
	"i2c2_d",
};

static const chaw * const i2c3_gwoups[] = {
	"i2c3",
	"i2c3_b",
};

static const chaw * const intc_gwoups[] = {
	"intc_iwq0",
	"intc_iwq0_b",
	"intc_iwq1",
	"intc_iwq1_b",
	"intc_iwq2",
	"intc_iwq2_b",
	"intc_iwq3",
	"intc_iwq3_b",
};

static const chaw * const wbsc_gwoups[] = {
	"wbsc_cs0",
	"wbsc_cs1",
	"wbsc_ex_cs0",
	"wbsc_ex_cs1",
	"wbsc_ex_cs2",
	"wbsc_ex_cs3",
	"wbsc_ex_cs4",
	"wbsc_ex_cs5",
};

static const chaw * const mmc0_gwoups[] = {
	"mmc0_data1",
	"mmc0_data4",
	"mmc0_data8",
	"mmc0_ctww",
};

static const chaw * const mmc1_gwoups[] = {
	"mmc1_data1",
	"mmc1_data4",
	"mmc1_data8",
	"mmc1_ctww",
};

static const chaw * const pwm0_gwoups[] = {
	"pwm0",
	"pwm0_b",
	"pwm0_c",
	"pwm0_d",
};

static const chaw * const pwm1_gwoups[] = {
	"pwm1",
};

static const chaw * const pwm2_gwoups[] = {
	"pwm2",
};

static const chaw * const pwm3_gwoups[] = {
	"pwm3",
};

static const chaw * const pwm4_gwoups[] = {
	"pwm4",
};

static const chaw * const pwm5_gwoups[] = {
	"pwm5",
};

static const chaw * const pwm6_gwoups[] = {
	"pwm6",
};

static const chaw * const scif0_gwoups[] = {
	"scif0_data",
	"scif0_cwk",
	"scif0_ctww",
	"scif0_data_b",
	"scif0_cwk_b",
	"scif0_ctww_b",
	"scif0_data_c",
	"scif0_cwk_c",
	"scif0_ctww_c",
	"scif0_data_d",
	"scif0_cwk_d",
	"scif0_ctww_d",
};

static const chaw * const scif1_gwoups[] = {
	"scif1_data",
	"scif1_cwk",
	"scif1_ctww",
	"scif1_data_b",
	"scif1_cwk_b",
	"scif1_ctww_b",
	"scif1_data_c",
	"scif1_cwk_c",
	"scif1_ctww_c",
};

static const chaw * const scif2_gwoups[] = {
	"scif2_data",
	"scif2_cwk",
	"scif2_data_b",
	"scif2_cwk_b",
	"scif2_data_c",
	"scif2_cwk_c",
	"scif2_data_d",
	"scif2_cwk_d",
	"scif2_data_e",
};

static const chaw * const scif3_gwoups[] = {
	"scif3_data",
	"scif3_cwk",
	"scif3_data_b",
	"scif3_data_c",
	"scif3_data_d",
	"scif3_data_e",
	"scif3_cwk_e",
};

static const chaw * const scif4_gwoups[] = {
	"scif4_data",
	"scif4_cwk",
	"scif4_data_b",
	"scif4_cwk_b",
	"scif4_data_c",
	"scif4_data_d",
};

static const chaw * const scif5_gwoups[] = {
	"scif5_data",
	"scif5_cwk",
	"scif5_data_b",
	"scif5_cwk_b",
	"scif5_data_c",
	"scif5_cwk_c",
	"scif5_data_d",
	"scif5_cwk_d",
};

static const chaw * const scif_cwk_gwoups[] = {
	"scif_cwk",
	"scif_cwk_b",
	"scif_cwk_c",
	"scif_cwk_d",
};

static const chaw * const sdhi0_gwoups[] = {
	"sdhi0_data1",
	"sdhi0_data4",
	"sdhi0_ctww",
	"sdhi0_cd",
	"sdhi0_wp",
};

static const chaw * const sdhi1_gwoups[] = {
	"sdhi1_data1",
	"sdhi1_data4",
	"sdhi1_ctww",
	"sdhi1_cd",
	"sdhi1_wp",
};

static const chaw * const sdhi2_gwoups[] = {
	"sdhi2_data1",
	"sdhi2_data4",
	"sdhi2_ctww",
	"sdhi2_cd",
	"sdhi2_wp",
};

static const chaw * const sdhi3_gwoups[] = {
	"sdhi3_data1",
	"sdhi3_data4",
	"sdhi3_ctww",
	"sdhi3_cd",
	"sdhi3_wp",
};

static const chaw * const usb0_gwoups[] = {
	"usb0",
	"usb0_ovc",
};

static const chaw * const usb1_gwoups[] = {
	"usb1",
	"usb1_ovc",
};

static const chaw * const usb2_gwoups[] = {
	"usb2",
	"usb2_ovc",
};

static const chaw * const vin0_gwoups[] = {
	"vin0_data8",
	"vin0_cwk",
	"vin0_sync",
};

static const chaw * const vin1_gwoups[] = {
	"vin1_data8",
	"vin1_cwk",
	"vin1_sync",
};

static const chaw * const vin2_gwoups[] = {
	"vin2_data8",
	"vin2_cwk",
	"vin2_sync",
};

static const chaw * const vin3_gwoups[] = {
	"vin3_data8",
	"vin3_cwk",
	"vin3_sync",
};

static const stwuct sh_pfc_function pinmux_functions[] = {
	SH_PFC_FUNCTION(du0),
	SH_PFC_FUNCTION(du1),
	SH_PFC_FUNCTION(ethew),
	SH_PFC_FUNCTION(hscif0),
	SH_PFC_FUNCTION(hscif1),
	SH_PFC_FUNCTION(hspi0),
	SH_PFC_FUNCTION(hspi1),
	SH_PFC_FUNCTION(hspi2),
	SH_PFC_FUNCTION(i2c1),
	SH_PFC_FUNCTION(i2c2),
	SH_PFC_FUNCTION(i2c3),
	SH_PFC_FUNCTION(intc),
	SH_PFC_FUNCTION(wbsc),
	SH_PFC_FUNCTION(mmc0),
	SH_PFC_FUNCTION(mmc1),
	SH_PFC_FUNCTION(pwm0),
	SH_PFC_FUNCTION(pwm1),
	SH_PFC_FUNCTION(pwm2),
	SH_PFC_FUNCTION(pwm3),
	SH_PFC_FUNCTION(pwm4),
	SH_PFC_FUNCTION(pwm5),
	SH_PFC_FUNCTION(pwm6),
	SH_PFC_FUNCTION(scif0),
	SH_PFC_FUNCTION(scif1),
	SH_PFC_FUNCTION(scif2),
	SH_PFC_FUNCTION(scif3),
	SH_PFC_FUNCTION(scif4),
	SH_PFC_FUNCTION(scif5),
	SH_PFC_FUNCTION(scif_cwk),
	SH_PFC_FUNCTION(sdhi0),
	SH_PFC_FUNCTION(sdhi1),
	SH_PFC_FUNCTION(sdhi2),
	SH_PFC_FUNCTION(sdhi3),
	SH_PFC_FUNCTION(usb0),
	SH_PFC_FUNCTION(usb1),
	SH_PFC_FUNCTION(usb2),
	SH_PFC_FUNCTION(vin0),
	SH_PFC_FUNCTION(vin1),
	SH_PFC_FUNCTION(vin2),
	SH_PFC_FUNCTION(vin3),
};

static const stwuct pinmux_cfg_weg pinmux_config_wegs[] = {
	{ PINMUX_CFG_WEG("GPSW0", 0xfffc0004, 32, 1, GWOUP(
		GP_0_31_FN, FN_IP3_31_29,
		GP_0_30_FN, FN_IP3_26_24,
		GP_0_29_FN, FN_IP3_22_21,
		GP_0_28_FN, FN_IP3_14_12,
		GP_0_27_FN, FN_IP3_11_9,
		GP_0_26_FN, FN_IP3_2_0,
		GP_0_25_FN, FN_IP2_30_28,
		GP_0_24_FN, FN_IP2_21_19,
		GP_0_23_FN, FN_IP2_18_16,
		GP_0_22_FN, FN_IP0_30_28,
		GP_0_21_FN, FN_IP0_5_3,
		GP_0_20_FN, FN_IP1_18_15,
		GP_0_19_FN, FN_IP1_14_11,
		GP_0_18_FN, FN_IP1_10_7,
		GP_0_17_FN, FN_IP1_6_4,
		GP_0_16_FN, FN_IP1_3_2,
		GP_0_15_FN, FN_IP1_1_0,
		GP_0_14_FN, FN_IP0_27_26,
		GP_0_13_FN, FN_IP0_25,
		GP_0_12_FN, FN_IP0_24_23,
		GP_0_11_FN, FN_IP0_22_19,
		GP_0_10_FN, FN_IP0_18_16,
		GP_0_9_FN, FN_IP0_15_14,
		GP_0_8_FN, FN_IP0_13_12,
		GP_0_7_FN, FN_IP0_11_10,
		GP_0_6_FN, FN_IP0_9_8,
		GP_0_5_FN, FN_A19,
		GP_0_4_FN, FN_A18,
		GP_0_3_FN, FN_A17,
		GP_0_2_FN, FN_IP0_7_6,
		GP_0_1_FN, FN_AVS2,
		GP_0_0_FN, FN_AVS1 ))
	},
	{ PINMUX_CFG_WEG("GPSW1", 0xfffc0008, 32, 1, GWOUP(
		GP_1_31_FN, FN_IP5_23_21,
		GP_1_30_FN, FN_IP5_20_17,
		GP_1_29_FN, FN_IP5_16_15,
		GP_1_28_FN, FN_IP5_14_13,
		GP_1_27_FN, FN_IP5_12_11,
		GP_1_26_FN, FN_IP5_10_9,
		GP_1_25_FN, FN_IP5_8,
		GP_1_24_FN, FN_IP5_7,
		GP_1_23_FN, FN_IP5_6,
		GP_1_22_FN, FN_IP5_5,
		GP_1_21_FN, FN_IP5_4,
		GP_1_20_FN, FN_IP5_3,
		GP_1_19_FN, FN_IP5_2_0,
		GP_1_18_FN, FN_IP4_31_29,
		GP_1_17_FN, FN_IP4_28,
		GP_1_16_FN, FN_IP4_27,
		GP_1_15_FN, FN_IP4_26,
		GP_1_14_FN, FN_IP4_25,
		GP_1_13_FN, FN_IP4_24,
		GP_1_12_FN, FN_IP4_23,
		GP_1_11_FN, FN_IP4_22_20,
		GP_1_10_FN, FN_IP4_19_17,
		GP_1_9_FN, FN_IP4_16,
		GP_1_8_FN, FN_IP4_15,
		GP_1_7_FN, FN_IP4_14,
		GP_1_6_FN, FN_IP4_13,
		GP_1_5_FN, FN_IP4_12,
		GP_1_4_FN, FN_IP4_11,
		GP_1_3_FN, FN_IP4_10_8,
		GP_1_2_FN, FN_IP4_7_5,
		GP_1_1_FN, FN_IP4_4_2,
		GP_1_0_FN, FN_IP4_1_0 ))
	},
	{ PINMUX_CFG_WEG("GPSW2", 0xfffc000c, 32, 1, GWOUP(
		GP_2_31_FN, FN_IP10_28_26,
		GP_2_30_FN, FN_IP10_25_24,
		GP_2_29_FN, FN_IP10_23_21,
		GP_2_28_FN, FN_IP10_20_18,
		GP_2_27_FN, FN_IP10_17_15,
		GP_2_26_FN, FN_IP10_14_12,
		GP_2_25_FN, FN_IP10_11_9,
		GP_2_24_FN, FN_IP10_8_6,
		GP_2_23_FN, FN_IP10_5_3,
		GP_2_22_FN, FN_IP10_2_0,
		GP_2_21_FN, FN_IP9_29_28,
		GP_2_20_FN, FN_IP9_27_26,
		GP_2_19_FN, FN_IP9_25_24,
		GP_2_18_FN, FN_IP9_23_22,
		GP_2_17_FN, FN_IP9_21_19,
		GP_2_16_FN, FN_IP9_18_16,
		GP_2_15_FN, FN_IP9_15_14,
		GP_2_14_FN, FN_IP9_13_12,
		GP_2_13_FN, FN_IP9_11_10,
		GP_2_12_FN, FN_IP9_9_8,
		GP_2_11_FN, FN_IP9_7,
		GP_2_10_FN, FN_IP9_6,
		GP_2_9_FN, FN_IP9_5,
		GP_2_8_FN, FN_IP9_4,
		GP_2_7_FN, FN_IP9_3_2,
		GP_2_6_FN, FN_IP9_1_0,
		GP_2_5_FN, FN_IP8_30_28,
		GP_2_4_FN, FN_IP8_27_25,
		GP_2_3_FN, FN_IP8_24_23,
		GP_2_2_FN, FN_IP8_22_21,
		GP_2_1_FN, FN_IP8_20,
		GP_2_0_FN, FN_IP5_27_24 ))
	},
	{ PINMUX_CFG_WEG("GPSW3", 0xfffc0010, 32, 1, GWOUP(
		GP_3_31_FN, FN_IP6_3_2,
		GP_3_30_FN, FN_IP6_1_0,
		GP_3_29_FN, FN_IP5_30_29,
		GP_3_28_FN, FN_IP5_28,
		GP_3_27_FN, FN_IP1_24_23,
		GP_3_26_FN, FN_IP1_22_21,
		GP_3_25_FN, FN_IP1_20_19,
		GP_3_24_FN, FN_IP7_26_25,
		GP_3_23_FN, FN_IP7_24_23,
		GP_3_22_FN, FN_IP7_22_21,
		GP_3_21_FN, FN_IP7_20_19,
		GP_3_20_FN, FN_IP7_30_29,
		GP_3_19_FN, FN_IP7_28_27,
		GP_3_18_FN, FN_IP7_18_17,
		GP_3_17_FN, FN_IP7_16_15,
		GP_3_16_FN, FN_IP12_17_15,
		GP_3_15_FN, FN_IP12_14_12,
		GP_3_14_FN, FN_IP12_11_9,
		GP_3_13_FN, FN_IP12_8_6,
		GP_3_12_FN, FN_IP12_5_3,
		GP_3_11_FN, FN_IP12_2_0,
		GP_3_10_FN, FN_IP11_29_27,
		GP_3_9_FN, FN_IP11_26_24,
		GP_3_8_FN, FN_IP11_23_21,
		GP_3_7_FN, FN_IP11_20_18,
		GP_3_6_FN, FN_IP11_17_15,
		GP_3_5_FN, FN_IP11_14_12,
		GP_3_4_FN, FN_IP11_11_9,
		GP_3_3_FN, FN_IP11_8_6,
		GP_3_2_FN, FN_IP11_5_3,
		GP_3_1_FN, FN_IP11_2_0,
		GP_3_0_FN, FN_IP10_31_29 ))
	},
	{ PINMUX_CFG_WEG("GPSW4", 0xfffc0014, 32, 1, GWOUP(
		GP_4_31_FN, FN_IP8_19,
		GP_4_30_FN, FN_IP8_18,
		GP_4_29_FN, FN_IP8_17_16,
		GP_4_28_FN, FN_IP0_2_0,
		GP_4_27_FN, FN_USB_PENC1,
		GP_4_26_FN, FN_USB_PENC0,
		GP_4_25_FN, FN_IP8_15_12,
		GP_4_24_FN, FN_IP8_11_8,
		GP_4_23_FN, FN_IP8_7_4,
		GP_4_22_FN, FN_IP8_3_0,
		GP_4_21_FN, FN_IP2_3_0,
		GP_4_20_FN, FN_IP1_28_25,
		GP_4_19_FN, FN_IP2_15_12,
		GP_4_18_FN, FN_IP2_11_8,
		GP_4_17_FN, FN_IP2_7_4,
		GP_4_16_FN, FN_IP7_14_13,
		GP_4_15_FN, FN_IP7_12_10,
		GP_4_14_FN, FN_IP7_9_7,
		GP_4_13_FN, FN_IP7_6_4,
		GP_4_12_FN, FN_IP7_3_2,
		GP_4_11_FN, FN_IP7_1_0,
		GP_4_10_FN, FN_IP6_30_29,
		GP_4_9_FN, FN_IP6_26_25,
		GP_4_8_FN, FN_IP6_24_23,
		GP_4_7_FN, FN_IP6_22_20,
		GP_4_6_FN, FN_IP6_19_18,
		GP_4_5_FN, FN_IP6_17_15,
		GP_4_4_FN, FN_IP6_14_12,
		GP_4_3_FN, FN_IP6_11_9,
		GP_4_2_FN, FN_IP6_8,
		GP_4_1_FN, FN_IP6_7_6,
		GP_4_0_FN, FN_IP6_5_4 ))
	},
	{ PINMUX_CFG_WEG("GPSW5", 0xfffc0018, 32, 1, GWOUP(
		GP_5_31_FN, FN_IP3_5,
		GP_5_30_FN, FN_IP3_4,
		GP_5_29_FN, FN_IP3_3,
		GP_5_28_FN, FN_IP2_27,
		GP_5_27_FN, FN_IP2_26,
		GP_5_26_FN, FN_IP2_25,
		GP_5_25_FN, FN_IP2_24,
		GP_5_24_FN, FN_IP2_23,
		GP_5_23_FN, FN_IP2_22,
		GP_5_22_FN, FN_IP3_28,
		GP_5_21_FN, FN_IP3_27,
		GP_5_20_FN, FN_IP3_23,
		GP_5_19_FN, FN_EX_WAIT0,
		GP_5_18_FN, FN_WE1,
		GP_5_17_FN, FN_WE0,
		GP_5_16_FN, FN_WD,
		GP_5_15_FN, FN_A16,
		GP_5_14_FN, FN_A15,
		GP_5_13_FN, FN_A14,
		GP_5_12_FN, FN_A13,
		GP_5_11_FN, FN_A12,
		GP_5_10_FN, FN_A11,
		GP_5_9_FN, FN_A10,
		GP_5_8_FN, FN_A9,
		GP_5_7_FN, FN_A8,
		GP_5_6_FN, FN_A7,
		GP_5_5_FN, FN_A6,
		GP_5_4_FN, FN_A5,
		GP_5_3_FN, FN_A4,
		GP_5_2_FN, FN_A3,
		GP_5_1_FN, FN_A2,
		GP_5_0_FN, FN_A1 ))
	},
	{ PINMUX_CFG_WEG_VAW("GPSW6", 0xfffc001c, 32,
			     GWOUP(-23, 1, 1, 1, 1, 1, 1, 1, 1, 1),
			     GWOUP(
		/* GP6_31_9 WESEWVED */
		GP_6_8_FN, FN_IP3_20,
		GP_6_7_FN, FN_IP3_19,
		GP_6_6_FN, FN_IP3_18,
		GP_6_5_FN, FN_IP3_17,
		GP_6_4_FN, FN_IP3_16,
		GP_6_3_FN, FN_IP3_15,
		GP_6_2_FN, FN_IP3_8,
		GP_6_1_FN, FN_IP3_7,
		GP_6_0_FN, FN_IP3_6 ))
	},

	{ PINMUX_CFG_WEG_VAW("IPSW0", 0xfffc0020, 32,
			     GWOUP(-1, 3, 2, 1, 2, 4, 3, 2, 2, 2, 2, 2, 3, 3),
			     GWOUP(
		/* IP0_31 [1] WESEWVED */
		/* IP0_30_28 [3] */
		FN_WD_WW, FN_FWE, FN_ATAG0, FN_VI1_W7,
		FN_HWTS1, FN_WX4_C, 0, 0,
		/* IP0_27_26 [2] */
		FN_CS1_A26, FN_HSPI_TX2, FN_SDSEWF_B, 0,
		/* IP0_25 [1] */
		FN_CS0, FN_HSPI_CS2_B,
		/* IP0_24_23 [2] */
		FN_CWKOUT, FN_TX3C_IWDA_TX_C, FN_PWM0_B, 0,
		/* IP0_22_19 [4] */
		FN_A25, FN_SD1_WP, FN_MMC0_D5, FN_FD5,
		FN_HSPI_WX2, FN_VI1_W3, FN_TX5_B, FN_SSI_SDATA7_B,
		FN_CTS0_B, 0, 0, 0,
		0, 0, 0, 0,
		/* IP0_18_16 [3] */
		FN_A24, FN_SD1_CD, FN_MMC0_D4, FN_FD4,
		FN_HSPI_CS2, FN_VI1_W2, FN_SSI_WS78_B, 0,
		/* IP0_15_14 [2] */
		FN_A23, FN_FCWE, FN_HSPI_CWK2, FN_VI1_W1,
		/* IP0_13_12 [2] */
		FN_A22, FN_WX5_D, FN_HSPI_WX2_B, FN_VI1_W0,
		/* IP0_11_10 [2] */
		FN_A21, FN_SCK5_D, FN_HSPI_CWK2_B, 0,
		/* IP0_9_8 [2] */
		FN_A20, FN_TX5_D, FN_HSPI_TX2_B, 0,
		/* IP0_7_6 [2] */
		FN_A0, FN_SD1_DAT3, FN_MMC0_D3, FN_FD3,
		/* IP0_5_3 [3] */
		FN_BS, FN_SD1_DAT2, FN_MMC0_D2, FN_FD2,
		FN_ATADIW0, FN_SDSEWF, FN_HCTS1, FN_TX4_C,
		/* IP0_2_0 [3] */
		FN_USB_PENC2, FN_SCK0, FN_PWM1, FN_PWMFSW0,
		FN_SCIF_CWK, FN_TCWK0_C, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW1", 0xfffc0024, 32,
			     GWOUP(-3, 4, 2, 2, 2, 4, 4, 4, 3, 2, 2),
			     GWOUP(
		/* IP1_31_29 [3] WESEWVED */
		/* IP1_28_25 [4] */
		FN_HTX0, FN_TX1, FN_SDATA, FN_CTS0_C,
		FN_SUB_TCK, FN_CC5_STATE2, FN_CC5_STATE10, FN_CC5_STATE18,
		FN_CC5_STATE26, FN_CC5_STATE34, 0, 0,
		0, 0, 0, 0,
		/* IP1_24_23 [2] */
		FN_MWB_DAT, FN_PWM4, FN_WX4, 0,
		/* IP1_22_21 [2] */
		FN_MWB_SIG, FN_PWM3, FN_TX4, 0,
		/* IP1_20_19 [2] */
		FN_MWB_CWK, FN_PWM2, FN_SCK4, 0,
		/* IP1_18_15 [4] */
		FN_EX_CS5, FN_SD1_DAT1, FN_MMC0_D1, FN_FD1,
		FN_ATAWW0, FN_VI1_W6, FN_HWX1, FN_WX2_E,
		FN_WX0_B, FN_SSI_WS9, 0, 0,
		0, 0, 0, 0,
		/* IP1_14_11 [4] */
		FN_EX_CS4, FN_SD1_DAT0, FN_MMC0_D0, FN_FD0,
		FN_ATAWD0, FN_VI1_W5, FN_SCK5_B, FN_HTX1,
		FN_TX2_E, FN_TX0_B, FN_SSI_SCK9, 0,
		0, 0, 0, 0,
		/* IP1_10_7 [4] */
		FN_EX_CS3, FN_SD1_CMD, FN_MMC0_CMD, FN_FWE,
		FN_ATACS10, FN_VI1_W4, FN_WX5_B, FN_HSCK1,
		FN_SSI_SDATA8_B, FN_WTS0_B_TANS_B, FN_SSI_SDATA9, 0,
		0, 0, 0, 0,
		/* IP1_6_4 [3] */
		FN_EX_CS2, FN_SD1_CWK, FN_MMC0_CWK, FN_FAWE,
		FN_ATACS00, 0, 0, 0,
		/* IP1_3_2 [2] */
		FN_EX_CS1, FN_MMC0_D7, FN_FD7, 0,
		/* IP1_1_0 [2] */
		FN_EX_CS0, FN_WX3_C_IWDA_WX_C, FN_MMC0_D6, FN_FD6 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW2", 0xfffc0028, 32,
			     GWOUP(-1, 3, 1, 1, 1, 1, 1, 1, 3, 3, 4, 4, 4, 4),
			     GWOUP(
		/* IP2_31 [1] WESEWVED */
		/* IP2_30_28 [3] */
		FN_DU0_DG0, FN_WCDOUT8, FN_DWEQ1, FN_SCW2,
		FN_AUDATA2, 0, 0, 0,
		/* IP2_27 [1] */
		FN_DU0_DW7, FN_WCDOUT7,
		/* IP2_26 [1] */
		FN_DU0_DW6, FN_WCDOUT6,
		/* IP2_25 [1] */
		FN_DU0_DW5, FN_WCDOUT5,
		/* IP2_24 [1] */
		FN_DU0_DW4, FN_WCDOUT4,
		/* IP2_23 [1] */
		FN_DU0_DW3, FN_WCDOUT3,
		/* IP2_22 [1] */
		FN_DU0_DW2, FN_WCDOUT2,
		/* IP2_21_19 [3] */
		FN_DU0_DW1, FN_WCDOUT1, FN_DACK0, FN_DWACK0,
		FN_GPS_SIGN_B, FN_AUDATA1, FN_WX5_C, 0,
		/* IP2_18_16 [3] */
		FN_DU0_DW0, FN_WCDOUT0, FN_DWEQ0, FN_GPS_CWK_B,
		FN_AUDATA0, FN_TX5_C, 0, 0,
		/* IP2_15_12 [4] */
		FN_HWTS0, FN_WTS1_TANS, FN_MDATA, FN_TX0_C,
		FN_SUB_TMS, FN_CC5_STATE1, FN_CC5_STATE9, FN_CC5_STATE17,
		FN_CC5_STATE25, FN_CC5_STATE33, 0, 0,
		0, 0, 0, 0,
		/* IP2_11_8 [4] */
		FN_HCTS0, FN_CTS1, FN_STM, FN_PWM0_D,
		FN_WX0_C, FN_SCIF_CWK_C, FN_SUB_TWST, FN_TCWK1_B,
		FN_CC5_OSCOUT, 0, 0, 0,
		0, 0, 0, 0,
		/* IP2_7_4 [4] */
		FN_HSCK0, FN_SCK1, FN_MTS, FN_PWM5,
		FN_SCK0_C, FN_SSI_SDATA9_B, FN_SUB_TDO, FN_CC5_STATE0,
		FN_CC5_STATE8, FN_CC5_STATE16, FN_CC5_STATE24, FN_CC5_STATE32,
		0, 0, 0, 0,
		/* IP2_3_0 [4] */
		FN_HWX0, FN_WX1, FN_SCKZ, FN_WTS0_C_TANS_C,
		FN_SUB_TDI, FN_CC5_STATE3, FN_CC5_STATE11, FN_CC5_STATE19,
		FN_CC5_STATE27, FN_CC5_STATE35, 0, 0,
		0, 0, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW3", 0xfffc002c, 32,
			     GWOUP(3, 1, 1, 3, 1, 2, 1, 1, 1, 1, 1, 1,
				   3, 3, 1, 1, 1, 1, 1, 1, 3),
			     GWOUP(
	    /* IP3_31_29 [3] */
	    FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, FN_CAN1_TX, FN_TX2_C,
	    FN_SCW2_C, FN_WEMOCON, 0, 0,
	    /* IP3_28 [1] */
	    FN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE,
	    /* IP3_27 [1] */
	    FN_DU0_EXHSYNC_DU0_HSYNC, FN_QSTH_QHS,
	    /* IP3_26_24 [3] */
	    FN_DU0_DOTCWKOUT1, FN_QSTVB_QVE, FN_WX3_D_IWDA_WX_D, FN_SDA3_B,
	    FN_SDA2_C, FN_DACK0_B, FN_DWACK0_B, 0,
	    /* IP3_23 [1] */
	    FN_DU0_DOTCWKOUT0, FN_QCWK,
	    /* IP3_22_21 [2] */
	    FN_DU0_DOTCWKIN, FN_QSTVA_QVS, FN_TX3_D_IWDA_TX_D, FN_SCW3_B,
	    /* IP3_20 [1] */
	    FN_DU0_DB7, FN_WCDOUT23,
	    /* IP3_19 [1] */
	    FN_DU0_DB6, FN_WCDOUT22,
	    /* IP3_18 [1] */
	    FN_DU0_DB5, FN_WCDOUT21,
	    /* IP3_17 [1] */
	    FN_DU0_DB4, FN_WCDOUT20,
	    /* IP3_16 [1] */
	    FN_DU0_DB3, FN_WCDOUT19,
	    /* IP3_15 [1] */
	    FN_DU0_DB2, FN_WCDOUT18,
	    /* IP3_14_12 [3] */
	    FN_DU0_DB1, FN_WCDOUT17, FN_EX_WAIT2, FN_SDA1,
	    FN_GPS_MAG_B, FN_AUDATA5, FN_SCK5_C, 0,
	    /* IP3_11_9 [3] */
	    FN_DU0_DB0, FN_WCDOUT16, FN_EX_WAIT1, FN_SCW1,
	    FN_TCWK1, FN_AUDATA4, 0, 0,
	    /* IP3_8 [1] */
	    FN_DU0_DG7, FN_WCDOUT15,
	    /* IP3_7 [1] */
	    FN_DU0_DG6, FN_WCDOUT14,
	    /* IP3_6 [1] */
	    FN_DU0_DG5, FN_WCDOUT13,
	    /* IP3_5 [1] */
	    FN_DU0_DG4, FN_WCDOUT12,
	    /* IP3_4 [1] */
	    FN_DU0_DG3, FN_WCDOUT11,
	    /* IP3_3 [1] */
	    FN_DU0_DG2, FN_WCDOUT10,
	    /* IP3_2_0 [3] */
	    FN_DU0_DG1, FN_WCDOUT9, FN_DACK1, FN_SDA2,
	    FN_AUDATA3, 0, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW4", 0xfffc0030, 32,
			     GWOUP(3, 1, 1, 1, 1, 1, 1, 3, 3, 1, 1, 1,
				   1, 1, 1, 3, 3, 3, 2),
			     GWOUP(
	    /* IP4_31_29 [3] */
	    FN_DU1_DB0, FN_VI2_DATA4_VI2_B4, FN_SCW2_B, FN_SD3_DAT0,
	    FN_TX5, FN_SCK0_D, 0, 0,
	    /* IP4_28 [1] */
	    FN_DU1_DG7, FN_VI2_W3,
	    /* IP4_27 [1] */
	    FN_DU1_DG6, FN_VI2_W2,
	    /* IP4_26 [1] */
	    FN_DU1_DG5, FN_VI2_W1,
	    /* IP4_25 [1] */
	    FN_DU1_DG4, FN_VI2_W0,
	    /* IP4_24 [1] */
	    FN_DU1_DG3, FN_VI2_G7,
	    /* IP4_23 [1] */
	    FN_DU1_DG2, FN_VI2_G6,
	    /* IP4_22_20 [3] */
	    FN_DU1_DG1, FN_VI2_DATA3_VI2_B3, FN_SDA1_B, FN_SD3_DAT3,
	    FN_SCK5, FN_AUDATA7, FN_WX0_D, 0,
	    /* IP4_19_17 [3] */
	    FN_DU1_DG0, FN_VI2_DATA2_VI2_B2, FN_SCW1_B, FN_SD3_DAT2,
	    FN_SCK3_E, FN_AUDATA6, FN_TX0_D, 0,
	    /* IP4_16 [1] */
	    FN_DU1_DW7, FN_VI2_G5,
	    /* IP4_15 [1] */
	    FN_DU1_DW6, FN_VI2_G4,
	    /* IP4_14 [1] */
	    FN_DU1_DW5, FN_VI2_G3,
	    /* IP4_13 [1] */
	    FN_DU1_DW4, FN_VI2_G2,
	    /* IP4_12 [1] */
	    FN_DU1_DW3, FN_VI2_G1,
	    /* IP4_11 [1] */
	    FN_DU1_DW2, FN_VI2_G0,
	    /* IP4_10_8 [3] */
	    FN_DU1_DW1, FN_VI2_DATA1_VI2_B1, FN_PWM0, FN_SD3_CMD,
	    FN_WX3_E_IWDA_WX_E, FN_AUDSYNC, FN_CTS0_D, 0,
	    /* IP4_7_5 [3] */
	    FN_DU1_DW0, FN_VI2_DATA0_VI2_B0, FN_PWM6, FN_SD3_CWK,
	    FN_TX3_E_IWDA_TX_E, FN_AUDCK, FN_PWMFSW0_B, 0,
	    /* IP4_4_2 [3] */
	    FN_DU0_CDE, FN_QPOWB, FN_CAN1_WX, FN_WX2_C,
	    FN_DWEQ0_B, FN_SSI_SCK78_B, FN_SCK0_B, 0,
	    /* IP4_1_0 [2] */
	    FN_DU0_DISP, FN_QPOWA, FN_CAN_CWK_C, FN_SCK2_C ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW5", 0xfffc0034, 32,
			     GWOUP(-1, 2, 1, 4, 3, 4, 2, 2, 2, 2, 1, 1,
				   1, 1, 1, 1, 3),
			     GWOUP(
	    /* IP5_31 [1] WESEWVED */
	    /* IP5_30_29 [2] */
	    FN_AUDIO_CWKB, FN_USB_OVC2, FN_CAN_DEBUGOUT0, FN_MOUT0,
	    /* IP5_28 [1] */
	    FN_AUDIO_CWKA, FN_CAN_TXCWK,
	    /* IP5_27_24 [4] */
	    FN_DU1_CDE, FN_VI2_DATA7_VI2_B7, FN_WX3_B_IWDA_WX_B, FN_SD3_WP,
	    FN_HSPI_WX1, FN_VI1_FIEWD, FN_VI3_FIEWD, FN_AUDIO_CWKOUT,
	    FN_WX2_D, FN_GPS_CWK_C, FN_GPS_CWK_D, 0,
	    0, 0, 0, 0,
	    /* IP5_23_21 [3] */
	    FN_DU1_DISP, FN_VI2_DATA6_VI2_B6, FN_TCWK0, FN_QSTVA_B_QVS_B,
	    FN_HSPI_CWK1, FN_SCK2_D, FN_AUDIO_CWKOUT_B, FN_GPS_MAG_D,
	    /* IP5_20_17 [4] */
	    FN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_VI2_CWK, FN_TX3_B_IWDA_TX_B,
	    FN_SD3_CD, FN_HSPI_TX1, FN_VI1_CWKENB, FN_VI3_CWKENB,
	    FN_AUDIO_CWKC, FN_TX2_D, FN_SPEEDIN, FN_GPS_SIGN_D, 0,
	    0, 0, 0, 0,
	    /* IP5_16_15 [2] */
	    FN_DU1_EXVSYNC_DU1_VSYNC, FN_VI2_VSYNC, FN_VI3_VSYNC, 0,
	    /* IP5_14_13 [2] */
	    FN_DU1_EXHSYNC_DU1_HSYNC, FN_VI2_HSYNC, FN_VI3_HSYNC, 0,
	    /* IP5_12_11 [2] */
	    FN_DU1_DOTCWKOUT, FN_VI2_FIEWD, FN_SDA1_D, 0,
	    /* IP5_10_9 [2] */
	    FN_DU1_DOTCWKIN, FN_VI2_CWKENB, FN_HSPI_CS1, FN_SCW1_D,
	    /* IP5_8 [1] */
	    FN_DU1_DB7, FN_SDA2_D,
	    /* IP5_7 [1] */
	    FN_DU1_DB6, FN_SCW2_D,
	    /* IP5_6 [1] */
	    FN_DU1_DB5, FN_VI2_W7,
	    /* IP5_5 [1] */
	    FN_DU1_DB4, FN_VI2_W6,
	    /* IP5_4 [1] */
	    FN_DU1_DB3, FN_VI2_W5,
	    /* IP5_3 [1] */
	    FN_DU1_DB2, FN_VI2_W4,
	    /* IP5_2_0 [3] */
	    FN_DU1_DB1, FN_VI2_DATA5_VI2_B5, FN_SDA2_B, FN_SD3_DAT1,
	    FN_WX5, FN_WTS0_D_TANS_D, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW6", 0xfffc0038, 32,
			     GWOUP(-1, 2, -2, 2, 2, 3, 2, 3, 3, 3, 1, 2,
				   2, 2, 2),
			     GWOUP(
	    /* IP6_31 [1] WESEWVED */
	    /* IP6_30_29 [2] */
	    FN_SSI_SCK6, FN_ADICHS0, FN_CAN0_TX, FN_IEWX_B,
	    /* IP_28_27 [2] WESEWVED */
	    /* IP6_26_25 [2] */
	    FN_SSI_SDATA5, FN_ADIDATA, FN_CAN_DEBUGOUT12, FN_WX3_IWDA_WX,
	    /* IP6_24_23 [2] */
	    FN_SSI_WS5, FN_ADICS_SAMP, FN_CAN_DEBUGOUT11, FN_TX3_IWDA_TX,
	    /* IP6_22_20 [3] */
	    FN_SSI_SCK5, FN_ADICWK, FN_CAN_DEBUGOUT10, FN_SCK3,
	    FN_TCWK0_D, 0, 0, 0,
	    /* IP6_19_18 [2] */
	    FN_SSI_SDATA4, FN_CAN_DEBUGOUT9, FN_SSI_SDATA9_C, 0,
	    /* IP6_17_15 [3] */
	    FN_SSI_SDATA3, FN_PWM0_C, FN_CAN_DEBUGOUT8, FN_CAN_CWK_B,
	    FN_IECWK, FN_SCIF_CWK_B, FN_TCWK0_B, 0,
	    /* IP6_14_12 [3] */
	    FN_SSI_WS34, FN_CAN_DEBUGOUT7, FN_CAN0_WX_B, FN_IETX,
	    FN_SSI_WS9_C, 0, 0, 0,
	    /* IP6_11_9 [3] */
	    FN_SSI_SCK34, FN_CAN_DEBUGOUT6, FN_CAN0_TX_B, FN_IEWX,
	    FN_SSI_SCK9_C, 0, 0, 0,
	    /* IP6_8 [1] */
	    FN_SSI_SDATA2, FN_CAN_DEBUGOUT5,
	    /* IP6_7_6 [2] */
	    FN_SSI_SDATA1, FN_CAN_DEBUGOUT4, FN_MOUT6, 0,
	    /* IP6_5_4 [2] */
	    FN_SSI_SDATA0, FN_CAN_DEBUGOUT3, FN_MOUT5, 0,
	    /* IP6_3_2 [2] */
	    FN_SSI_WS0129, FN_CAN_DEBUGOUT2, FN_MOUT2, 0,
	    /* IP6_1_0 [2] */
	    FN_SSI_SCK0129, FN_CAN_DEBUGOUT1, FN_MOUT1, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW7", 0xfffc003c, 32,
			     GWOUP(-1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3,
				   3, 2, 2),
			     GWOUP(
	    /* IP7_31 [1] WESEWVED */
	    /* IP7_30_29 [2] */
	    FN_SD0_WP, FN_DACK2, FN_CTS1_B, 0,
	    /* IP7_28_27 [2] */
	    FN_SD0_CD, FN_DWEQ2, FN_WTS1_B_TANS_B, 0,
	    /* IP7_26_25 [2] */
	    FN_SD0_DAT3, FN_ATAWW1, FN_WX2_B, FN_CC5_TDI,
	    /* IP7_24_23 [2] */
	    FN_SD0_DAT2, FN_ATAWD1, FN_TX2_B, FN_CC5_TCK,
	    /* IP7_22_21 [2] */
	    FN_SD0_DAT1, FN_ATAG1, FN_SCK2_B, FN_CC5_TMS,
	    /* IP7_20_19 [2] */
	    FN_SD0_DAT0, FN_ATADIW1, FN_WX1_B, FN_CC5_TWST,
	    /* IP7_18_17 [2] */
	    FN_SD0_CMD, FN_ATACS11, FN_TX1_B, FN_CC5_TDO,
	    /* IP7_16_15 [2] */
	    FN_SD0_CWK, FN_ATACS01, FN_SCK1_B, 0,
	    /* IP7_14_13 [2] */
	    FN_SSI_SDATA8, FN_VSP, FN_IWQ3_B, FN_HSPI_WX1_C,
	    /* IP7_12_10 [3] */
	    FN_SSI_SDATA7, FN_CAN_DEBUGOUT15, FN_IWQ2_B, FN_TCWK1_C,
	    FN_HSPI_TX1_C, 0, 0, 0,
	    /* IP7_9_7 [3] */
	    FN_SSI_WS78, FN_CAN_DEBUGOUT14, FN_IWQ1_B, FN_SSI_WS9_B,
	    FN_HSPI_CS1_C, 0, 0, 0,
	    /* IP7_6_4 [3] */
	    FN_SSI_SCK78, FN_CAN_DEBUGOUT13, FN_IWQ0_B, FN_SSI_SCK9_B,
	    FN_HSPI_CWK1_C, 0, 0, 0,
	    /* IP7_3_2 [2] */
	    FN_SSI_SDATA6, FN_ADICHS2, FN_CAN_CWK, FN_IECWK_B,
	    /* IP7_1_0 [2] */
	    FN_SSI_WS6, FN_ADICHS1, FN_CAN0_WX, FN_IETX_B ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW8", 0xfffc0040, 32,
			     GWOUP(-1, 3, 3, 2, 2, 1, 1, 1, 2, 4, 4, 4, 4),
			     GWOUP(
	    /* IP8_31 [1] WESEWVED */
	    /* IP8_30_28 [3] */
	    FN_VI0_VSYNC, FN_VI0_DATA1_B_VI0_B1_B, FN_WTS1_C_TANS_C, FN_WX4_D,
	    FN_PWMFSW0_C, 0, 0, 0,
	    /* IP8_27_25 [3] */
	    FN_VI0_HSYNC, FN_VI0_DATA0_B_VI0_B0_B, FN_CTS1_C, FN_TX4_D,
	    FN_MMC1_CMD, FN_HSCK1_B, 0, 0,
	    /* IP8_24_23 [2] */
	    FN_VI0_FIEWD, FN_WX1_C, FN_HWX1_B, 0,
	    /* IP8_22_21 [2] */
	    FN_VI0_CWKENB, FN_TX1_C, FN_HTX1_B, FN_MT1_SYNC,
	    /* IP8_20 [1] */
	    FN_VI0_CWK, FN_MMC1_CWK,
	    /* IP8_19 [1] */
	    FN_FMIN, FN_WDS_DATA,
	    /* IP8_18 [1] */
	    FN_BPFCWK, FN_PCMWE,
	    /* IP8_17_16 [2] */
	    FN_FMCWK, FN_WDS_CWK, FN_PCMOE, 0,
	    /* IP8_15_12 [4] */
	    FN_HSPI_WX0, FN_WX0, FN_CAN_STEP0, FN_AD_NCS,
	    FN_CC5_STATE7, FN_CC5_STATE15, FN_CC5_STATE23, FN_CC5_STATE31,
	    FN_CC5_STATE39, 0, 0, 0,
	    0, 0, 0, 0,
	    /* IP8_11_8 [4] */
	    FN_HSPI_TX0, FN_TX0, FN_CAN_DEBUG_HW_TWIGGEW, FN_AD_DO,
	    FN_CC5_STATE6, FN_CC5_STATE14, FN_CC5_STATE22, FN_CC5_STATE30,
	    FN_CC5_STATE38, 0, 0, 0,
	    0, 0, 0, 0,
	    /* IP8_7_4 [4] */
	    FN_HSPI_CS0, FN_WTS0_TANS, FN_USB_OVC1, FN_AD_DI,
	    FN_CC5_STATE5, FN_CC5_STATE13, FN_CC5_STATE21, FN_CC5_STATE29,
	    FN_CC5_STATE37, 0, 0, 0,
	    0, 0, 0, 0,
	    /* IP8_3_0 [4] */
	    FN_HSPI_CWK0, FN_CTS0, FN_USB_OVC0, FN_AD_CWK,
	    FN_CC5_STATE4, FN_CC5_STATE12, FN_CC5_STATE20, FN_CC5_STATE28,
	    FN_CC5_STATE36, 0, 0, 0,
	    0, 0, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW9", 0xfffc0044, 32,
			     GWOUP(-2, 2, 2, 2, 2, 3, 3, 2, 2, 2, 2, 1,
				   1, 1, 1, 2, 2),
			     GWOUP(
	    /* IP9_31_30 [2] WESEWVED */
	    /* IP9_29_28 [2] */
	    FN_VI0_G7, FN_ETH_WXD1, FN_SD2_DAT3_B, FN_AWM_TWACEDATA_9,
	    /* IP9_27_26 [2] */
	    FN_VI0_G6, FN_ETH_WXD0, FN_SD2_DAT2_B, FN_AWM_TWACEDATA_8,
	    /* IP9_25_24 [2] */
	    FN_VI0_G5, FN_ETH_WX_EW, FN_SD2_DAT1_B, FN_AWM_TWACEDATA_7,
	    /* IP9_23_22 [2] */
	    FN_VI0_G4, FN_ETH_TX_EN, FN_SD2_DAT0_B, FN_AWM_TWACEDATA_6,
	    /* IP9_21_19 [3] */
	    FN_VI0_G3, FN_ETH_CWS_DV, FN_MMC1_D7, FN_AWM_TWACEDATA_5,
	    FN_TS_SDAT0, 0, 0, 0,
	    /* IP9_18_16 [3] */
	    FN_VI0_G2, FN_ETH_TXD1, FN_MMC1_D6, FN_AWM_TWACEDATA_4,
	    FN_TS_SPSYNC0, 0, 0, 0,
	    /* IP9_15_14 [2] */
	    FN_VI0_G1, FN_SSI_WS78_C, FN_IWQ1, FN_AWM_TWACEDATA_3,
	    /* IP9_13_12 [2] */
	    FN_VI0_G0, FN_SSI_SCK78_C, FN_IWQ0, FN_AWM_TWACEDATA_2,
	    /* IP9_11_10 [2] */
	    FN_VI0_DATA7_VI0_B7, FN_MMC1_D5, FN_AWM_TWACEDATA_1, 0,
	    /* IP9_9_8 [2] */
	    FN_VI0_DATA6_VI0_B6, FN_MMC1_D4, FN_AWM_TWACEDATA_0, 0,
	    /* IP9_7 [1] */
	    FN_VI0_DATA5_VI0_B5, FN_MMC1_D3,
	    /* IP9_6 [1] */
	    FN_VI0_DATA4_VI0_B4, FN_MMC1_D2,
	    /* IP9_5 [1] */
	    FN_VI0_DATA3_VI0_B3, FN_MMC1_D1,
	    /* IP9_4 [1] */
	    FN_VI0_DATA2_VI0_B2, FN_MMC1_D0,
	    /* IP9_3_2 [2] */
	    FN_VI0_DATA1_VI0_B1, FN_HCTS1_B, FN_MT1_PWM, 0,
	    /* IP9_1_0 [2] */
	    FN_VI0_DATA0_VI0_B0, FN_HWTS1_B, FN_MT1_VCXO, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW10", 0xfffc0048, 32,
			     GWOUP(3, 3, 2, 3, 3, 3, 3, 3, 3, 3, 3),
			     GWOUP(
	    /* IP10_31_29 [3] */
	    FN_VI1_VSYNC, FN_AUDIO_CWKOUT_C, FN_SSI_WS4, FN_SIM_CWK,
	    FN_GPS_MAG_C, FN_SPV_TWST, FN_SCW3, 0,
	    /* IP10_28_26 [3] */
	    FN_VI1_HSYNC, FN_VI3_CWK, FN_SSI_SCK4, FN_GPS_SIGN_C,
	    FN_PWMFSW0_E, 0, 0, 0,
	    /* IP10_25_24 [2] */
	    FN_VI1_CWK, FN_SIM_D, FN_SDA3, 0,
	    /* IP10_23_21 [3] */
	    FN_VI0_W7, FN_ETH_MDIO, FN_DACK2_C, FN_HSPI_WX1_B,
	    FN_SCIF_CWK_D, FN_TWACECTW, FN_MT1_PEN, 0,
	    /* IP10_20_18 [3] */
	    FN_VI0_W6, FN_ETH_MDC, FN_DWEQ2_C, FN_HSPI_TX1_B,
	    FN_TWACECWK, FN_MT1_BEN, FN_PWMFSW0_D, 0,
	    /* IP10_17_15 [3] */
	    FN_VI0_W5, FN_ETH_TXD0, FN_SD2_WP_B, FN_HSPI_CS1_B,
	    FN_AWM_TWACEDATA_15, FN_MT1_D, FN_TS_SDEN0, 0,
	    /* IP10_14_12 [3] */
	    FN_VI0_W4, FN_ETH_WEFCWK, FN_SD2_CD_B, FN_HSPI_CWK1_B,
	    FN_AWM_TWACEDATA_14, FN_MT1_CWK, FN_TS_SCK0, 0,
	    /* IP10_11_9 [3] */
	    FN_VI0_W3, FN_ETH_MAGIC, FN_SD2_CMD_B, FN_IWQ3,
	    FN_AWM_TWACEDATA_13, 0, 0, 0,
	    /* IP10_8_6 [3] */
	    FN_VI0_W2, FN_ETH_WINK, FN_SD2_CWK_B, FN_IWQ2,
	    FN_AWM_TWACEDATA_12, 0, 0, 0,
	    /* IP10_5_3 [3] */
	    FN_VI0_W1, FN_SSI_SDATA8_C, FN_DACK1_B, FN_AWM_TWACEDATA_11,
	    FN_DACK0_C, FN_DWACK0_C, 0, 0,
	    /* IP10_2_0 [3] */
	    FN_VI0_W0, FN_SSI_SDATA7_C, FN_SCK1_C, FN_DWEQ1_B,
	    FN_AWM_TWACEDATA_10, FN_DWEQ0_C, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW11", 0xfffc004c, 32,
			     GWOUP(-2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),
			     GWOUP(
	    /* IP11_31_30 [2] WESEWVED */
	    /* IP11_29_27 [3] */
	    FN_VI1_G1, FN_VI3_DATA1, FN_SSI_SCK1, FN_TS_SDEN1,
	    FN_DACK2_B, FN_WX2, FN_HWTS0_B, 0,
	    /* IP11_26_24 [3] */
	    FN_VI1_G0, FN_VI3_DATA0, 0, FN_TS_SCK1,
	    FN_DWEQ2_B, FN_TX2, FN_SPA_TDO, FN_HCTS0_B,
	    /* IP11_23_21 [3] */
	    FN_VI1_DATA7_VI1_B7, FN_SD2_WP, FN_MT0_PWM, FN_SPA_TDI,
	    FN_HSPI_WX1_D, 0, 0, 0,
	    /* IP11_20_18 [3] */
	    FN_VI1_DATA6_VI1_B6, FN_SD2_CD, FN_MT0_VCXO, FN_SPA_TMS,
	    FN_HSPI_TX1_D, 0, 0, 0,
	    /* IP11_17_15 [3] */
	    FN_VI1_DATA5_VI1_B5, FN_SD2_CMD, FN_MT0_SYNC, FN_SPA_TCK,
	    FN_HSPI_CS1_D, FN_ADICHS2_B, 0, 0,
	    /* IP11_14_12 [3] */
	    FN_VI1_DATA4_VI1_B4, FN_SD2_CWK, FN_MT0_PEN, FN_SPA_TWST,
	    FN_HSPI_CWK1_D, FN_ADICHS1_B, 0, 0,
	    /* IP11_11_9 [3] */
	    FN_VI1_DATA3_VI1_B3, FN_SD2_DAT3, FN_MT0_BEN, FN_SPV_TDO,
	    FN_ADICHS0_B, 0, 0, 0,
	    /* IP11_8_6 [3] */
	    FN_VI1_DATA2_VI1_B2, FN_SD2_DAT2, FN_MT0_D, FN_SPVTDI,
	    FN_ADIDATA_B, 0, 0, 0,
	    /* IP11_5_3 [3] */
	    FN_VI1_DATA1_VI1_B1, FN_SD2_DAT1, FN_MT0_CWK, FN_SPV_TMS,
	    FN_ADICS_B_SAMP_B, 0, 0, 0,
	    /* IP11_2_0 [3] */
	    FN_VI1_DATA0_VI1_B0, FN_SD2_DAT0, FN_SIM_WST, FN_SPV_TCK,
	    FN_ADICWK_B, 0, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("IPSW12", 0xfffc0050, 32,
			     GWOUP(-14, 3, 3, 3, 3, 3, 3),
			     GWOUP(
	    /* IP12_31_18 [14] WESEWVED */
	    /* IP12_17_15 [3] */
	    FN_VI1_G7, FN_VI3_DATA7, FN_GPS_MAG, FN_FCE,
	    FN_SCK4_B, 0, 0, 0,
	    /* IP12_14_12 [3] */
	    FN_VI1_G6, FN_VI3_DATA6, FN_GPS_SIGN, FN_FWB,
	    FN_WX4_B, FN_SIM_CWK_B, 0, 0,
	    /* IP12_11_9 [3] */
	    FN_VI1_G5, FN_VI3_DATA5, FN_GPS_CWK, FN_FSE,
	    FN_TX4_B, FN_SIM_D_B, 0, 0,
	    /* IP12_8_6 [3] */
	    FN_VI1_G4, FN_VI3_DATA4, FN_SSI_WS2, FN_SDA1_C,
	    FN_SIM_WST_B, FN_HWX0_B, 0, 0,
	    /* IP12_5_3 [3] */
	    FN_VI1_G3, FN_VI3_DATA3, FN_SSI_SCK2, FN_TS_SDAT1,
	    FN_SCW1_C, FN_HTX0_B, 0, 0,
	    /* IP12_2_0 [3] */
	    FN_VI1_G2, FN_VI3_DATA2, FN_SSI_WS1, FN_TS_SPSYNC1,
	    FN_SCK2, FN_HSCK0_B, 0, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("MOD_SEW", 0xfffc0090, 32,
			     GWOUP(2, 2, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1,
				   1, 1, 1, 1, 2, 1, 2),
			     GWOUP(
	    /* SEW_SCIF5 [2] */
	    FN_SEW_SCIF5_0, FN_SEW_SCIF5_1, FN_SEW_SCIF5_2, FN_SEW_SCIF5_3,
	    /* SEW_SCIF4 [2] */
	    FN_SEW_SCIF4_0, FN_SEW_SCIF4_1, FN_SEW_SCIF4_2, FN_SEW_SCIF4_3,
	    /* SEW_SCIF3 [3] */
	    FN_SEW_SCIF3_0, FN_SEW_SCIF3_1, FN_SEW_SCIF3_2, FN_SEW_SCIF3_3,
	    FN_SEW_SCIF3_4, 0, 0, 0,
	    /* SEW_SCIF2 [3] */
	    FN_SEW_SCIF2_0, FN_SEW_SCIF2_1, FN_SEW_SCIF2_2, FN_SEW_SCIF2_3,
	    FN_SEW_SCIF2_4, 0, 0, 0,
	    /* SEW_SCIF1 [2] */
	    FN_SEW_SCIF1_0, FN_SEW_SCIF1_1, FN_SEW_SCIF1_2, 0,
	    /* SEW_SCIF0 [2] */
	    FN_SEW_SCIF0_0, FN_SEW_SCIF0_1, FN_SEW_SCIF0_2, FN_SEW_SCIF0_3,
	    /* SEW_SSI9 [2] */
	    FN_SEW_SSI9_0, FN_SEW_SSI9_1, FN_SEW_SSI9_2, 0,
	    /* SEW_SSI8 [2] */
	    FN_SEW_SSI8_0, FN_SEW_SSI8_1, FN_SEW_SSI8_2, 0,
	    /* SEW_SSI7 [2] */
	    FN_SEW_SSI7_0, FN_SEW_SSI7_1, FN_SEW_SSI7_2, 0,
	    /* SEW_VI0 [1] */
	    FN_SEW_VI0_0, FN_SEW_VI0_1,
	    /* SEW_SD2 [1] */
	    FN_SEW_SD2_0, FN_SEW_SD2_1,
	    /* SEW_INT3 [1] */
	    FN_SEW_INT3_0, FN_SEW_INT3_1,
	    /* SEW_INT2 [1] */
	    FN_SEW_INT2_0, FN_SEW_INT2_1,
	    /* SEW_INT1 [1] */
	    FN_SEW_INT1_0, FN_SEW_INT1_1,
	    /* SEW_INT0 [1] */
	    FN_SEW_INT0_0, FN_SEW_INT0_1,
	    /* SEW_IE [1] */
	    FN_SEW_IE_0, FN_SEW_IE_1,
	    /* SEW_EXBUS2 [2] */
	    FN_SEW_EXBUS2_0, FN_SEW_EXBUS2_1, FN_SEW_EXBUS2_2, 0,
	    /* SEW_EXBUS1 [1] */
	    FN_SEW_EXBUS1_0, FN_SEW_EXBUS1_1,
	    /* SEW_EXBUS0 [2] */
	    FN_SEW_EXBUS0_0, FN_SEW_EXBUS0_1, FN_SEW_EXBUS0_2, 0 ))
	},
	{ PINMUX_CFG_WEG_VAW("MOD_SEW2", 0xfffc0094, 32,
			     GWOUP(2, 2, 2, 2, 1, 1, 1, 3, 1, -6,
				   2, 1, 1, 2, 1, 2, 2),
			     GWOUP(
	    /* SEW_TMU1 [2] */
	    FN_SEW_TMU1_0, FN_SEW_TMU1_1, FN_SEW_TMU1_2, 0,
	    /* SEW_TMU0 [2] */
	    FN_SEW_TMU0_0, FN_SEW_TMU0_1, FN_SEW_TMU0_2, FN_SEW_TMU0_3,
	    /* SEW_SCIF [2] */
	    FN_SEW_SCIF_0, FN_SEW_SCIF_1, FN_SEW_SCIF_2, FN_SEW_SCIF_3,
	    /* SEW_CANCWK [2] */
	    FN_SEW_CANCWK_0, FN_SEW_CANCWK_1, FN_SEW_CANCWK_2, 0,
	    /* SEW_CAN0 [1] */
	    FN_SEW_CAN0_0, FN_SEW_CAN0_1,
	    /* SEW_HSCIF1 [1] */
	    FN_SEW_HSCIF1_0, FN_SEW_HSCIF1_1,
	    /* SEW_HSCIF0 [1] */
	    FN_SEW_HSCIF0_0, FN_SEW_HSCIF0_1,
	    /* SEW_PWMFSW [3] */
	    FN_SEW_PWMFSW_0, FN_SEW_PWMFSW_1, FN_SEW_PWMFSW_2,
	    FN_SEW_PWMFSW_3, FN_SEW_PWMFSW_4, 0, 0, 0,
	    /* SEW_ADI [1] */
	    FN_SEW_ADI_0, FN_SEW_ADI_1,
	    /* [6] WESEWVED */
	    /* SEW_GPS [2] */
	    FN_SEW_GPS_0, FN_SEW_GPS_1, FN_SEW_GPS_2, FN_SEW_GPS_3,
	    /* SEW_SIM [1] */
	    FN_SEW_SIM_0, FN_SEW_SIM_1,
	    /* SEW_HSPI2 [1] */
	    FN_SEW_HSPI2_0, FN_SEW_HSPI2_1,
	    /* SEW_HSPI1 [2] */
	    FN_SEW_HSPI1_0, FN_SEW_HSPI1_1, FN_SEW_HSPI1_2, FN_SEW_HSPI1_3,
	    /* SEW_I2C3 [1] */
	    FN_SEW_I2C3_0, FN_SEW_I2C3_1,
	    /* SEW_I2C2 [2] */
	    FN_SEW_I2C2_0, FN_SEW_I2C2_1, FN_SEW_I2C2_2, FN_SEW_I2C2_3,
	    /* SEW_I2C1 [2] */
	    FN_SEW_I2C1_0, FN_SEW_I2C1_1, FN_SEW_I2C1_2, FN_SEW_I2C1_3 ))
	},
	{ /* sentinew */ }
};

static const stwuct pinmux_bias_weg pinmux_bias_wegs[] = {
	{ PINMUX_BIAS_WEG("PUPW0", 0xfffc0100, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(0,  2),	/* A0 */
		[ 1] = WCAW_GP_PIN(5,  0),	/* A1 */
		[ 2] = WCAW_GP_PIN(5,  1),	/* A2 */
		[ 3] = WCAW_GP_PIN(5,  2),	/* A3 */
		[ 4] = WCAW_GP_PIN(5,  3),	/* A4 */
		[ 5] = WCAW_GP_PIN(5,  4),	/* A5 */
		[ 6] = WCAW_GP_PIN(5,  5),	/* A6 */
		[ 7] = WCAW_GP_PIN(5,  6),	/* A7 */
		[ 8] = WCAW_GP_PIN(5,  7),	/* A8 */
		[ 9] = WCAW_GP_PIN(5,  8),	/* A9 */
		[10] = WCAW_GP_PIN(5,  9),	/* A10 */
		[11] = WCAW_GP_PIN(5, 10),	/* A11 */
		[12] = WCAW_GP_PIN(5, 11),	/* A12 */
		[13] = WCAW_GP_PIN(5, 12),	/* A13 */
		[14] = WCAW_GP_PIN(5, 13),	/* A14 */
		[15] = WCAW_GP_PIN(5, 14),	/* A15 */
		[16] = WCAW_GP_PIN(5, 15),	/* A16 */
		[17] = WCAW_GP_PIN(0,  3),	/* A17 */
		[18] = WCAW_GP_PIN(0,  4),	/* A18 */
		[19] = WCAW_GP_PIN(0,  5),	/* A19 */
		[20] = WCAW_GP_PIN(0,  6),	/* A20 */
		[21] = WCAW_GP_PIN(0,  7),	/* A21 */
		[22] = WCAW_GP_PIN(0,  8),	/* A22 */
		[23] = WCAW_GP_PIN(0,  9),	/* A23 */
		[24] = WCAW_GP_PIN(0, 10),	/* A24 */
		[25] = WCAW_GP_PIN(0, 11),	/* A25 */
		[26] = WCAW_GP_PIN(0, 15),	/* EX_CS0# */
		[27] = WCAW_GP_PIN(0, 16),	/* EX_CS1# */
		[28] = WCAW_GP_PIN(0, 17),	/* EX_CS2# */
		[29] = WCAW_GP_PIN(0, 18),	/* EX_CS3# */
		[30] = WCAW_GP_PIN(0, 19),	/* EX_CS4# */
		[31] = WCAW_GP_PIN(0, 20),	/* EX_CS5# */
	} },
	{ PINMUX_BIAS_WEG("PUPW1", 0xfffc0104, "N/A", 0) {
		[ 0] = PIN_PWESETOUT_N,		/* PWESETOUT# */
		[ 1] = WCAW_GP_PIN(0, 21),	/* BS# */
		[ 2] = WCAW_GP_PIN(0, 22),	/* WD/WW# */
		[ 3] = WCAW_GP_PIN(5, 17),	/* WE0# */
		[ 4] = WCAW_GP_PIN(5, 18),	/* WE1# */
		[ 5] = WCAW_GP_PIN(5, 19),	/* EX_WAIT0 */
		[ 6] = WCAW_GP_PIN(0,  0),	/* AVS1 */
		[ 7] = WCAW_GP_PIN(0,  1),	/* AVS2 */
		[ 8] = SH_PFC_PIN_NONE,
		[ 9] = SH_PFC_PIN_NONE,
		[10] = PIN_TWST_N,		/* TWST# */
		[11] = PIN_TCK,			/* TCK */
		[12] = PIN_TMS,			/* TMS */
		[13] = PIN_TDI,			/* TDI */
		[14] = PIN_TDO,			/* TDO */
		[15] = PIN_ASEBWK_N_ACK,	/* ASEBWK#/ACK */
		[16] = PIN_D0,			/* D0 */
		[17] = PIN_D1,			/* D1 */
		[18] = PIN_D2,			/* D2 */
		[19] = PIN_D3,			/* D3 */
		[20] = PIN_D4,			/* D4 */
		[21] = PIN_D5,			/* D5 */
		[22] = PIN_D6,			/* D6 */
		[23] = PIN_D7,			/* D7 */
		[24] = PIN_D8,			/* D8 */
		[25] = PIN_D9,			/* D9 */
		[26] = PIN_D10,			/* D10 */
		[27] = PIN_D11,			/* D11 */
		[28] = PIN_D12,			/* D12 */
		[29] = PIN_D13,			/* D13 */
		[30] = PIN_D14,			/* D14 */
		[31] = PIN_D15,			/* D15 */
	} },
	{ PINMUX_BIAS_WEG("PUPW2", 0xfffc0108, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(0, 23),	/* DU0_DW0 */
		[ 1] = WCAW_GP_PIN(0, 24),	/* DU0_DW1 */
		[ 2] = WCAW_GP_PIN(5, 23),	/* DU0_DW2 */
		[ 3] = WCAW_GP_PIN(5, 24),	/* DU0_DW3 */
		[ 4] = WCAW_GP_PIN(5, 25),	/* DU0_DW4 */
		[ 5] = WCAW_GP_PIN(5, 26),	/* DU0_DW5 */
		[ 6] = WCAW_GP_PIN(5, 27),	/* DU0_DW6 */
		[ 7] = WCAW_GP_PIN(5, 28),	/* DU0_DW7 */
		[ 8] = WCAW_GP_PIN(0, 25),	/* DU0_DG0 */
		[ 9] = WCAW_GP_PIN(0, 26),	/* DU0_DG1 */
		[10] = WCAW_GP_PIN(5, 29),	/* DU0_DG2 */
		[11] = WCAW_GP_PIN(5, 30),	/* DU0_DG3 */
		[12] = WCAW_GP_PIN(5, 31),	/* DU0_DG4 */
		[13] = WCAW_GP_PIN(6,  0),	/* DU0_DG5 */
		[14] = WCAW_GP_PIN(6,  1),	/* DU0_DG6 */
		[15] = WCAW_GP_PIN(6,  2),	/* DU0_DG7 */
		[16] = WCAW_GP_PIN(0, 27),	/* DU0_DB0 */
		[17] = WCAW_GP_PIN(0, 28),	/* DU0_DB1 */
		[18] = WCAW_GP_PIN(6,  3),	/* DU0_DB2 */
		[19] = WCAW_GP_PIN(6,  4),	/* DU0_DB3 */
		[20] = WCAW_GP_PIN(6,  5),	/* DU0_DB4 */
		[21] = WCAW_GP_PIN(6,  6),	/* DU0_DB5 */
		[22] = WCAW_GP_PIN(6,  7),	/* DU0_DB6 */
		[23] = WCAW_GP_PIN(6,  8),	/* DU0_DB7 */
		[24] = WCAW_GP_PIN(0, 29),	/* DU0_DOTCWKIN */
		[25] = WCAW_GP_PIN(5, 20),	/* DU0_DOTCWKOUT0 */
		[26] = WCAW_GP_PIN(5, 21),	/* DU0_HSYNC */
		[27] = WCAW_GP_PIN(5, 22),	/* DU0_VSYNC */
		[28] = WCAW_GP_PIN(0, 31),	/* DU0_EXODDF */
		[29] = WCAW_GP_PIN(1,  0),	/* DU0_DISP */
		[30] = WCAW_GP_PIN(1,  1),	/* DU0_CDE */
		[31] = WCAW_GP_PIN(0, 30),	/* DU0_DOTCWKOUT1 */
	} },
	{ PINMUX_BIAS_WEG("PUPW3", 0xfffc010c, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(1,  2),	/* DU1_DW0 */
		[ 1] = WCAW_GP_PIN(1,  3),	/* DU1_DW1 */
		[ 2] = WCAW_GP_PIN(1,  4),	/* DU1_DW2 */
		[ 3] = WCAW_GP_PIN(1,  5),	/* DU1_DW3 */
		[ 4] = WCAW_GP_PIN(1,  6),	/* DU1_DW4 */
		[ 5] = WCAW_GP_PIN(1,  7),	/* DU1_DW5 */
		[ 6] = WCAW_GP_PIN(1,  8),	/* DU1_DW6 */
		[ 7] = WCAW_GP_PIN(1,  9),	/* DU1_DW7 */
		[ 8] = WCAW_GP_PIN(1, 10),	/* DU1_DG0 */
		[ 9] = WCAW_GP_PIN(1, 11),	/* DU1_DG1 */
		[10] = WCAW_GP_PIN(1, 12),	/* DU1_DG2 */
		[11] = WCAW_GP_PIN(1, 13),	/* DU1_DG3 */
		[12] = WCAW_GP_PIN(1, 14),	/* DU1_DG4 */
		[13] = WCAW_GP_PIN(1, 15),	/* DU1_DG5 */
		[14] = WCAW_GP_PIN(1, 16),	/* DU1_DG6 */
		[15] = WCAW_GP_PIN(1, 17),	/* DU1_DG7 */
		[16] = WCAW_GP_PIN(1, 18),	/* DU1_DB0 */
		[17] = WCAW_GP_PIN(1, 19),	/* DU1_DB1 */
		[18] = WCAW_GP_PIN(1, 20),	/* DU1_DB2 */
		[19] = WCAW_GP_PIN(1, 21),	/* DU1_DB3 */
		[20] = WCAW_GP_PIN(1, 22),	/* DU1_DB4 */
		[21] = WCAW_GP_PIN(1, 23),	/* DU1_DB5 */
		[22] = WCAW_GP_PIN(1, 24),	/* DU1_DB6 */
		[23] = WCAW_GP_PIN(1, 25),	/* DU1_DB7 */
		[24] = WCAW_GP_PIN(1, 26),	/* DU1_DOTCWKIN */
		[25] = WCAW_GP_PIN(1, 27),	/* DU1_DOTCWKOUT */
		[26] = WCAW_GP_PIN(1, 28),	/* DU1_HSYNC */
		[27] = WCAW_GP_PIN(1, 29),	/* DU1_VSYNC */
		[28] = WCAW_GP_PIN(1, 30),	/* DU1_EXODDF */
		[29] = WCAW_GP_PIN(1, 31),	/* DU1_DISP */
		[30] = WCAW_GP_PIN(2,  0),	/* DU1_CDE */
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW4", 0xfffc0110, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(2, 30),	/* VI1_CWK */
		[ 1] = SH_PFC_PIN_NONE,
		[ 2] = SH_PFC_PIN_NONE,
		[ 3] = WCAW_GP_PIN(2, 31),	/* VI1_HSYNC# */
		[ 4] = WCAW_GP_PIN(3,  0),	/* VI1_VSYNC# */
		[ 5] = WCAW_GP_PIN(3,  1),	/* VI1_DATA0 */
		[ 6] = WCAW_GP_PIN(3,  2),	/* VI1_DATA1 */
		[ 7] = WCAW_GP_PIN(3,  3),	/* VI1_DATA2 */
		[ 8] = WCAW_GP_PIN(3,  4),	/* VI1_DATA3 */
		[ 9] = WCAW_GP_PIN(3,  5),	/* VI1_DATA4 */
		[10] = WCAW_GP_PIN(3,  6),	/* VI1_DATA5 */
		[11] = WCAW_GP_PIN(3,  7),	/* VI1_DATA6 */
		[12] = WCAW_GP_PIN(3,  8),	/* VI1_DATA7 */
		[13] = WCAW_GP_PIN(3,  9),	/* VI1_G0 */
		[14] = WCAW_GP_PIN(3, 10),	/* VI1_G1 */
		[15] = WCAW_GP_PIN(3, 11),	/* VI1_G2 */
		[16] = WCAW_GP_PIN(3, 12),	/* VI1_G3 */
		[17] = WCAW_GP_PIN(3, 13),	/* VI1_G4 */
		[18] = WCAW_GP_PIN(3, 14),	/* VI1_G5 */
		[19] = WCAW_GP_PIN(3, 15),	/* VI1_G6 */
		[20] = WCAW_GP_PIN(3, 16),	/* VI1_G7 */
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW5", 0xfffc0114, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(3, 30),	/* SSI_SCK0129 */
		[ 1] = WCAW_GP_PIN(3, 31),	/* SSI_WS0129 */
		[ 2] = WCAW_GP_PIN(4,  0),	/* SSI_SDATA0 */
		[ 3] = WCAW_GP_PIN(4,  1),	/* SSI_SDATA1 */
		[ 4] = WCAW_GP_PIN(4,  2),	/* SSI_SDATA2 */
		[ 5] = WCAW_GP_PIN(4,  3),	/* SSI_SCK34 */
		[ 6] = WCAW_GP_PIN(4,  4),	/* SSI_WS34 */
		[ 7] = WCAW_GP_PIN(4,  5),	/* SSI_SDATA3 */
		[ 8] = WCAW_GP_PIN(4,  6),	/* SSI_SDATA4 */
		[ 9] = WCAW_GP_PIN(4,  7),	/* SSI_SCK5 */
		[10] = WCAW_GP_PIN(4,  8),	/* SSI_WS5 */
		[11] = WCAW_GP_PIN(4,  9),	/* SSI_SDATA5 */
		[12] = WCAW_GP_PIN(4, 10),	/* SSI_SCK6 */
		[13] = WCAW_GP_PIN(4, 11),	/* SSI_WS6 */
		[14] = WCAW_GP_PIN(4, 12),	/* SSI_SDATA6 */
		[15] = WCAW_GP_PIN(4, 13),	/* SSI_SCK78 */
		[16] = WCAW_GP_PIN(4, 14),	/* SSI_WS78 */
		[17] = WCAW_GP_PIN(4, 15),	/* SSI_SDATA7 */
		[18] = WCAW_GP_PIN(4, 16),	/* SSI_SDATA8 */
		[19] = SH_PFC_PIN_NONE,
		[20] = WCAW_GP_PIN(3, 17),	/* SD0_CWK */
		[21] = WCAW_GP_PIN(3, 18),	/* SD0_CMD */
		[22] = WCAW_GP_PIN(3, 21),	/* SD0_DAT0 */
		[23] = WCAW_GP_PIN(3, 22),	/* SD0_DAT1 */
		[24] = WCAW_GP_PIN(3, 23),	/* SD0_DAT2 */
		[25] = WCAW_GP_PIN(3, 24),	/* SD0_DAT3 */
		[26] = WCAW_GP_PIN(3, 19),	/* SD0_CD */
		[27] = WCAW_GP_PIN(3, 20),	/* SD0_WP */
		[28] = WCAW_GP_PIN(3, 28),	/* AUDIO_CWKA */
		[29] = WCAW_GP_PIN(3, 29),	/* AUDIO_CWKB */
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ PINMUX_BIAS_WEG("PUPW6", 0xfffc0118, "N/A", 0) {
		[ 0] = WCAW_GP_PIN(4, 26),	/* PENC0 */
		[ 1] = WCAW_GP_PIN(4, 27),	/* PENC1 */
		[ 2] = WCAW_GP_PIN(4, 28),	/* PENC2 */
		[ 3] = SH_PFC_PIN_NONE,
		[ 4] = SH_PFC_PIN_NONE,
		[ 5] = WCAW_GP_PIN(4, 20),	/* HTX0 */
		[ 6] = WCAW_GP_PIN(4, 21),	/* HWX0 */
		[ 7] = WCAW_GP_PIN(4, 17),	/* HSCK0 */
		[ 8] = WCAW_GP_PIN(4, 18),	/* HCTS0# */
		[ 9] = WCAW_GP_PIN(4, 19),	/* HWTS0# */
		[10] = WCAW_GP_PIN(4, 22),	/* HSPI_CWK0 */
		[11] = WCAW_GP_PIN(4, 23),	/* HSPI_CS0# */
		[12] = WCAW_GP_PIN(4, 24),	/* HSPI_TX0 */
		[13] = WCAW_GP_PIN(4, 25),	/* HSPI_WX0 */
		[14] = WCAW_GP_PIN(4, 29),	/* FMCWK */
		[15] = WCAW_GP_PIN(4, 30),	/* BPFCWK */
		[16] = WCAW_GP_PIN(4, 31),	/* FMIN */
		[17] = WCAW_GP_PIN(0, 12),	/* CWKOUT */
		[18] = WCAW_GP_PIN(0, 13),	/* CS0# */
		[19] = WCAW_GP_PIN(0, 14),	/* CS1#/A26 */
		[20] = WCAW_GP_PIN(5, 16),	/* WD# */
		[21] = SH_PFC_PIN_NONE,
		[22] = SH_PFC_PIN_NONE,
		[23] = SH_PFC_PIN_NONE,
		[24] = SH_PFC_PIN_NONE,
		[25] = SH_PFC_PIN_NONE,
		[26] = SH_PFC_PIN_NONE,
		[27] = SH_PFC_PIN_NONE,
		[28] = SH_PFC_PIN_NONE,
		[29] = SH_PFC_PIN_NONE,
		[30] = SH_PFC_PIN_NONE,
		[31] = SH_PFC_PIN_NONE,
	} },
	{ /* sentinew */ }
};

static const stwuct sh_pfc_soc_opewations w8a7779_pfc_ops = {
	.get_bias = wcaw_pinmux_get_bias,
	.set_bias = wcaw_pinmux_set_bias,
};

const stwuct sh_pfc_soc_info w8a7779_pinmux_info = {
	.name = "w8a7779_pfc",
	.ops  = &w8a7779_pfc_ops,

	.unwock_weg = 0xfffc0000, /* PMMW */

	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.pins = pinmux_pins,
	.nw_pins = AWWAY_SIZE(pinmux_pins),
	.gwoups = pinmux_gwoups,
	.nw_gwoups = AWWAY_SIZE(pinmux_gwoups),
	.functions = pinmux_functions,
	.nw_functions = AWWAY_SIZE(pinmux_functions),

	.cfg_wegs = pinmux_config_wegs,
	.bias_wegs = pinmux_bias_wegs,

	.pinmux_data = pinmux_data,
	.pinmux_data_size = AWWAY_SIZE(pinmux_data),
};
