"ID","Process ID","Process Name","Host Name","thread Domain:Push/Pop_Range:PL_Type:PL_Value:CLR_Type:Color:Msg_Type:Msg","Id:Domain:Start/Stop_Range:PL_Type:PL_Value:CLR_Type:Color:Msg_Type:Msg","Kernel Name","Context","Stream","Block Size","Grid Size","Device","CC","Section Name","Metric Name","Metric Unit","Metric Value","Rule Name","Rule Type","Rule Description","Estimated Speedup Type","Estimated Speedup"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.19",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","911.18",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","3,791",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.56",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.15",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","4.16",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","6.30",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","0.56",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","156.02",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.22",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.20",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.01",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","5.45",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.22",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","5.45",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","96.59"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","1.38",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.56",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.53",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","0.31",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","99.08",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.05",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 8.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 100.0% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.4187"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 31.9 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 99.7% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.001288"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","6.58",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.07",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","93.42",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","1",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.07",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 15.2 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 1.00 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","93.42"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","15.20",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","16.67",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.23",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","28.48",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 9.0 cycles being stalled waiting for an immediate constant cache (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss; otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized, thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As such, the constant cache is best when threads in the same warp access only a few distinct locations. If all threads of a warp access the same location, then constant memory can be as fast as a register access. This stall type represents about 59.2% of the total average of 15.2 cycles between issuing two instructions.","global","59.16"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","7.76",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","1,738",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","8.51",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","1,906",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","1.276"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Block Size","","128",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Grid Size","","6",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","26",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","32.77",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Threads","thread","768",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.01",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 6 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","89.29"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","16",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","32",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","16",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","5.26",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","3.37",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (5.3%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","93.42"
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","7.50",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","118,784",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","156.02",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","212,268",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","262.10",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","176,064",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","156.02",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","212,268",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","129.34",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","849,072",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.15",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","257",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","99.28",
"0","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0.00",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","930.14",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","141,425",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","71.69",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","71.69",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","152.03",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","39.54",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","67.48",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","136,957.48",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","19.07",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or whether there are values you can (re)compute.","",""
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 2% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Mbyte","4.19",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.71",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.69",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","17.85",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.71",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","17.85",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","83.17"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","668.58",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","44.58",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","71.69",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","18.20",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","43.20",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","19.07",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 20.1 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 81.7% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","20.59"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 5.6 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 75.4% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","41.96"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","SharedMemoryConflicts","OPT","The memory access pattern for shared loads might not be optimal and causes on average a 8.1 - way bank conflict across all 62592 shared load requests.This results in 250441 bank conflicts,  which represent 49.40% of the overall 506955 wavefronts for shared loads. Check the Source Counters section for uncoalesced shared loads.","global","19.53"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","18.12",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.18",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","81.88",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","14.77",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.38",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 5.5 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 14.77 active warps per scheduler, but only an average of 0.38 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.","local","28.31"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","81.51",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","82.11",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.60",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","29.62",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 62.1 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 76.1% of the total average of 81.5 cycles between issuing two instructions.","global","28.31"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","24,269.08",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","5,436,275",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","24,445.20",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","5,475,725",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 885323 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","8.416"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Block Size","","256",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Grid Size","","3,912",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","32",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","102.40",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","8.19",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Threads","thread","1,001,472",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","8.73",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","8",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","11",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","8",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","91.05",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","58.27",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","132,351.17",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","4,430,848",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","136,957.48",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","7,919,030",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","131,119.83",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","6,569,472",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","136,957.48",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","7,919,030",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","134,893.54",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","31,676,120",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.03",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","162,190",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","99.49",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","1.54",
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 2386438 excessive sectors (37% of the total 6423854 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","35.59"
"1","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 0:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedSharedAccess","OPT","This kernel has uncoalesced shared accesses resulting in a total of 250368 excessive wavefronts (33% of the total 751104 wavefronts). Check the L1 Wavefronts Shared Excessive table for the primary source locations. The CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#shared-memory-in-matrix-multiplication-c-ab) has an example on optimizing shared memory accesses.","global","32.28"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.20",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","917.97",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","3,820",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.54",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.15",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","4.16",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","6.16",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","0.54",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","159.32",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.22",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.19",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.01",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","5.34",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.21",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","5.34",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","96.67"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","1.38",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.54",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.49",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","0.31",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","100.18",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.04",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 8.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 100.0% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.4067"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 31.9 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 99.7% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.001251"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","6.59",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.07",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","93.41",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","1",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.07",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 15.2 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 1.00 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","93.41"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","15.18",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","16.65",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.23",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","28.48",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 9.0 cycles being stalled waiting for an immediate constant cache (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss; otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized, thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As such, the constant cache is best when threads in the same warp access only a few distinct locations. If all threads of a warp access the same location, then constant memory can be as fast as a register access. This stall type represents about 59.1% of the total average of 15.2 cycles between issuing two instructions.","global","59.13"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","7.76",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","1,738",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","8.51",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","1,906",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","1.25"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Block Size","","128",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Grid Size","","6",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","26",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","32.77",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Threads","thread","768",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.01",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 6 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","89.29"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","16",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","32",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","16",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","5.15",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","3.29",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (5.1%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","93.41"
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","7.50",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","119,808",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","159.32",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","213,850",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","262.83",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","177,408",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","159.32",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","213,850",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","129.20",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","855,400",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.15",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","257",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","99.28",
"2","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0.00",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","930.27",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","140,224",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","72.26",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","72.26",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","150.72",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","39.65",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","68.05",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","136,553.59",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","19.24",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or whether there are values you can (re)compute.","",""
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 2% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Mbyte","4.19",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.71",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.69",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","17.90",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.72",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","17.90",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","83.12"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","674.09",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","44.95",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","72.26",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","18.19",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","43.19",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","19.24",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 20.1 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 81.7% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","20.76"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 5.6 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 82.3% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","46.2"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","SharedMemoryConflicts","OPT","The memory access pattern for shared loads might not be optimal and causes on average a 8.1 - way bank conflict across all 62592 shared load requests.This results in 250442 bank conflicts,  which represent 49.40% of the overall 506992 wavefronts for shared loads. Check the Source Counters section for uncoalesced shared loads.","global","19.58"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","18.19",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.18",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","81.81",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","14.80",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.38",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 5.5 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 14.80 active warps per scheduler, but only an average of 0.38 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.","local","27.74"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","81.35",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","81.94",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.60",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","29.62",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 62.2 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 76.5% of the total average of 81.4 cycles between issuing two instructions.","global","27.74"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","24,269.08",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","5,436,275",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","24,444.88",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","5,475,654",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 885323 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","8.44"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Block Size","","256",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Grid Size","","3,912",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","32",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","102.40",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","8.19",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Threads","thread","1,001,472",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","8.73",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","8",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","11",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","8",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","91.14",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","58.33",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","132,290",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","4,393,728",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","136,553.59",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","7,851,774",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","130,985.65",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","6,513,696",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","136,553.59",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","7,851,774",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","134,368.96",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","31,407,096",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.03",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","162,190",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","99.49",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","1.54",
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 2386438 excessive sectors (37% of the total 6423854 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","35.86"
"3","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 1:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedSharedAccess","OPT","This kernel has uncoalesced shared accesses resulting in a total of 250368 excessive wavefronts (33% of the total 751104 wavefronts). Check the L1 Wavefronts Shared Excessive table for the primary source locations. The CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#shared-memory-in-matrix-multiplication-c-ab) has an example on optimizing shared memory accesses.","global","32.46"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.19",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","911.64",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","3,852",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.52",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.15",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","4.22",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","6.78",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","0.52",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","159.59",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.22",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.19",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.01",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","5.33",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.21",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","5.33",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","96.67"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","1.39",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.52",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.49",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","0.31",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","100.43",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.04",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 8.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 100.0% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.3921"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 31.9 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 99.7% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.001206"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","6.55",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.07",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","93.45",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","1",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.07",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 15.3 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 1.00 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","93.45"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","15.26",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","16.73",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.23",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","28.48",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 10.8 cycles being stalled waiting for an immediate constant cache (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss; otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized, thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As such, the constant cache is best when threads in the same warp access only a few distinct locations. If all threads of a warp access the same location, then constant memory can be as fast as a register access. This stall type represents about 71.0% of the total average of 15.3 cycles between issuing two instructions.","global","71.02"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","7.76",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","1,738",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","8.51",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","1,906",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","1.248"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Block Size","","128",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Grid Size","","6",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","26",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","32.77",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Threads","thread","768",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.01",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 6 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","89.29"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","16",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","32",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","16",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","5.16",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","3.30",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (5.2%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","93.45"
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","7.67",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","120,832",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","159.59",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","215,642",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","274.23",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","178,848",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","159.59",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","215,642",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","129.82",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","862,568",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.15",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","257",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","99.28",
"4","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::vector_scalar_multiply_kernel<cusparse::VectorWiseMulPolicy<(bool)1, float>, long, float, float>(cusparse::KernelCoeff<T3>, T2, T4 *)","1","7","(128, 1, 1)","(6, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0.00",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","930.24",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","141,083",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","71.85",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","71.85",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","151.65",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","39.66",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","67.67",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","136,488.96",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","19.12",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or whether there are values you can (re)compute.","",""
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 2% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Mbyte","4.19",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.71",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.69",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","17.91",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.72",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","17.91",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","83.11"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","670.20",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","44.69",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","71.85",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","18.18",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","43.17",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","19.12",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 20.1 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 81.7% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","20.65"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 5.6 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 78.4% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","43.77"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","SharedMemoryConflicts","OPT","The memory access pattern for shared loads might not be optimal and causes on average a 8.1 - way bank conflict across all 62592 shared load requests.This results in 250417 bank conflicts,  which represent 49.38% of the overall 507079 wavefronts for shared loads. Check the Source Counters section for uncoalesced shared loads.","global","19.59"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","18.14",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.18",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","81.86",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","14.79",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.38",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 5.5 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 14.79 active warps per scheduler, but only an average of 0.38 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.","local","28.15"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","81.52",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","82.11",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.60",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","29.62",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 62.0 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 76.0% of the total average of 81.5 cycles between issuing two instructions.","global","28.15"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","24,269.08",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","5,436,275",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","24,445.64",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","5,475,824",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 885323 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","8.444"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Block Size","","256",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Grid Size","","3,912",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","32",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","102.40",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","8.19",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Threads","thread","1,001,472",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","8.73",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","8",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","11",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","8",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","91.38",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","58.48",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","132,336.83",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","4,420,608",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","136,488.96",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","7,899,836",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","130,462.15",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","6,553,536",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","136,488.96",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","7,899,836",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","134,777.65",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","31,599,344",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.03",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","162,190",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","99.49",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","1.54",
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 2386438 excessive sectors (37% of the total 6423854 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","35.5"
"5","237700","SpMV","127.0.0.1","237700  ""<default domain>:Cusparse SortR rail2586.mtx 1 1 2:none:none:none:none:none:none"" ","","void cusparse::coomv_kernel<(unsigned int)256, (unsigned int)8, (bool)0, int, float, float, float, float>(cusparse::KernelCoeffs<T8>, T4, const T4 *, const T4 *, const T5 *, const T6 *, T7 *, T4 *, T8 *)","1","7","(256, 1, 1)","(3912, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedSharedAccess","OPT","This kernel has uncoalesced shared accesses resulting in a total of 250368 excessive wavefronts (33% of the total 751104 wavefronts). Check the L1 Wavefronts Shared Excessive table for the primary source locations. The CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#shared-memory-in-matrix-multiplication-c-ab) has an example on optimizing shared memory accesses.","global","32.25"
