$comment
	File created using the following command:
		vcd file LogicalStep_Lab1.msim.vcd -direction
$end
$date
	Tue May 28 08:29:15 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab1_top_vlg_vec_tst $end
$var reg 2 ! PB [1:0] $end
$var reg 1 " sw [1:1] $end
$var wire 1 # leds [7] $end
$var wire 1 $ leds [6] $end
$var wire 1 % leds [5] $end
$var wire 1 & leds [4] $end
$var wire 1 ' leds [3] $end
$var wire 1 ( leds [2] $end
$var wire 1 ) leds [1] $end
$var wire 1 * leds [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 3 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 4 leds[7]~output_o $end
$var wire 1 5 leds[6]~output_o $end
$var wire 1 6 leds[5]~output_o $end
$var wire 1 7 leds[4]~output_o $end
$var wire 1 8 leds[3]~output_o $end
$var wire 1 9 leds[2]~output_o $end
$var wire 1 : leds[1]~output_o $end
$var wire 1 ; leds[0]~output_o $end
$var wire 1 < PB[0]~input_o $end
$var wire 1 = sw[1]~input_o $end
$var wire 1 > PB[1]~input_o $end
$var wire 1 ? inst6|OUT4~0_combout $end
$var wire 1 @ inst6|OUT3~0_combout $end
$var wire 1 A inst6|OUT2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0*
1)
0(
1'
0&
1%
0$
1#
0+
1,
x-
1.
1/
10
01
z2
z3
14
05
16
07
18
09
1:
0;
0<
0=
0>
0?
1@
0A
$end
#250000
b1 !
1<
1?
1A
0:
06
17
1;
08
04
0#
0'
1*
1&
0%
0)
#500000
b11 !
b10 !
1>
0<
#750000
b11 !
1<
0@
0?
18
14
19
15
1$
1(
1#
1'
#1000000
b1 "
b1 !
b0 !
0>
0<
1=
1?
08
04
0#
0'
#1250000
b1 !
1<
0?
0A
1:
16
07
0;
18
14
1#
1'
0*
0&
1%
1)
#1500000
b11 !
b10 !
1>
0<
#1750000
b11 !
1<
1@
1?
08
04
09
05
0$
0(
0#
0'
#2000000
