

================================================================
== Vivado HLS Report for 'pool_1D54'
================================================================
* Date:           Fri Jan 14 01:37:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  443|  443|  443|  443|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  436|  436|        38|          1|          1|   400|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 45 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 7 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i128"   --->   Operation 46 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Ky_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Ky)"   --->   Operation 47 'read' 'Ky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%width_out_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width_out)"   --->   Operation 48 'read' 'width_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%height_out_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %height_out)"   --->   Operation 49 'read' 'height_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%width_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width_in)"   --->   Operation 50 'read' 'width_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%height_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %height_in)"   --->   Operation 51 'read' 'height_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ch_div_K_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ch_div_K)"   --->   Operation 52 'read' 'ch_div_K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %ch_div_K_out, i32 %ch_div_K_read)" [pool/pool.cpp:28]   --->   Operation 53 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_in_out, i32 %height_in_read)" [pool/pool.cpp:28]   --->   Operation 54 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out_out, i32 %height_out_read)" [pool/pool.cpp:28]   --->   Operation 55 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %width_out_out, i32 %width_out_read)" [pool/pool.cpp:28]   --->   Operation 56 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Ky_out, i32 %Ky_read)" [pool/pool.cpp:28]   --->   Operation 57 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_in_read to i64"   --->   Operation 58 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %width_in_read to i64"   --->   Operation 59 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 60 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %ch_div_K_read to i96"   --->   Operation 61 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96"   --->   Operation 62 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [5/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2"   --->   Operation 63 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 64 [4/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2"   --->   Operation 64 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 65 [3/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2"   --->   Operation 65 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 66 [2/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2"   --->   Operation 66 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%Kx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kx)"   --->   Operation 67 'read' 'Kx_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ch_div_K_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [11 x i8]* @ScalarProp_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_in_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str61, i32 0, i32 0, [1 x i8]* @p_str62, [1 x i8]* @p_str63, [1 x i8]* @p_str64, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str65, [11 x i8]* @ScalarProp_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [11 x i8]* @ScalarProp_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %width_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str72, [1 x i8]* @p_str73, [1 x i8]* @p_str74, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str75, [11 x i8]* @ScalarProp_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Ky_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str80, [11 x i8]* @ScalarProp_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @stream_tp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2"   --->   Operation 81 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln81_1 = icmp sgt i32 %width_in_read, 0" [pool/pool.cpp:81->pool/pool.cpp:28]   --->   Operation 82 'icmp' 'icmp_ln81_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.76ns)   --->   "br label %0" [pool/pool.cpp:75->pool/pool.cpp:28]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 5.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i96 [ 0, %entry ], [ %add_ln75, %hls_label_3_end ]" [pool/pool.cpp:75->pool/pool.cpp:28]   --->   Operation 84 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %select_ln78_2, %hls_label_3_end ]" [pool/pool.cpp:78->pool/pool.cpp:28]   --->   Operation 85 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i31 [ 0, %entry ], [ %j, %hls_label_3_end ]"   --->   Operation 86 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i31 %j_0_i_i_i to i32" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 87 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp slt i32 %zext_ln647, %width_in_read" [pool/pool.cpp:81->pool/pool.cpp:28]   --->   Operation 88 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (3.12ns)   --->   "%icmp_ln75 = icmp eq i96 %indvar_flatten17, %bound4" [pool/pool.cpp:75->pool/pool.cpp:28]   --->   Operation 89 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (4.43ns)   --->   "%add_ln75 = add i96 %indvar_flatten17, 1" [pool/pool.cpp:75->pool/pool.cpp:28]   --->   Operation 90 'add' 'add_ln75' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.exit, label %hls_label_3_begin" [pool/pool.cpp:75->pool/pool.cpp:28]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.77ns)   --->   "%icmp_ln78 = icmp eq i64 %indvar_flatten, %bound" [pool/pool.cpp:78->pool/pool.cpp:28]   --->   Operation 92 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln75)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln647)   --->   "%select_ln78 = select i1 %icmp_ln78, i31 0, i31 %j_0_i_i_i" [pool/pool.cpp:78->pool/pool.cpp:28]   --->   Operation 93 'select' 'select_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln78_1 = select i1 %icmp_ln78, i1 %icmp_ln81_1, i1 %icmp_ln81" [pool/pool.cpp:78->pool/pool.cpp:28]   --->   Operation 94 'select' 'select_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.73ns) (out node of the LUT)   --->   "%select_ln647 = select i1 %select_ln78_1, i31 %select_ln78, i31 0" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 95 'select' 'select_ln647' <Predicate = (!icmp_ln75)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %in_V_V)" [pool/pool.cpp:86->pool/pool.cpp:28]   --->   Operation 96 'read' 'tmp_V_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %tmp_V_2 to i16" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 97 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_1_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 16, i32 31)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 98 'partselect' 'p_Result_1_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_2_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 32, i32 47)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 99 'partselect' 'p_Result_2_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 48, i32 63)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 100 'partselect' 'p_Result_3_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 64, i32 79)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 101 'partselect' 'p_Result_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_10_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 80, i32 95)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 102 'partselect' 'p_Result_10_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_11_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 96, i32 111)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 103 'partselect' 'p_Result_11_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_7_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V_2, i32 112, i32 127)" [pool/pool.cpp:93->pool/pool.cpp:28]   --->   Operation 104 'partselect' 'p_Result_7_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.52ns)   --->   "%add_ln98 = add i31 1, %j_0_i_i_i" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 105 'add' 'add_ln98' <Predicate = (!icmp_ln75)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node j)   --->   "%select_ln98 = select i1 %icmp_ln78, i31 1, i31 %add_ln98" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 106 'select' 'select_ln98' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.73ns) (out node of the LUT)   --->   "%j = select i1 %select_ln78_1, i31 %select_ln98, i31 1" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 107 'select' 'j' <Predicate = (!icmp_ln75)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (3.52ns)   --->   "%add_ln78 = add i64 %indvar_flatten, 1" [pool/pool.cpp:78->pool/pool.cpp:28]   --->   Operation 108 'add' 'add_ln78' <Predicate = (!icmp_ln75)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.48ns)   --->   "%select_ln78_2 = select i1 %icmp_ln78, i64 1, i64 %add_ln78" [pool/pool.cpp:78->pool/pool.cpp:28]   --->   Operation 109 'select' 'select_ln78_2' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i31 %select_ln647 to i32" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 110 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_8 : Operation 111 [36/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 111 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i31 %j to i32" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 112 'zext' 'zext_ln98' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_8 : Operation 113 [36/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 113 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 114 [35/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 114 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [35/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 115 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 116 [34/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 116 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [34/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 117 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 118 [33/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 118 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [33/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 119 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 120 [32/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 120 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [32/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 121 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 122 [31/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 122 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [31/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 123 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 124 [30/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 124 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [30/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 125 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 126 [29/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 126 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [29/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 127 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 128 [28/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 128 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [28/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 129 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 130 [27/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 130 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [27/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 131 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 132 [26/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 132 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [26/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 133 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 134 [25/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 134 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [25/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 135 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 136 [24/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 136 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [24/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 137 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 138 [23/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 138 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [23/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 139 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 140 [22/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 140 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [22/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 141 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 142 [21/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 142 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [21/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 143 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 144 [20/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 144 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [20/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 145 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 146 [19/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 146 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [19/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 147 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 148 [18/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 148 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 149 [18/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 149 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 150 [17/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 150 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [17/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 151 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 152 [16/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 152 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [16/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 153 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 154 [15/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 154 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [15/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 155 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 156 [14/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 156 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [14/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 157 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 158 [13/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 158 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [13/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 159 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 160 [12/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 160 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [12/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 161 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 162 [11/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 162 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 163 [11/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 163 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 164 [10/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 164 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [10/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 165 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 166 [9/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 166 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 167 [9/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 167 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 168 [8/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 168 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 169 [8/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 169 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 170 [7/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 170 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [7/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 171 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 172 [6/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 172 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 173 [6/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 173 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 174 [5/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 174 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 175 [5/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 175 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 176 [4/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 176 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 177 [4/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 177 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 178 [3/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 178 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 179 [3/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 179 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 180 [2/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 180 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 181 [2/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 181 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.61>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "%p_Val2_load = load i128* %p_Val2_s" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 182 'load' 'p_Val2_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 183 [1/36] (4.33ns)   --->   "%srem_ln92 = srem i32 %zext_ln647_1, %Kx_read" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 183 'srem' 'srem_ln92' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln92 = icmp eq i32 %srem_ln92, 0" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 184 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln75)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i128 %p_Val2_load to i16" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 185 'trunc' 'trunc_ln647_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 186 [1/1] (2.42ns)   --->   "%icmp_ln895 = icmp sgt i16 %trunc_ln647_2, %trunc_ln647" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 186 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln92)   --->   "%select_ln95 = select i1 %icmp_ln895, i16 %trunc_ln647_2, i16 %trunc_ln647" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 187 'select' 'select_ln95' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92 = select i1 %icmp_ln92, i16 %trunc_ln647, i16 %select_ln95" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 188 'select' 'select_ln92' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 189 [1/1] (0.00ns)   --->   "%ret_V_1_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 16, i32 31)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 189 'partselect' 'ret_V_1_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 190 [1/1] (2.42ns)   --->   "%icmp_ln895_8 = icmp sgt i16 %ret_V_1_i_i_i, %p_Result_1_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 190 'icmp' 'icmp_ln895_8' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln95_1 = select i1 %icmp_ln895_8, i16 %ret_V_1_i_i_i, i16 %p_Result_1_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 191 'select' 'select_ln95_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 192 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %icmp_ln92, i16 %p_Result_1_i_i_i, i16 %select_ln95_1" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 192 'select' 'select_ln92_1' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%ret_V_2_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 32, i32 47)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 193 'partselect' 'ret_V_2_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (2.42ns)   --->   "%icmp_ln895_9 = icmp sgt i16 %ret_V_2_i_i_i, %p_Result_2_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 194 'icmp' 'icmp_ln895_9' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_2)   --->   "%select_ln95_2 = select i1 %icmp_ln895_9, i16 %ret_V_2_i_i_i, i16 %p_Result_2_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 195 'select' 'select_ln95_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 196 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_2 = select i1 %icmp_ln92, i16 %p_Result_2_i_i_i, i16 %select_ln95_2" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 196 'select' 'select_ln92_2' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 197 [1/1] (0.00ns)   --->   "%ret_V_3_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 48, i32 63)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 197 'partselect' 'ret_V_3_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 198 [1/1] (2.42ns)   --->   "%icmp_ln895_10 = icmp sgt i16 %ret_V_3_i_i_i, %p_Result_3_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 198 'icmp' 'icmp_ln895_10' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%select_ln95_3 = select i1 %icmp_ln895_10, i16 %ret_V_3_i_i_i, i16 %p_Result_3_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 199 'select' 'select_ln95_3' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 200 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_3 = select i1 %icmp_ln92, i16 %p_Result_3_i_i_i, i16 %select_ln95_3" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 200 'select' 'select_ln92_3' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%ret_V_4_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 64, i32 79)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 201 'partselect' 'ret_V_4_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (2.42ns)   --->   "%icmp_ln895_11 = icmp sgt i16 %ret_V_4_i_i_i, %p_Result_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 202 'icmp' 'icmp_ln895_11' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_4)   --->   "%select_ln95_4 = select i1 %icmp_ln895_11, i16 %ret_V_4_i_i_i, i16 %p_Result_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 203 'select' 'select_ln95_4' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 204 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_4 = select i1 %icmp_ln92, i16 %p_Result_i_i_i, i16 %select_ln95_4" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 204 'select' 'select_ln92_4' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 205 [1/1] (0.00ns)   --->   "%ret_V_5_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 80, i32 95)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 205 'partselect' 'ret_V_5_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 206 [1/1] (2.42ns)   --->   "%icmp_ln895_12 = icmp sgt i16 %ret_V_5_i_i_i, %p_Result_10_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 206 'icmp' 'icmp_ln895_12' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_5)   --->   "%select_ln95_5 = select i1 %icmp_ln895_12, i16 %ret_V_5_i_i_i, i16 %p_Result_10_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 207 'select' 'select_ln95_5' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 208 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_5 = select i1 %icmp_ln92, i16 %p_Result_10_i_i_i, i16 %select_ln95_5" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 208 'select' 'select_ln92_5' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 209 [1/1] (0.00ns)   --->   "%ret_V_6_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 96, i32 111)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 209 'partselect' 'ret_V_6_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (2.42ns)   --->   "%icmp_ln895_13 = icmp sgt i16 %ret_V_6_i_i_i, %p_Result_11_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 210 'icmp' 'icmp_ln895_13' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_6)   --->   "%select_ln95_6 = select i1 %icmp_ln895_13, i16 %ret_V_6_i_i_i, i16 %p_Result_11_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 211 'select' 'select_ln95_6' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 212 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_6 = select i1 %icmp_ln92, i16 %p_Result_11_i_i_i, i16 %select_ln95_6" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 212 'select' 'select_ln92_6' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 213 [1/1] (0.00ns)   --->   "%ret_V_7_i_i_i = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %p_Val2_load, i32 112, i32 127)" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 213 'partselect' 'ret_V_7_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 214 [1/1] (2.42ns)   --->   "%icmp_ln895_14 = icmp sgt i16 %ret_V_7_i_i_i, %p_Result_7_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 214 'icmp' 'icmp_ln895_14' <Predicate = (!icmp_ln75)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_7)   --->   "%select_ln95_7 = select i1 %icmp_ln895_14, i16 %ret_V_7_i_i_i, i16 %p_Result_7_i_i_i" [pool/pool.cpp:95->pool/pool.cpp:28]   --->   Operation 215 'select' 'select_ln95_7' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 216 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln92_7 = select i1 %icmp_ln92, i16 %p_Result_7_i_i_i, i16 %select_ln95_7" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 216 'select' 'select_ln92_7' <Predicate = (!icmp_ln75)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %select_ln92_7, i16 %select_ln92_6, i16 %select_ln92_5, i16 %select_ln92_4, i16 %select_ln92_3, i16 %select_ln92_2, i16 %select_ln92_1, i16 %select_ln92)" [pool/pool.cpp:92->pool/pool.cpp:28]   --->   Operation 217 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 218 [1/36] (4.33ns)   --->   "%srem_ln98 = srem i32 %zext_ln98, %Kx_read" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 218 'srem' 'srem_ln98' <Predicate = (!icmp_ln75)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 219 [1/1] (2.47ns)   --->   "%icmp_ln98 = icmp eq i32 %srem_ln98, 0" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 219 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln75)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %1, label %hls_label_3_begin.hls_label_3_end_crit_edge" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 220 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (0.00ns)   --->   "store i128 %tmp_V, i128* %p_Val2_s" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 221 'store' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_43 : Operation 222 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 222 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 3.63>
ST_44 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 223 'speclooptripcount' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_44 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_4_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [pool/pool.cpp:82->pool/pool.cpp:28]   --->   Operation 224 'specregionbegin' 'tmp_4_i_i_i' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_44 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pool/pool.cpp:83->pool/pool.cpp:28]   --->   Operation 225 'specpipeline' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_44 : Operation 226 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @stream_tp_V_V, i128 %tmp_V)" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 226 'write' <Predicate = (icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_44 : Operation 227 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [pool/pool.cpp:98->pool/pool.cpp:28]   --->   Operation 227 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_44 : Operation 228 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4_i_i_i)" [pool/pool.cpp:100->pool/pool.cpp:28]   --->   Operation 228 'specregionend' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "br label %0" [pool/pool.cpp:81->pool/pool.cpp:28]   --->   Operation 229 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 45 <SV = 7> <Delay = 0.00>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [pool/pool.cpp:28]   --->   Operation 230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'width_in' [20]  (0 ns)
	'mul' operation ('bound') [43]  (8.51 ns)

 <State 2>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [46]  (6.98 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [46]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [46]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [46]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('bound4') [46]  (6.98 ns)

 <State 7>: 5ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', pool/pool.cpp:78->pool/pool.cpp:28) with incoming values : ('select_ln78_2', pool/pool.cpp:78->pool/pool.cpp:28) [51]  (0 ns)
	'add' operation ('add_ln78', pool/pool.cpp:78->pool/pool.cpp:28) [127]  (3.52 ns)
	'select' operation ('select_ln78_2', pool/pool.cpp:78->pool/pool.cpp:28) [128]  (1.48 ns)

 <State 8>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 15>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 16>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 17>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 18>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 19>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 20>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 21>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 22>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 23>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 24>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 25>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 26>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 27>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 28>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 29>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 30>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 31>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 32>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 33>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 34>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 35>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 36>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 37>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 38>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 39>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 40>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 41>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 42>: 4.34ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)

 <State 43>: 7.61ns
The critical path consists of the following:
	'srem' operation ('srem_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [69]  (4.34 ns)
	'icmp' operation ('icmp_ln92', pool/pool.cpp:92->pool/pool.cpp:28) [70]  (2.47 ns)
	'select' operation ('select_ln92_3', pool/pool.cpp:92->pool/pool.cpp:28) [90]  (0.805 ns)
	'store' operation ('store_ln98', pool/pool.cpp:98->pool/pool.cpp:28) of variable 'tmp.V', pool/pool.cpp:92->pool/pool.cpp:28 on local variable '__Val2__' [120]  (0 ns)

 <State 44>: 3.63ns
The critical path consists of the following:
	fifo write on port 'stream_tp_V_V' (pool/pool.cpp:98->pool/pool.cpp:28) [123]  (3.63 ns)

 <State 45>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
