<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: MCUCTRL_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_m_c_u_c_t_r_l___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">MCUCTRL_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>MCU Miscellaneous Control Logic (MCUCTRL)  
 <a href="struct_m_c_u_c_t_r_l___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aec1e5bb6c2705eaf31ff1e03d19912e6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8cffb056f24e54c1eca3053092403c2c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8cffb056f24e54c1eca3053092403c2c">CHIPPN</a></td></tr>
<tr class="separator:a8cffb056f24e54c1eca3053092403c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31211bf4773cc4f84949da4491bb9ec8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac9f37905ae67e483a061f626c341dcb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac9f37905ae67e483a061f626c341dcb0">QUAL</a>: 1</td></tr>
<tr class="separator:ac9f37905ae67e483a061f626c341dcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d4ddaab926f3d422947903406c8dab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae1d4ddaab926f3d422947903406c8dab">TEMP</a>: 2</td></tr>
<tr class="separator:ae1d4ddaab926f3d422947903406c8dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a9990b26786ad23323ceab15b1700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5b6a9990b26786ad23323ceab15b1700">PINS</a>: 3</td></tr>
<tr class="separator:a5b6a9990b26786ad23323ceab15b1700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47207069aafa5a9e38dfdcd1317e4b3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a47207069aafa5a9e38dfdcd1317e4b3a">PKG</a>: 2</td></tr>
<tr class="separator:a47207069aafa5a9e38dfdcd1317e4b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866e2d28a8f2f66321002a4438877a32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a866e2d28a8f2f66321002a4438877a32">REVMIN</a>: 4</td></tr>
<tr class="separator:a866e2d28a8f2f66321002a4438877a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25dd387fe8ee7be6d1c2b034c0c04f8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a25dd387fe8ee7be6d1c2b034c0c04f8b">REVMAJ</a>: 4</td></tr>
<tr class="separator:a25dd387fe8ee7be6d1c2b034c0c04f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46baa2fccbe4951f9a810bd951e9b8cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a46baa2fccbe4951f9a810bd951e9b8cf">SRAMSIZE</a>: 4</td></tr>
<tr class="separator:a46baa2fccbe4951f9a810bd951e9b8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3561ab364df093c4316399ea825035"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3c3561ab364df093c4316399ea825035">MRAMSIZE</a>: 4</td></tr>
<tr class="separator:a3c3561ab364df093c4316399ea825035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d91129581f533603e38cd04a9faebe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a83d91129581f533603e38cd04a9faebe">PN</a>: 8</td></tr>
<tr class="separator:a83d91129581f533603e38cd04a9faebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31211bf4773cc4f84949da4491bb9ec8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a31211bf4773cc4f84949da4491bb9ec8">CHIPPN_b</a></td></tr>
<tr class="separator:a31211bf4773cc4f84949da4491bb9ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1e5bb6c2705eaf31ff1e03d19912e6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aec1e5bb6c2705eaf31ff1e03d19912e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d3a57414c4704f5f20c90e8ace5107"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab2d0bd1c8dd0e9a54c7b11739ccf614e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab2d0bd1c8dd0e9a54c7b11739ccf614e">CHIPID0</a></td></tr>
<tr class="separator:ab2d0bd1c8dd0e9a54c7b11739ccf614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e13d435e28f2601db8928a9d7c53387"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab2d0bd1c8dd0e9a54c7b11739ccf614e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab2d0bd1c8dd0e9a54c7b11739ccf614e">CHIPID0</a>: 32</td></tr>
<tr class="separator:ab2d0bd1c8dd0e9a54c7b11739ccf614e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e13d435e28f2601db8928a9d7c53387"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6e13d435e28f2601db8928a9d7c53387">CHIPID0_b</a></td></tr>
<tr class="separator:a6e13d435e28f2601db8928a9d7c53387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d3a57414c4704f5f20c90e8ace5107"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae4d3a57414c4704f5f20c90e8ace5107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf83f9959de60d16d96644fbb9ced910"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a150096c54761b9b6c70af12429b2c04e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a150096c54761b9b6c70af12429b2c04e">CHIPID1</a></td></tr>
<tr class="separator:a150096c54761b9b6c70af12429b2c04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fde408250373c3694402e98953838e9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a150096c54761b9b6c70af12429b2c04e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a150096c54761b9b6c70af12429b2c04e">CHIPID1</a>: 32</td></tr>
<tr class="separator:a150096c54761b9b6c70af12429b2c04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fde408250373c3694402e98953838e9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0fde408250373c3694402e98953838e9">CHIPID1_b</a></td></tr>
<tr class="separator:a0fde408250373c3694402e98953838e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf83f9959de60d16d96644fbb9ced910"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acf83f9959de60d16d96644fbb9ced910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b872bf75f8a8d842fd56dc5d8cccc10"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab2d43928768ca51fa9cd9dce630ee4ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab2d43928768ca51fa9cd9dce630ee4ca">CHIPREV</a></td></tr>
<tr class="separator:ab2d43928768ca51fa9cd9dce630ee4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e5b3514194491c75a6a25f8b5e6432"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a866e2d28a8f2f66321002a4438877a32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a866e2d28a8f2f66321002a4438877a32">REVMIN</a>: 4</td></tr>
<tr class="separator:a866e2d28a8f2f66321002a4438877a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25dd387fe8ee7be6d1c2b034c0c04f8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a25dd387fe8ee7be6d1c2b034c0c04f8b">REVMAJ</a>: 4</td></tr>
<tr class="separator:a25dd387fe8ee7be6d1c2b034c0c04f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ed5f196f9aff7ea2e2cea1a8ea1cec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a08ed5f196f9aff7ea2e2cea1a8ea1cec">SIPART</a>: 12</td></tr>
<tr class="separator:a08ed5f196f9aff7ea2e2cea1a8ea1cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e5b3514194491c75a6a25f8b5e6432"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a25e5b3514194491c75a6a25f8b5e6432">CHIPREV_b</a></td></tr>
<tr class="separator:a25e5b3514194491c75a6a25f8b5e6432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b872bf75f8a8d842fd56dc5d8cccc10"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7b872bf75f8a8d842fd56dc5d8cccc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247a0f6e12662a2a3892d5fb0b7d4f63"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4e8d27e84828089c5bcd5fdaddbe5939"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4e8d27e84828089c5bcd5fdaddbe5939">VENDORID</a></td></tr>
<tr class="separator:a4e8d27e84828089c5bcd5fdaddbe5939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea8a09d8971fd8c74f27b94f3b16e02"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4e8d27e84828089c5bcd5fdaddbe5939"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4e8d27e84828089c5bcd5fdaddbe5939">VENDORID</a>: 32</td></tr>
<tr class="separator:a4e8d27e84828089c5bcd5fdaddbe5939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea8a09d8971fd8c74f27b94f3b16e02"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7ea8a09d8971fd8c74f27b94f3b16e02">VENDORID_b</a></td></tr>
<tr class="separator:a7ea8a09d8971fd8c74f27b94f3b16e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247a0f6e12662a2a3892d5fb0b7d4f63"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a247a0f6e12662a2a3892d5fb0b7d4f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a5af938a5dc3c37f742d32d98ed420"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af36efad50df95058e945101c06324a11"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af36efad50df95058e945101c06324a11">SKU</a></td></tr>
<tr class="separator:af36efad50df95058e945101c06324a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e7cabdc3fefb0108f1fc4f506cec53"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4b2fb72ad94723bb686bd82927dd6fc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4b2fb72ad94723bb686bd82927dd6fc5">SKUSRAMSIZE</a>: 2</td></tr>
<tr class="separator:a4b2fb72ad94723bb686bd82927dd6fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e7869b619c949f269eff08f11f3fe4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab7e7869b619c949f269eff08f11f3fe4">SKUMRAMSIZE</a>: 2</td></tr>
<tr class="separator:ab7e7869b619c949f269eff08f11f3fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d96ed68166d9df160d40fb124cd0a44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3d96ed68166d9df160d40fb124cd0a44">SKUDSP</a>: 2</td></tr>
<tr class="separator:a3d96ed68166d9df160d40fb124cd0a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fbd444ae394c8b14897a8a77814a055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4fbd444ae394c8b14897a8a77814a055">SKUTURBOSPOT</a>: 1</td></tr>
<tr class="separator:a4fbd444ae394c8b14897a8a77814a055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98386c88c243b4ea2d68cb907605e692"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a98386c88c243b4ea2d68cb907605e692">SKUMIPIDSI</a>: 1</td></tr>
<tr class="separator:a98386c88c243b4ea2d68cb907605e692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af104519732577b14b7298d70298492dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af104519732577b14b7298d70298492dc">SKUGFX</a>: 1</td></tr>
<tr class="separator:af104519732577b14b7298d70298492dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ebdfa1182ff7c4b5e841f2ad25ce30"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a74ebdfa1182ff7c4b5e841f2ad25ce30">SKUUSB</a>: 1</td></tr>
<tr class="separator:a74ebdfa1182ff7c4b5e841f2ad25ce30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f70031b82775a08d5f8c3bff6555d9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8f70031b82775a08d5f8c3bff6555d9c">SKUSECURESPOT</a>: 1</td></tr>
<tr class="separator:a8f70031b82775a08d5f8c3bff6555d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e7cabdc3fefb0108f1fc4f506cec53"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a50e7cabdc3fefb0108f1fc4f506cec53">SKU_b</a></td></tr>
<tr class="separator:a50e7cabdc3fefb0108f1fc4f506cec53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a5af938a5dc3c37f742d32d98ed420"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a31a5af938a5dc3c37f742d32d98ed420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebac12244d411d92ca955de613ff447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#acebac12244d411d92ca955de613ff447">RESERVED</a> [2]</td></tr>
<tr class="separator:acebac12244d411d92ca955de613ff447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4637f5030473251bba74112be9ad9a3f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adcb18e4e93eefaad3209ee9794d40f21"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#adcb18e4e93eefaad3209ee9794d40f21">DEBUGGER</a></td></tr>
<tr class="separator:adcb18e4e93eefaad3209ee9794d40f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198d5a9c4b713e772b218dde49135c35"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad6567c887ea68dfb5423832f9e3e589b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad6567c887ea68dfb5423832f9e3e589b">LOCKOUT</a>: 32</td></tr>
<tr class="separator:ad6567c887ea68dfb5423832f9e3e589b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198d5a9c4b713e772b218dde49135c35"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a198d5a9c4b713e772b218dde49135c35">DEBUGGER_b</a></td></tr>
<tr class="separator:a198d5a9c4b713e772b218dde49135c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4637f5030473251bba74112be9ad9a3f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4637f5030473251bba74112be9ad9a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f713372a320d4410e88c69ed900125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae6f713372a320d4410e88c69ed900125">RESERVED1</a></td></tr>
<tr class="separator:ae6f713372a320d4410e88c69ed900125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ea3dd7837ff81dd7503ffe933aa813"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a88a4cb3baba66b7cf3060f86fd764abe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a88a4cb3baba66b7cf3060f86fd764abe">ACRG</a></td></tr>
<tr class="separator:a88a4cb3baba66b7cf3060f86fd764abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e82356dab6b5e48c1422a79c1473baa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a07b86496af141c254cd097190e8a9795"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a07b86496af141c254cd097190e8a9795">ACRGSWE</a>: 1</td></tr>
<tr class="separator:a07b86496af141c254cd097190e8a9795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e28e2c54f53446eb24beb95b85a9eaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7e28e2c54f53446eb24beb95b85a9eaa">ACRGPWD</a>: 1</td></tr>
<tr class="separator:a7e28e2c54f53446eb24beb95b85a9eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad60ed39c34d46631a28c1f993d85f2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aad60ed39c34d46631a28c1f993d85f2e">ACRGIBIASSEL</a>: 1</td></tr>
<tr class="separator:aad60ed39c34d46631a28c1f993d85f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7383a4b87e58e98a075329bcb62bea18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7383a4b87e58e98a075329bcb62bea18">ACRGTRIM</a>: 5</td></tr>
<tr class="separator:a7383a4b87e58e98a075329bcb62bea18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e82356dab6b5e48c1422a79c1473baa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6e82356dab6b5e48c1422a79c1473baa">ACRG_b</a></td></tr>
<tr class="separator:a6e82356dab6b5e48c1422a79c1473baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ea3dd7837ff81dd7503ffe933aa813"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa8ea3dd7837ff81dd7503ffe933aa813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5658bd1ded104a1a28b3a4766a833d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2a5658bd1ded104a1a28b3a4766a833d">RESERVED2</a> [6]</td></tr>
<tr class="separator:a2a5658bd1ded104a1a28b3a4766a833d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2bed8e8bfa5ccd6f72d0486323473d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9730eb5f0b8a77447c77171cd7341c18"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9730eb5f0b8a77447c77171cd7341c18">VREFGEN2</a></td></tr>
<tr class="separator:a9730eb5f0b8a77447c77171cd7341c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8646afc4ef87a35c8ec2ccf549e8f3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab13974658d6874667385440459ddb800"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab13974658d6874667385440459ddb800">TVRGTEMPCOTRIM</a>: 5</td></tr>
<tr class="separator:ab13974658d6874667385440459ddb800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e67451d85e409e37afd816b70d5f9ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7e67451d85e409e37afd816b70d5f9ed">TVRGPWD</a>: 1</td></tr>
<tr class="separator:a7e67451d85e409e37afd816b70d5f9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68437a84e8a5f837f171912e0bb6f41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad68437a84e8a5f837f171912e0bb6f41">TVRGCURRENTTRIM</a>: 1</td></tr>
<tr class="separator:ad68437a84e8a5f837f171912e0bb6f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1e81520771ca585cdca9b5d0cc5b30"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aad1e81520771ca585cdca9b5d0cc5b30">TVRGVREFTRIM</a>: 7</td></tr>
<tr class="separator:aad1e81520771ca585cdca9b5d0cc5b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63267d48ebd99f01b17fa477d2ff75e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a63267d48ebd99f01b17fa477d2ff75e7">TVRG2TEMPCOTRIM</a>: 5</td></tr>
<tr class="separator:a63267d48ebd99f01b17fa477d2ff75e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30dcd0a01bbaf52c890de2e7ad23fbb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad30dcd0a01bbaf52c890de2e7ad23fbb">TVRG2PWD</a>: 1</td></tr>
<tr class="separator:ad30dcd0a01bbaf52c890de2e7ad23fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad36703140a905f0218147c45900040"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#afad36703140a905f0218147c45900040">TVRG2CURRENTTRIM</a>: 1</td></tr>
<tr class="separator:afad36703140a905f0218147c45900040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32ebb0ee48e669eee9a60fd40da085d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa32ebb0ee48e669eee9a60fd40da085d">TVRG2VREFTRIM</a>: 7</td></tr>
<tr class="separator:aa32ebb0ee48e669eee9a60fd40da085d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbaf7a9b734c4e5bb7b85d792e6b699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2fbaf7a9b734c4e5bb7b85d792e6b699">TVRGSELVREF</a>: 1</td></tr>
<tr class="separator:a2fbaf7a9b734c4e5bb7b85d792e6b699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3b40408f4197bd8bb6da1128348d0e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1b3b40408f4197bd8bb6da1128348d0e">TVRG2SELVREF</a>: 1</td></tr>
<tr class="separator:a1b3b40408f4197bd8bb6da1128348d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8646afc4ef87a35c8ec2ccf549e8f3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aab8646afc4ef87a35c8ec2ccf549e8f3">VREFGEN2_b</a></td></tr>
<tr class="separator:aab8646afc4ef87a35c8ec2ccf549e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2bed8e8bfa5ccd6f72d0486323473d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2c2bed8e8bfa5ccd6f72d0486323473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60534d724efe155d94bc169b710e5a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac60534d724efe155d94bc169b710e5a0">RESERVED3</a> [6]</td></tr>
<tr class="separator:ac60534d724efe155d94bc169b710e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b74257ef1a95f692099017945c103f7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a644503116f10aa76df22024c7d81c27b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a644503116f10aa76df22024c7d81c27b">VRCTRL</a></td></tr>
<tr class="separator:a644503116f10aa76df22024c7d81c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4191499736f9ff479f81dff25e00f9e2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4755027babbff3d3cb59ecadf687a075"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4755027babbff3d3cb59ecadf687a075">CORELDOOVER</a>: 1</td></tr>
<tr class="separator:a4755027babbff3d3cb59ecadf687a075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaeecd019fb56741fe24e829e5ade95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4eaeecd019fb56741fe24e829e5ade95">CORELDOPDNB</a>: 1</td></tr>
<tr class="separator:a4eaeecd019fb56741fe24e829e5ade95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fda4a14f844c8300463f1d22c0e6e15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2fda4a14f844c8300463f1d22c0e6e15">CORELDOACTIVEEARLY</a>: 1</td></tr>
<tr class="separator:a2fda4a14f844c8300463f1d22c0e6e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac584d62706a90e4eb292644e5357bcfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac584d62706a90e4eb292644e5357bcfd">CORELDOACTIVE</a>: 1</td></tr>
<tr class="separator:ac584d62706a90e4eb292644e5357bcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eddeeec4abb8cd7c79ca535f7874464"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0eddeeec4abb8cd7c79ca535f7874464">CORELDOCOLDSTARTEN</a>: 1</td></tr>
<tr class="separator:a0eddeeec4abb8cd7c79ca535f7874464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3590cddd486d72595f4c8d1926a20b52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3590cddd486d72595f4c8d1926a20b52">MEMLDOOVER</a>: 1</td></tr>
<tr class="separator:a3590cddd486d72595f4c8d1926a20b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073831a57d6e49f6d1d575797e8b4db5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a073831a57d6e49f6d1d575797e8b4db5">MEMLDOPDNB</a>: 1</td></tr>
<tr class="separator:a073831a57d6e49f6d1d575797e8b4db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0615e849aa95a701a55c962bba3e9673"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0615e849aa95a701a55c962bba3e9673">MEMLDOACTIVEEARLY</a>: 1</td></tr>
<tr class="separator:a0615e849aa95a701a55c962bba3e9673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22457ea9b836cdfddde5c34ab10f65b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a22457ea9b836cdfddde5c34ab10f65b5">MEMLDOACTIVE</a>: 1</td></tr>
<tr class="separator:a22457ea9b836cdfddde5c34ab10f65b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56d0a4969d2d45cc557ae266b1c97bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab56d0a4969d2d45cc557ae266b1c97bb">MEMLDOCOLDSTARTEN</a>: 1</td></tr>
<tr class="separator:ab56d0a4969d2d45cc557ae266b1c97bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9781d3d49e36f6e531cd5344897e0ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac9781d3d49e36f6e531cd5344897e0ed">MEMLPLDOOVER</a>: 1</td></tr>
<tr class="separator:ac9781d3d49e36f6e531cd5344897e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b75763f2e1f3a335d5075e4e9e69c99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8b75763f2e1f3a335d5075e4e9e69c99">MEMLPLDOPDNB</a>: 1</td></tr>
<tr class="separator:a8b75763f2e1f3a335d5075e4e9e69c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21471009cfa17d1f7b674cefc95e2423"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a21471009cfa17d1f7b674cefc95e2423">MEMLPLDOACTIVE</a>: 1</td></tr>
<tr class="separator:a21471009cfa17d1f7b674cefc95e2423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5616a3b858297e299746077396abab3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa5616a3b858297e299746077396abab3">ANALDOOVER</a>: 1</td></tr>
<tr class="separator:aa5616a3b858297e299746077396abab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4583742aa9746c812187bc53177a65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aca4583742aa9746c812187bc53177a65">ANALDOPDNB</a>: 1</td></tr>
<tr class="separator:aca4583742aa9746c812187bc53177a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d6970a6bf4ededbbbd8c59aedfb32b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a83d6970a6bf4ededbbbd8c59aedfb32b">ANALDOACTIVE</a>: 1</td></tr>
<tr class="separator:a83d6970a6bf4ededbbbd8c59aedfb32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc3afe9a8b2f6daf964db4181ea8158"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6fc3afe9a8b2f6daf964db4181ea8158">SIMOBUCKOVER</a>: 1</td></tr>
<tr class="separator:a6fc3afe9a8b2f6daf964db4181ea8158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d3ebc125797ec51a9eba48d7db9e42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad0d3ebc125797ec51a9eba48d7db9e42">SIMOBUCKPDNB</a>: 1</td></tr>
<tr class="separator:ad0d3ebc125797ec51a9eba48d7db9e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1d1827e5f0cde03a50ae3dd6670519"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1e1d1827e5f0cde03a50ae3dd6670519">SIMOBUCKRSTB</a>: 1</td></tr>
<tr class="separator:a1e1d1827e5f0cde03a50ae3dd6670519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b7301be8293c7188e22920c5890c56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a61b7301be8293c7188e22920c5890c56">SIMOBUCKACTIVE</a>: 1</td></tr>
<tr class="separator:a61b7301be8293c7188e22920c5890c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4191499736f9ff479f81dff25e00f9e2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4191499736f9ff479f81dff25e00f9e2">VRCTRL_b</a></td></tr>
<tr class="separator:a4191499736f9ff479f81dff25e00f9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b74257ef1a95f692099017945c103f7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1b74257ef1a95f692099017945c103f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafa82f60186ce946f8959222e76d9b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#aaafa82f60186ce946f8959222e76d9b0">RESERVED4</a> [7]</td></tr>
<tr class="separator:aaafa82f60186ce946f8959222e76d9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc559015461d1758ab06cd5e1d37d896"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3b72bb6528a7da53f47d6e8ec3bc30a3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3b72bb6528a7da53f47d6e8ec3bc30a3">LDOREG1</a></td></tr>
<tr class="separator:a3b72bb6528a7da53f47d6e8ec3bc30a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ec9132a400e42ca1c76010640e3e25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a31e2653d7c62995409e6ea2a3310125f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a31e2653d7c62995409e6ea2a3310125f">CORELDOACTIVETRIM</a>: 10</td></tr>
<tr class="separator:a31e2653d7c62995409e6ea2a3310125f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74845fc16e3d93974b4ae16e09ca85a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a74845fc16e3d93974b4ae16e09ca85a5">CORELDOTEMPCOTRIM</a>: 4</td></tr>
<tr class="separator:a74845fc16e3d93974b4ae16e09ca85a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7865b14343d42e5c6e386be745af61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2f7865b14343d42e5c6e386be745af61">CORELDOLPTRIM</a>: 6</td></tr>
<tr class="separator:a2f7865b14343d42e5c6e386be745af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d61ab01ac2ce9d3a57194fa351a771c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8d61ab01ac2ce9d3a57194fa351a771c">CORELDOIBIASTRIM</a>: 1</td></tr>
<tr class="separator:a8d61ab01ac2ce9d3a57194fa351a771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84cab87149e07e91b4ebd7934252f8e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a84cab87149e07e91b4ebd7934252f8e9">CORELDOIBIASSEL</a>: 1</td></tr>
<tr class="separator:a84cab87149e07e91b4ebd7934252f8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ec9132a400e42ca1c76010640e3e25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a65ec9132a400e42ca1c76010640e3e25">LDOREG1_b</a></td></tr>
<tr class="separator:a65ec9132a400e42ca1c76010640e3e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc559015461d1758ab06cd5e1d37d896"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abc559015461d1758ab06cd5e1d37d896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe98170ffb884e7eec43bfd17e72b160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#abe98170ffb884e7eec43bfd17e72b160">RESERVED5</a></td></tr>
<tr class="separator:abe98170ffb884e7eec43bfd17e72b160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a911ca56489c42df242f2a470981254"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad60fd9a395d91858b606ee004d74fa9f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad60fd9a395d91858b606ee004d74fa9f">LDOREG2</a></td></tr>
<tr class="separator:ad60fd9a395d91858b606ee004d74fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3d9fdf904a40d2083a3519e4c03c8c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:affadc0fe6063a3b95c08878f5707a465"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#affadc0fe6063a3b95c08878f5707a465">MEMLDOACTIVETRIM</a>: 6</td></tr>
<tr class="separator:affadc0fe6063a3b95c08878f5707a465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4231e0567a7fbbd45870f1e254695a92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4231e0567a7fbbd45870f1e254695a92">MEMLDOLPTRIM</a>: 6</td></tr>
<tr class="separator:a4231e0567a7fbbd45870f1e254695a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae8df7636efcb0a6651c2388ec58008"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5ae8df7636efcb0a6651c2388ec58008">MEMLDOLPALTTRIM</a>: 6</td></tr>
<tr class="separator:a5ae8df7636efcb0a6651c2388ec58008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a26aeeabe67ba5c22e27454c4edc1fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1a26aeeabe67ba5c22e27454c4edc1fa">MEMLPLDOTRIM</a>: 6</td></tr>
<tr class="separator:a1a26aeeabe67ba5c22e27454c4edc1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d667367bc73891335befc9bd23d7c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a10d667367bc73891335befc9bd23d7c4">MEMLPLDOIBIASTRIM</a>: 1</td></tr>
<tr class="separator:a10d667367bc73891335befc9bd23d7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78370075125d6377c48d977cd78b14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aca78370075125d6377c48d977cd78b14">MEMLDOIBIASSEL</a>: 1</td></tr>
<tr class="separator:aca78370075125d6377c48d977cd78b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab088cfc05c2156c634aaebe5689080e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab088cfc05c2156c634aaebe5689080e4">TRIMANALDO</a>: 4</td></tr>
<tr class="separator:ab088cfc05c2156c634aaebe5689080e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3d9fdf904a40d2083a3519e4c03c8c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aba3d9fdf904a40d2083a3519e4c03c8c">LDOREG2_b</a></td></tr>
<tr class="separator:aba3d9fdf904a40d2083a3519e4c03c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a911ca56489c42df242f2a470981254"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4a911ca56489c42df242f2a470981254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3a340638bf69087858c2f4a9372b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#afc3a340638bf69087858c2f4a9372b54">RESERVED6</a> [21]</td></tr>
<tr class="separator:afc3a340638bf69087858c2f4a9372b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579dc9c25753b9821a7a88a53caae4fc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0fbebd3e305413350ead95ed76caf326"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0fbebd3e305413350ead95ed76caf326">LFRC</a></td></tr>
<tr class="separator:a0fbebd3e305413350ead95ed76caf326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d48e013f21cde6d472356513df37c0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a08edcd9b4115d85b22eaf5caac04c235"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a08edcd9b4115d85b22eaf5caac04c235">LFRCSWE</a>: 1</td></tr>
<tr class="separator:a08edcd9b4115d85b22eaf5caac04c235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835124cd20a9beeac7a7146f58e12c14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a835124cd20a9beeac7a7146f58e12c14">TRIMTUNELFRC</a>: 5</td></tr>
<tr class="separator:a835124cd20a9beeac7a7146f58e12c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc58733507bc3cc382a9a6ffe721db50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#afc58733507bc3cc382a9a6ffe721db50">PWDLFRC</a>: 1</td></tr>
<tr class="separator:afc58733507bc3cc382a9a6ffe721db50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ad8cbfd062820dc6af67a545b7f550"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a51ad8cbfd062820dc6af67a545b7f550">RESETLFRC</a>: 1</td></tr>
<tr class="separator:a51ad8cbfd062820dc6af67a545b7f550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5074857f2887645e2491bc68ab28135b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5074857f2887645e2491bc68ab28135b">LFRCITAILTRIM</a>: 2</td></tr>
<tr class="separator:a5074857f2887645e2491bc68ab28135b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382c8bbc9df02cde1b4dd0b96de02267"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a382c8bbc9df02cde1b4dd0b96de02267">LFRCSIMOCLKDIV</a>: 3</td></tr>
<tr class="separator:a382c8bbc9df02cde1b4dd0b96de02267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 19</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d48e013f21cde6d472356513df37c0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa6d48e013f21cde6d472356513df37c0">LFRC_b</a></td></tr>
<tr class="separator:aa6d48e013f21cde6d472356513df37c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579dc9c25753b9821a7a88a53caae4fc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a579dc9c25753b9821a7a88a53caae4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6496d6431e4ebe389d62cd8c2007ddff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6496d6431e4ebe389d62cd8c2007ddff">RESERVED7</a> [7]</td></tr>
<tr class="separator:a6496d6431e4ebe389d62cd8c2007ddff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f612771d6364e9701ce32361581766b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a77c6dce63b40a069c300e5f13a38fc01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a77c6dce63b40a069c300e5f13a38fc01">BODCTRL</a></td></tr>
<tr class="separator:a77c6dce63b40a069c300e5f13a38fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fba379a259be5b02c828473952da25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a96b4e8f715df4e1e0127898296abee50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a96b4e8f715df4e1e0127898296abee50">BODLPWD</a>: 1</td></tr>
<tr class="separator:a96b4e8f715df4e1e0127898296abee50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7148f755e4484dc4ceb95951639f9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9e7148f755e4484dc4ceb95951639f9b">BODHPWD</a>: 1</td></tr>
<tr class="separator:a9e7148f755e4484dc4ceb95951639f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49caa9080cce2c259fa37435cb5a322e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a49caa9080cce2c259fa37435cb5a322e">BODCPWD</a>: 1</td></tr>
<tr class="separator:a49caa9080cce2c259fa37435cb5a322e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d68cb30bfb2c6376b27334e55ea6c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a10d68cb30bfb2c6376b27334e55ea6c6">BODFPWD</a>: 1</td></tr>
<tr class="separator:a10d68cb30bfb2c6376b27334e55ea6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6200425930b67b79c2e10fd97f8468c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6200425930b67b79c2e10fd97f8468c0">BODSPWD</a>: 1</td></tr>
<tr class="separator:a6200425930b67b79c2e10fd97f8468c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc3847e6e918287d9df20b56dea4e5c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7fc3847e6e918287d9df20b56dea4e5c">BODCLVPWD</a>: 1</td></tr>
<tr class="separator:a7fc3847e6e918287d9df20b56dea4e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f29c606372a320eb81b2213625d6cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a41f29c606372a320eb81b2213625d6cd">BODLVREFSEL</a>: 1</td></tr>
<tr class="separator:a41f29c606372a320eb81b2213625d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5086e50631075cb3901d0a96763be66d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5086e50631075cb3901d0a96763be66d">BODHVREFSEL</a>: 1</td></tr>
<tr class="separator:a5086e50631075cb3901d0a96763be66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fba379a259be5b02c828473952da25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af9fba379a259be5b02c828473952da25">BODCTRL_b</a></td></tr>
<tr class="separator:af9fba379a259be5b02c828473952da25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f612771d6364e9701ce32361581766b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9f612771d6364e9701ce32361581766b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3d23552c64145266e98cf3e6dd57a4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a91250e9277bb991587d1608a734c6f1a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a91250e9277bb991587d1608a734c6f1a">ADCPWRDLY</a></td></tr>
<tr class="separator:a91250e9277bb991587d1608a734c6f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721566c656de73a8fd56806c9adabb8d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a35d0710ab0722421f0aa6e842d9acb9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a35d0710ab0722421f0aa6e842d9acb9f">ADCPWR0</a>: 8</td></tr>
<tr class="separator:a35d0710ab0722421f0aa6e842d9acb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62e4844640add3800852beb9ebe00e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae62e4844640add3800852beb9ebe00e4">ADCPWR1</a>: 8</td></tr>
<tr class="separator:ae62e4844640add3800852beb9ebe00e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721566c656de73a8fd56806c9adabb8d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a721566c656de73a8fd56806c9adabb8d">ADCPWRDLY_b</a></td></tr>
<tr class="separator:a721566c656de73a8fd56806c9adabb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3d23552c64145266e98cf3e6dd57a4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4c3d23552c64145266e98cf3e6dd57a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7735aab638af0c6fa39f3152faa8da"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a362f76848f5ed82e35a6f8aab7efe7af"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a362f76848f5ed82e35a6f8aab7efe7af">ADCPWRCTRL</a></td></tr>
<tr class="separator:a362f76848f5ed82e35a6f8aab7efe7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8b598c473b32b56f7b793c84e1adce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a832c68fa38636d9ff0094153fd80f8ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a832c68fa38636d9ff0094153fd80f8ea">ADCPWRCTRLSWE</a>: 1</td></tr>
<tr class="separator:a832c68fa38636d9ff0094153fd80f8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb726ef399ce9005970a74313a14c0f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4eb726ef399ce9005970a74313a14c0f">ADCAPSEN</a>: 1</td></tr>
<tr class="separator:a4eb726ef399ce9005970a74313a14c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd90253cb863411d0991b3f3676dc03a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#afd90253cb863411d0991b3f3676dc03a">ADCBPSEN</a>: 1</td></tr>
<tr class="separator:afd90253cb863411d0991b3f3676dc03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8d9cc7935e88c247f5f0eb22a5b441"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0b8d9cc7935e88c247f5f0eb22a5b441">BGTPEN</a>: 1</td></tr>
<tr class="separator:a0b8d9cc7935e88c247f5f0eb22a5b441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c370001a94218ef9025a52b2354c9fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9c370001a94218ef9025a52b2354c9fd">BGTLPPEN</a>: 1</td></tr>
<tr class="separator:a9c370001a94218ef9025a52b2354c9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdb12e8ff4a35cf1e1de78aa62a5fd2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acbdb12e8ff4a35cf1e1de78aa62a5fd2">REFBUFPEN</a>: 1</td></tr>
<tr class="separator:acbdb12e8ff4a35cf1e1de78aa62a5fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61ec23b4bdeeaea39d60be85569c759"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad61ec23b4bdeeaea39d60be85569c759">REFKEEPPEN</a>: 1</td></tr>
<tr class="separator:ad61ec23b4bdeeaea39d60be85569c759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa179fbfe8972dcb741c249229453e9ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa179fbfe8972dcb741c249229453e9ad">VDDADCSARISOLATE</a>: 1</td></tr>
<tr class="separator:aa179fbfe8972dcb741c249229453e9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa370a827dc0a8a63587307b5b87efa18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa370a827dc0a8a63587307b5b87efa18">VDDADCDIGISOLATE</a>: 1</td></tr>
<tr class="separator:aa370a827dc0a8a63587307b5b87efa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615f6bdbcddbe4c6d19d86e4f556c62d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a615f6bdbcddbe4c6d19d86e4f556c62d">VDDADCRESETN</a>: 1</td></tr>
<tr class="separator:a615f6bdbcddbe4c6d19d86e4f556c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a04f80ddca1d32d175b5d1a2041933e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0a04f80ddca1d32d175b5d1a2041933e">ADCVBATDIVEN</a>: 1</td></tr>
<tr class="separator:a0a04f80ddca1d32d175b5d1a2041933e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0485b39a210f955f37d9a8962d9beeac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0485b39a210f955f37d9a8962d9beeac">ADCINBUFSEL</a>: 2</td></tr>
<tr class="separator:a0485b39a210f955f37d9a8962d9beeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d4744aed978fdbabc1604678ebb1a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a18d4744aed978fdbabc1604678ebb1a7">ADCINBUFEN</a>: 1</td></tr>
<tr class="separator:a18d4744aed978fdbabc1604678ebb1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b25fadcfe5ec8f6e575f2bc245ed0c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5b25fadcfe5ec8f6e575f2bc245ed0c0">ADCRFBUFSLWEN</a>: 1</td></tr>
<tr class="separator:a5b25fadcfe5ec8f6e575f2bc245ed0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0b22f833a8b1a20fb3fed42575fc7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0f0b22f833a8b1a20fb3fed42575fc7e">ADCKEEPOUTEN</a>: 1</td></tr>
<tr class="separator:a0f0b22f833a8b1a20fb3fed42575fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 15</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8b598c473b32b56f7b793c84e1adce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4b8b598c473b32b56f7b793c84e1adce">ADCPWRCTRL_b</a></td></tr>
<tr class="separator:a4b8b598c473b32b56f7b793c84e1adce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7735aab638af0c6fa39f3152faa8da"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0e7735aab638af0c6fa39f3152faa8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ecf45908d065e1ce880d52d508a55c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae743284da133944d313fc2f8b2b8074f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae743284da133944d313fc2f8b2b8074f">ADCCAL</a></td></tr>
<tr class="separator:ae743284da133944d313fc2f8b2b8074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec3463863d3b09b327166cd5145f704"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a90cfcc1d7840ac85475c712c67733be2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a90cfcc1d7840ac85475c712c67733be2">CALONPWRUP</a>: 1</td></tr>
<tr class="separator:a90cfcc1d7840ac85475c712c67733be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39939776c1ecec79b80c9edea068ea45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a39939776c1ecec79b80c9edea068ea45">ADCCALIBRATED</a>: 1</td></tr>
<tr class="separator:a39939776c1ecec79b80c9edea068ea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec3463863d3b09b327166cd5145f704"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6ec3463863d3b09b327166cd5145f704">ADCCAL_b</a></td></tr>
<tr class="separator:a6ec3463863d3b09b327166cd5145f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ecf45908d065e1ce880d52d508a55c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac5ecf45908d065e1ce880d52d508a55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40adf300755eab0a03bcd40ba2a343c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac45dcf67a388411b7ca3c4030d599396"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac45dcf67a388411b7ca3c4030d599396">ADCBATTLOAD</a></td></tr>
<tr class="separator:ac45dcf67a388411b7ca3c4030d599396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2983954d870474bc82b17d57e0c6c691"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aade68b58ad3b60800173b0ec5e56cef3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aade68b58ad3b60800173b0ec5e56cef3">BATTLOAD</a>: 1</td></tr>
<tr class="separator:aade68b58ad3b60800173b0ec5e56cef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2983954d870474bc82b17d57e0c6c691"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2983954d870474bc82b17d57e0c6c691">ADCBATTLOAD_b</a></td></tr>
<tr class="separator:a2983954d870474bc82b17d57e0c6c691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40adf300755eab0a03bcd40ba2a343c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af40adf300755eab0a03bcd40ba2a343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8732f18f07623602ce93b6f779b7cd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab8732f18f07623602ce93b6f779b7cd8">RESERVED8</a> [3]</td></tr>
<tr class="separator:ab8732f18f07623602ce93b6f779b7cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f4d5037bc21d351a039e8d444852de"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0190cfa5d91bdee183cbe2cea3135808"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0190cfa5d91bdee183cbe2cea3135808">XTALCTRL</a></td></tr>
<tr class="separator:a0190cfa5d91bdee183cbe2cea3135808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f763f4de3ec4f2289048c0e7dc71a9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a301ceb343bae95e136813db0fa31d034"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a301ceb343bae95e136813db0fa31d034">XTALSWE</a>: 1</td></tr>
<tr class="separator:a301ceb343bae95e136813db0fa31d034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121060f9f491212864f1d684e115400f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a121060f9f491212864f1d684e115400f">XTALCOREDISFB</a>: 1</td></tr>
<tr class="separator:a121060f9f491212864f1d684e115400f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18bd3014268b45189f003a4ef824463"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa18bd3014268b45189f003a4ef824463">XTALCOMPBYPASS</a>: 1</td></tr>
<tr class="separator:aa18bd3014268b45189f003a4ef824463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71aeb0a390b7c29dff919e490dbeb94b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a71aeb0a390b7c29dff919e490dbeb94b">XTALPDNB</a>: 1</td></tr>
<tr class="separator:a71aeb0a390b7c29dff919e490dbeb94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730c00b85220c4b9532c1827999e9126"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a730c00b85220c4b9532c1827999e9126">XTALCOMPPDNB</a>: 1</td></tr>
<tr class="separator:a730c00b85220c4b9532c1827999e9126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bc34e500a53518bd747682ca39b603"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a71bc34e500a53518bd747682ca39b603">XTALIBUFTRIM</a>: 2</td></tr>
<tr class="separator:a71bc34e500a53518bd747682ca39b603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0a49b421da3e7ed80b79b350d3792b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#adb0a49b421da3e7ed80b79b350d3792b">XTALICOMPTRIM</a>: 2</td></tr>
<tr class="separator:adb0a49b421da3e7ed80b79b350d3792b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 23</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f763f4de3ec4f2289048c0e7dc71a9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa0f763f4de3ec4f2289048c0e7dc71a9">XTALCTRL_b</a></td></tr>
<tr class="separator:aa0f763f4de3ec4f2289048c0e7dc71a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f4d5037bc21d351a039e8d444852de"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a85f4d5037bc21d351a039e8d444852de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79c9b25668e2492b6f08d8078bd8f20"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afa2080d59a26f7c17221654ecc0b14e7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#afa2080d59a26f7c17221654ecc0b14e7">XTALGENCTRL</a></td></tr>
<tr class="separator:afa2080d59a26f7c17221654ecc0b14e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c360a8c4d46f7c3cac2234ed4e40bce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3f1fa9b317a490b772ea9ed2cb7ad077"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3f1fa9b317a490b772ea9ed2cb7ad077">ACWARMUP</a>: 2</td></tr>
<tr class="separator:a3f1fa9b317a490b772ea9ed2cb7ad077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0173a44ec5bfa52f7cb5e33212606545"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0173a44ec5bfa52f7cb5e33212606545">XTALBIASTRIM</a>: 6</td></tr>
<tr class="separator:a0173a44ec5bfa52f7cb5e33212606545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab1c92ea8b7739f57b65bf401c40edb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acab1c92ea8b7739f57b65bf401c40edb">XTALKSBIASTRIM</a>: 6</td></tr>
<tr class="separator:acab1c92ea8b7739f57b65bf401c40edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 18</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c360a8c4d46f7c3cac2234ed4e40bce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8c360a8c4d46f7c3cac2234ed4e40bce">XTALGENCTRL_b</a></td></tr>
<tr class="separator:a8c360a8c4d46f7c3cac2234ed4e40bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79c9b25668e2492b6f08d8078bd8f20"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab79c9b25668e2492b6f08d8078bd8f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12382b32007d5a886e1df0aa395ac399"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1c1f0ea8c978ce1e96cff290406bd010"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1c1f0ea8c978ce1e96cff290406bd010">XTALHSTRIMS</a></td></tr>
<tr class="separator:a1c1f0ea8c978ce1e96cff290406bd010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836aecb5bd31935581aaa427b36e0151"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a84c86e7406310d74ae7d45be44ab716f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a84c86e7406310d74ae7d45be44ab716f">XTALHSCAP2TRIM</a>: 6</td></tr>
<tr class="separator:a84c86e7406310d74ae7d45be44ab716f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69533608a42a869dc1a1e8d83f365e5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a69533608a42a869dc1a1e8d83f365e5d">XTALHSCAPTRIM</a>: 4</td></tr>
<tr class="separator:a69533608a42a869dc1a1e8d83f365e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace548ab085ea18f674727dee99e52835"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ace548ab085ea18f674727dee99e52835">XTALHSDRIVETRIM</a>: 2</td></tr>
<tr class="separator:ace548ab085ea18f674727dee99e52835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0e9cd330ba332827fd7411ccc37a07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1b0e9cd330ba332827fd7411ccc37a07">XTALHSDRIVERSTRENGTH</a>: 3</td></tr>
<tr class="separator:a1b0e9cd330ba332827fd7411ccc37a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a213524eb9d8e1017d5cb6df7b2bdf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af7a213524eb9d8e1017d5cb6df7b2bdf">XTALHSIBIASCOMP2TRIM</a>: 2</td></tr>
<tr class="separator:af7a213524eb9d8e1017d5cb6df7b2bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07bdec2db1c6d1e79bf1b6867a97e65a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a07bdec2db1c6d1e79bf1b6867a97e65a">XTALHSIBIASCOMPTRIM</a>: 4</td></tr>
<tr class="separator:a07bdec2db1c6d1e79bf1b6867a97e65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc5285529fd125937c3ef62aaf3d488"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0bc5285529fd125937c3ef62aaf3d488">XTALHSIBIASTRIM</a>: 7</td></tr>
<tr class="separator:a0bc5285529fd125937c3ef62aaf3d488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cafc0d6ae87e0e2305a0768f33a99e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7cafc0d6ae87e0e2305a0768f33a99e0">XTALHSRSTRIM</a>: 1</td></tr>
<tr class="separator:a7cafc0d6ae87e0e2305a0768f33a99e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cbf2e5caab4df0d2a9855a65a44c65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a82cbf2e5caab4df0d2a9855a65a44c65">XTALHSSPARE</a>: 1</td></tr>
<tr class="separator:a82cbf2e5caab4df0d2a9855a65a44c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836aecb5bd31935581aaa427b36e0151"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a836aecb5bd31935581aaa427b36e0151">XTALHSTRIMS_b</a></td></tr>
<tr class="separator:a836aecb5bd31935581aaa427b36e0151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12382b32007d5a886e1df0aa395ac399"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a12382b32007d5a886e1df0aa395ac399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0acabad80ff35743cb9c19a13303cae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a17087ba5f5ef3c1b76e19e8026f19225"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a17087ba5f5ef3c1b76e19e8026f19225">XTALHSCTRL</a></td></tr>
<tr class="separator:a17087ba5f5ef3c1b76e19e8026f19225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba109e99122d546907afdfbb0e546f35"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a07702ef8ccd31edfe45baa1ff94d7427"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a07702ef8ccd31edfe45baa1ff94d7427">XTALHSPDNB</a>: 1</td></tr>
<tr class="separator:a07702ef8ccd31edfe45baa1ff94d7427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc0d7fd5de8449221e8e84391376679"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acfc0d7fd5de8449221e8e84391376679">XTALHSCOMPPDNB</a>: 1</td></tr>
<tr class="separator:acfc0d7fd5de8449221e8e84391376679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b57e274b345252ba2efc03af9f09d38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5b57e274b345252ba2efc03af9f09d38">XTALHSCOMPSEL</a>: 1</td></tr>
<tr class="separator:a5b57e274b345252ba2efc03af9f09d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e4fcc2ffb22ed9a7e64cd8af06fe96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a05e4fcc2ffb22ed9a7e64cd8af06fe96">XTALHSIBSTENABLE</a>: 1</td></tr>
<tr class="separator:a05e4fcc2ffb22ed9a7e64cd8af06fe96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7e0ad9d4b0038e7c56106e6154ec99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3d7e0ad9d4b0038e7c56106e6154ec99">XTALHSINJECTIONENABLE</a>: 1</td></tr>
<tr class="separator:a3d7e0ad9d4b0038e7c56106e6154ec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78f4ec8873723c0fd4ce8dcf40eb75b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa78f4ec8873723c0fd4ce8dcf40eb75b">XTALHSPDNPNIMPROVE</a>: 1</td></tr>
<tr class="separator:aa78f4ec8873723c0fd4ce8dcf40eb75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5b6c9ccb413371c13d066d8a66454d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1c5b6c9ccb413371c13d066d8a66454d">XTALHSSELRCOM</a>: 1</td></tr>
<tr class="separator:a1c5b6c9ccb413371c13d066d8a66454d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac53df2a3c6ff9164e8370e71756808d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aac53df2a3c6ff9164e8370e71756808d">XTALHSPADOUTEN</a>: 1</td></tr>
<tr class="separator:aac53df2a3c6ff9164e8370e71756808d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d9a37a1cc9409c21aae7e3318e7213"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a46d9a37a1cc9409c21aae7e3318e7213">XTALHSEXTERNALCLOCK</a>: 1</td></tr>
<tr class="separator:a46d9a37a1cc9409c21aae7e3318e7213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 23</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba109e99122d546907afdfbb0e546f35"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aba109e99122d546907afdfbb0e546f35">XTALHSCTRL_b</a></td></tr>
<tr class="separator:aba109e99122d546907afdfbb0e546f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0acabad80ff35743cb9c19a13303cae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af0acabad80ff35743cb9c19a13303cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d34f34a0290692581c785670aff1271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2d34f34a0290692581c785670aff1271">RESERVED9</a> [31]</td></tr>
<tr class="separator:a2d34f34a0290692581c785670aff1271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65d742eaef0e2f274c8e910088dcee8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a86e370418d81c19f48e343360830518e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a86e370418d81c19f48e343360830518e">BODISABLE</a></td></tr>
<tr class="separator:a86e370418d81c19f48e343360830518e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548f8d55a06447d4ebec69320610c8ee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5efcf5a71c8b9416cee1ef416c7daeb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5efcf5a71c8b9416cee1ef416c7daeb9">BODLRDE</a>: 1</td></tr>
<tr class="separator:a5efcf5a71c8b9416cee1ef416c7daeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cc0e589c4494ffceccdbf95fb1459a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a91cc0e589c4494ffceccdbf95fb1459a">BODCREN</a>: 1</td></tr>
<tr class="separator:a91cc0e589c4494ffceccdbf95fb1459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abad9aba0974c6dccfbc67af410ac09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1abad9aba0974c6dccfbc67af410ac09">BODFREN</a>: 1</td></tr>
<tr class="separator:a1abad9aba0974c6dccfbc67af410ac09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ccf077b0200822d8a1c5458c598675"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a00ccf077b0200822d8a1c5458c598675">BODSREN</a>: 1</td></tr>
<tr class="separator:a00ccf077b0200822d8a1c5458c598675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08b06f4a04b618d257acc654460e150"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae08b06f4a04b618d257acc654460e150">BODCLVREN</a>: 1</td></tr>
<tr class="separator:ae08b06f4a04b618d257acc654460e150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548f8d55a06447d4ebec69320610c8ee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a548f8d55a06447d4ebec69320610c8ee">BODISABLE_b</a></td></tr>
<tr class="separator:a548f8d55a06447d4ebec69320610c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65d742eaef0e2f274c8e910088dcee8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab65d742eaef0e2f274c8e910088dcee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7171433c2dd73098d7a3e34b02736cc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7171433c2dd73098d7a3e34b02736cc2">RESERVED10</a> [2]</td></tr>
<tr class="separator:a7171433c2dd73098d7a3e34b02736cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d5695ea1b549e9a4eeaa0cf7380bf5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afb76c837c69974d314f95e8657c368f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#afb76c837c69974d314f95e8657c368f7">BOOTLOADER</a></td></tr>
<tr class="separator:afb76c837c69974d314f95e8657c368f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8401fdccf712d1719e528ddb2ac508"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1070a67b32b9f83fe607d298ff6a7c16"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1070a67b32b9f83fe607d298ff6a7c16">BOOTLOADERLOW</a>: 1</td></tr>
<tr class="separator:a1070a67b32b9f83fe607d298ff6a7c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22285cbf54f78b8f3e5eff8d6aeac3be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a22285cbf54f78b8f3e5eff8d6aeac3be">SBRLOCK</a>: 1</td></tr>
<tr class="separator:a22285cbf54f78b8f3e5eff8d6aeac3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8709d7be137f282ce426afcbb7528071"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8709d7be137f282ce426afcbb7528071">PROTLOCK</a>: 1</td></tr>
<tr class="separator:a8709d7be137f282ce426afcbb7528071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac8eaa5a01190db5b6f75a801017b5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8ac8eaa5a01190db5b6f75a801017b5d">SBLLOCK</a>: 1</td></tr>
<tr class="separator:a8ac8eaa5a01190db5b6f75a801017b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07adceaf29088d79a26dcec1d72b0338"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a07adceaf29088d79a26dcec1d72b0338">SECBOOTFEATURE</a>: 2</td></tr>
<tr class="separator:a07adceaf29088d79a26dcec1d72b0338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc23aa222bf296bb81e5c100db53e28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1bc23aa222bf296bb81e5c100db53e28">SECBOOT</a>: 2</td></tr>
<tr class="separator:a1bc23aa222bf296bb81e5c100db53e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e8a99f0404004839871049e53bfda0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad2e8a99f0404004839871049e53bfda0">SECBOOTONRST</a>: 2</td></tr>
<tr class="separator:ad2e8a99f0404004839871049e53bfda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8401fdccf712d1719e528ddb2ac508"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#adb8401fdccf712d1719e528ddb2ac508">BOOTLOADER_b</a></td></tr>
<tr class="separator:adb8401fdccf712d1719e528ddb2ac508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d5695ea1b549e9a4eeaa0cf7380bf5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a27d5695ea1b549e9a4eeaa0cf7380bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3acfe47e4a1ae6c38dd30a4b7628d7c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a58b82c4b0b32ca9bb804f73c5e95245d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a58b82c4b0b32ca9bb804f73c5e95245d">SHADOWVALID</a></td></tr>
<tr class="separator:a58b82c4b0b32ca9bb804f73c5e95245d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82df3c7bc3eb479060c6258c57104ec1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3cd7b6c13dfa6a7e8bde592e4d97dda2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3cd7b6c13dfa6a7e8bde592e4d97dda2">VALID</a>: 1</td></tr>
<tr class="separator:a3cd7b6c13dfa6a7e8bde592e4d97dda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6eb32989e78968585c64a4f9e969a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0f6eb32989e78968585c64a4f9e969a5">BLDSLEEP</a>: 1</td></tr>
<tr class="separator:a0f6eb32989e78968585c64a4f9e969a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff3cb1ba90d765ac11209d54cab7e7b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aaff3cb1ba90d765ac11209d54cab7e7b">INFO0VALID</a>: 1</td></tr>
<tr class="separator:aaff3cb1ba90d765ac11209d54cab7e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82df3c7bc3eb479060c6258c57104ec1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a82df3c7bc3eb479060c6258c57104ec1">SHADOWVALID_b</a></td></tr>
<tr class="separator:a82df3c7bc3eb479060c6258c57104ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3acfe47e4a1ae6c38dd30a4b7628d7c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab3acfe47e4a1ae6c38dd30a4b7628d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5474069b24a49aac074e91f7505f2ec8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac1b9291c9c1236762e3b2b17ff6d6011"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac1b9291c9c1236762e3b2b17ff6d6011">SCRATCH0</a></td></tr>
<tr class="separator:ac1b9291c9c1236762e3b2b17ff6d6011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd3b74cba5be4843c07a388b50b2c93"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac1b9291c9c1236762e3b2b17ff6d6011"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac1b9291c9c1236762e3b2b17ff6d6011">SCRATCH0</a>: 32</td></tr>
<tr class="separator:ac1b9291c9c1236762e3b2b17ff6d6011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd3b74cba5be4843c07a388b50b2c93"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aadd3b74cba5be4843c07a388b50b2c93">SCRATCH0_b</a></td></tr>
<tr class="separator:aadd3b74cba5be4843c07a388b50b2c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5474069b24a49aac074e91f7505f2ec8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5474069b24a49aac074e91f7505f2ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33c09256c1761d8828498fbbfd4bb55"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ba8868f40b49695d4e17d0e6692b8f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1ba8868f40b49695d4e17d0e6692b8f5">SCRATCH1</a></td></tr>
<tr class="separator:a1ba8868f40b49695d4e17d0e6692b8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa847981130a58b8d7115e68d21498e0b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1ba8868f40b49695d4e17d0e6692b8f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1ba8868f40b49695d4e17d0e6692b8f5">SCRATCH1</a>: 32</td></tr>
<tr class="separator:a1ba8868f40b49695d4e17d0e6692b8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa847981130a58b8d7115e68d21498e0b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa847981130a58b8d7115e68d21498e0b">SCRATCH1_b</a></td></tr>
<tr class="separator:aa847981130a58b8d7115e68d21498e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33c09256c1761d8828498fbbfd4bb55"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab33c09256c1761d8828498fbbfd4bb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8bcc0d589ebf553a8b0d11a46545556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#af8bcc0d589ebf553a8b0d11a46545556">RESERVED11</a> [14]</td></tr>
<tr class="separator:af8bcc0d589ebf553a8b0d11a46545556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20de1fb0f0da1f6f5cee6c1bc4c9e92f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ade8ec2dc3b0c75662143fc1b4d2f8837"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ade8ec2dc3b0c75662143fc1b4d2f8837">DBGR1</a></td></tr>
<tr class="separator:ade8ec2dc3b0c75662143fc1b4d2f8837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6b4b24b23db6d103080c1b208107cd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3c260d49a3411ef67ae8975f35fc0d74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3c260d49a3411ef67ae8975f35fc0d74">ONETO8</a>: 32</td></tr>
<tr class="separator:a3c260d49a3411ef67ae8975f35fc0d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6b4b24b23db6d103080c1b208107cd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abe6b4b24b23db6d103080c1b208107cd">DBGR1_b</a></td></tr>
<tr class="separator:abe6b4b24b23db6d103080c1b208107cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20de1fb0f0da1f6f5cee6c1bc4c9e92f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a20de1fb0f0da1f6f5cee6c1bc4c9e92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf59a078a1edcf5ee513d24e90f2fee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af2dff47747a22b20ff4331ccf4cc2e30"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af2dff47747a22b20ff4331ccf4cc2e30">DBGR2</a></td></tr>
<tr class="separator:af2dff47747a22b20ff4331ccf4cc2e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a1cf0c6a06b21f4043ac88c6fb9fdd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa570eda0e6a349bb83ed670245b3b115"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa570eda0e6a349bb83ed670245b3b115">COOLCODE</a>: 32</td></tr>
<tr class="separator:aa570eda0e6a349bb83ed670245b3b115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a1cf0c6a06b21f4043ac88c6fb9fdd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a85a1cf0c6a06b21f4043ac88c6fb9fdd">DBGR2_b</a></td></tr>
<tr class="separator:a85a1cf0c6a06b21f4043ac88c6fb9fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf59a078a1edcf5ee513d24e90f2fee"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afdf59a078a1edcf5ee513d24e90f2fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202d0370cae8d72fb62b4c5fda4522c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a202d0370cae8d72fb62b4c5fda4522c4">RESERVED12</a> [6]</td></tr>
<tr class="separator:a202d0370cae8d72fb62b4c5fda4522c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1292ff9a252c9a50ada55f33bf3a8768"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f3751a3e64410f0b1b4772ebc4d503b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5f3751a3e64410f0b1b4772ebc4d503b">PMUENABLE</a></td></tr>
<tr class="separator:a5f3751a3e64410f0b1b4772ebc4d503b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496ed36529409dcab6f1993126261337"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a77f1a78e79a0058a2c5fcc0a042227c7">ENABLE</a>: 1</td></tr>
<tr class="separator:a77f1a78e79a0058a2c5fcc0a042227c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496ed36529409dcab6f1993126261337"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a496ed36529409dcab6f1993126261337">PMUENABLE_b</a></td></tr>
<tr class="separator:a496ed36529409dcab6f1993126261337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1292ff9a252c9a50ada55f33bf3a8768"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1292ff9a252c9a50ada55f33bf3a8768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc47918532975ac8a2599d235f3fd51b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#afc47918532975ac8a2599d235f3fd51b">RESERVED13</a> [11]</td></tr>
<tr class="separator:afc47918532975ac8a2599d235f3fd51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2ac27bbaa2012875a6429392646e61"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a04998170d3346d9bea24528f32491636"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a04998170d3346d9bea24528f32491636">DBGCTRL</a></td></tr>
<tr class="separator:a04998170d3346d9bea24528f32491636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23e7136bfc3fef7c8ff1a3bc9eaa825"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a42d741c8604a5814332664857a272401"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a42d741c8604a5814332664857a272401">CM4TPIUENABLE</a>: 1</td></tr>
<tr class="separator:a42d741c8604a5814332664857a272401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac402ccbf529d6236c0097a58a72ae747"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac402ccbf529d6236c0097a58a72ae747">CM4CLKSEL</a>: 3</td></tr>
<tr class="separator:ac402ccbf529d6236c0097a58a72ae747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e03dd7e70d3ed456ce79a6ff3b6c108"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0e03dd7e70d3ed456ce79a6ff3b6c108">DBGETBENABLE</a>: 1</td></tr>
<tr class="separator:a0e03dd7e70d3ed456ce79a6ff3b6c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6e60156709ddbd8ef54bbc88567838"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9e6e60156709ddbd8ef54bbc88567838">DBGETMTRACEEN</a>: 1</td></tr>
<tr class="separator:a9e6e60156709ddbd8ef54bbc88567838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbd16b6f22d6d4cebbf4f24a9ce9744"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1bbd16b6f22d6d4cebbf4f24a9ce9744">DBGDSP0TRACEEN</a>: 1</td></tr>
<tr class="separator:a1bbd16b6f22d6d4cebbf4f24a9ce9744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c56279974a2b6e4fd95d3bbcce40edb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5c56279974a2b6e4fd95d3bbcce40edb">DBGDSP1TRACEEN</a>: 1</td></tr>
<tr class="separator:a5c56279974a2b6e4fd95d3bbcce40edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8297561083ec74beec8a40ded82cae8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8297561083ec74beec8a40ded82cae8e">DBGTSCLKSEL</a>: 3</td></tr>
<tr class="separator:a8297561083ec74beec8a40ded82cae8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478220c5c42ca2b80b6162d15c91c56e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a478220c5c42ca2b80b6162d15c91c56e">DBGDSP0OCDHALTONRST</a>: 1</td></tr>
<tr class="separator:a478220c5c42ca2b80b6162d15c91c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbfe84ed64178f2093c3218d16fb954"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7dbfe84ed64178f2093c3218d16fb954">DBGDSP1OCDHALTONRST</a>: 1</td></tr>
<tr class="separator:a7dbfe84ed64178f2093c3218d16fb954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 14</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23e7136bfc3fef7c8ff1a3bc9eaa825"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af23e7136bfc3fef7c8ff1a3bc9eaa825">DBGCTRL_b</a></td></tr>
<tr class="separator:af23e7136bfc3fef7c8ff1a3bc9eaa825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2ac27bbaa2012875a6429392646e61"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acf2ac27bbaa2012875a6429392646e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0916cd3845df125ef46748e4b184bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0f0916cd3845df125ef46748e4b184bf">RESERVED14</a> [4]</td></tr>
<tr class="separator:a0f0916cd3845df125ef46748e4b184bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c338999ecfeddde1cf41c314d89242"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abfde5b91c1b3dd884fa3ea048582e5ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abfde5b91c1b3dd884fa3ea048582e5ef">OTAPOINTER</a></td></tr>
<tr class="separator:abfde5b91c1b3dd884fa3ea048582e5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8329dbaf5bac0d0c6dc4acee4607d825"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2ba34a5d9168f682f7697f571e3b647c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2ba34a5d9168f682f7697f571e3b647c">OTAVALID</a>: 1</td></tr>
<tr class="separator:a2ba34a5d9168f682f7697f571e3b647c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae328b049de4079df341aba0d14a746d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae328b049de4079df341aba0d14a746d2">OTASBLUPDATE</a>: 1</td></tr>
<tr class="separator:ae328b049de4079df341aba0d14a746d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfde5b91c1b3dd884fa3ea048582e5ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abfde5b91c1b3dd884fa3ea048582e5ef">OTAPOINTER</a>: 30</td></tr>
<tr class="separator:abfde5b91c1b3dd884fa3ea048582e5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8329dbaf5bac0d0c6dc4acee4607d825"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8329dbaf5bac0d0c6dc4acee4607d825">OTAPOINTER_b</a></td></tr>
<tr class="separator:a8329dbaf5bac0d0c6dc4acee4607d825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c338999ecfeddde1cf41c314d89242"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac6c338999ecfeddde1cf41c314d89242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96db9ed619ba003dbecfff7d7f8fddbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a96db9ed619ba003dbecfff7d7f8fddbc">RESERVED15</a> [6]</td></tr>
<tr class="separator:a96db9ed619ba003dbecfff7d7f8fddbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c28ce7890f74546e43d878b1ce618be"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a248378468d5b2b843f30e1d3c3639a1c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a248378468d5b2b843f30e1d3c3639a1c">APBDMACTRL</a></td></tr>
<tr class="separator:a248378468d5b2b843f30e1d3c3639a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709d515eb5cf8fd0e2c78aab0a1714e3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3bbd6ea9414e32fbc13f78be153cdaca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3bbd6ea9414e32fbc13f78be153cdaca">DMAENABLE</a>: 1</td></tr>
<tr class="separator:a3bbd6ea9414e32fbc13f78be153cdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae218991816cbdaf6c28b7f66ae3a21b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae218991816cbdaf6c28b7f66ae3a21b1">DECODEABORT</a>: 1</td></tr>
<tr class="separator:ae218991816cbdaf6c28b7f66ae3a21b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515ef02c6ef7a96a57cfdf5d0e4b6347"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a515ef02c6ef7a96a57cfdf5d0e4b6347">HYSTERESIS</a>: 8</td></tr>
<tr class="separator:a515ef02c6ef7a96a57cfdf5d0e4b6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 16</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709d515eb5cf8fd0e2c78aab0a1714e3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a709d515eb5cf8fd0e2c78aab0a1714e3">APBDMACTRL_b</a></td></tr>
<tr class="separator:a709d515eb5cf8fd0e2c78aab0a1714e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c28ce7890f74546e43d878b1ce618be"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9c28ce7890f74546e43d878b1ce618be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76ff1925dba7df4b68bb06a4cc4ded7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#af76ff1925dba7df4b68bb06a4cc4ded7">RESERVED16</a> [45]</td></tr>
<tr class="separator:af76ff1925dba7df4b68bb06a4cc4ded7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fa640b63033c990674832d4fecf1e1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d2d423f504caa4a1820e63ecc5e6845"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3d2d423f504caa4a1820e63ecc5e6845">KEXTCLKSEL</a></td></tr>
<tr class="separator:a3d2d423f504caa4a1820e63ecc5e6845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfbed3ebe763dab2fbdee69ac3f2287"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3d2d423f504caa4a1820e63ecc5e6845"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3d2d423f504caa4a1820e63ecc5e6845">KEXTCLKSEL</a>: 32</td></tr>
<tr class="separator:a3d2d423f504caa4a1820e63ecc5e6845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfbed3ebe763dab2fbdee69ac3f2287"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9dfbed3ebe763dab2fbdee69ac3f2287">KEXTCLKSEL_b</a></td></tr>
<tr class="separator:a9dfbed3ebe763dab2fbdee69ac3f2287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fa640b63033c990674832d4fecf1e1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af0fa640b63033c990674832d4fecf1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bf1ec95a92e85383c879b86026b1ed"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad44104feb43c409d202b3d21abb1d711"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad44104feb43c409d202b3d21abb1d711">SIMOBUCK0</a></td></tr>
<tr class="separator:ad44104feb43c409d202b3d21abb1d711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29583b696666832f0c5fb4396f7dda2c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af09158dc8f7d7eaeac3dcb518dce26dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af09158dc8f7d7eaeac3dcb518dce26dd">VDDCRXCOMPEN</a>: 1</td></tr>
<tr class="separator:af09158dc8f7d7eaeac3dcb518dce26dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc48023da530521ace7f8beb785614a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abbc48023da530521ace7f8beb785614a">VDDFRXCOMPEN</a>: 1</td></tr>
<tr class="separator:abbc48023da530521ace7f8beb785614a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29249577e8a5e12c263ef5fc3d68dc4b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a29249577e8a5e12c263ef5fc3d68dc4b">VDDSRXCOMPEN</a>: 1</td></tr>
<tr class="separator:a29249577e8a5e12c263ef5fc3d68dc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf54713db6d0dd8a2313e23b93f01b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acdf54713db6d0dd8a2313e23b93f01b8">VDDCLVRXCOMPEN</a>: 1</td></tr>
<tr class="separator:acdf54713db6d0dd8a2313e23b93f01b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1709247e796c28d5d2e87fc0b344c5f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1709247e796c28d5d2e87fc0b344c5f0">TONTOFFNODEGLITCH</a>: 1</td></tr>
<tr class="separator:a1709247e796c28d5d2e87fc0b344c5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29583b696666832f0c5fb4396f7dda2c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a29583b696666832f0c5fb4396f7dda2c">SIMOBUCK0_b</a></td></tr>
<tr class="separator:a29583b696666832f0c5fb4396f7dda2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bf1ec95a92e85383c879b86026b1ed"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a30bf1ec95a92e85383c879b86026b1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fbea3ceb89979319ea544a091b2a01"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5262aae713729596a9bea470f5cd75f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5262aae713729596a9bea470f5cd75f9">SIMOBUCK1</a></td></tr>
<tr class="separator:a5262aae713729596a9bea470f5cd75f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337e74efc54699a2dc69a5b1cad8327f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08887fbada75521933f8f3f96ffb360d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a08887fbada75521933f8f3f96ffb360d">RXCLKACTTRIM</a>: 5</td></tr>
<tr class="separator:a08887fbada75521933f8f3f96ffb360d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 11</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbf7d2ce0bfbd547f97acba284df351"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4dbf7d2ce0bfbd547f97acba284df351">TONCLKTRIM</a>: 4</td></tr>
<tr class="separator:a4dbf7d2ce0bfbd547f97acba284df351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 6</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337e74efc54699a2dc69a5b1cad8327f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a337e74efc54699a2dc69a5b1cad8327f">SIMOBUCK1_b</a></td></tr>
<tr class="separator:a337e74efc54699a2dc69a5b1cad8327f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fbea3ceb89979319ea544a091b2a01"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a71fbea3ceb89979319ea544a091b2a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2378fff16e62fc628729f012574280"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac595a692718b3eacf7326918dadb6271"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac595a692718b3eacf7326918dadb6271">SIMOBUCK2</a></td></tr>
<tr class="separator:ac595a692718b3eacf7326918dadb6271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af106153969679444c54f18d54a25d39e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 11</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c15289fec50db35976b33dc4028ee7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a99c15289fec50db35976b33dc4028ee7">VDDCACTHIGHTONTRIM</a>: 4</td></tr>
<tr class="separator:a99c15289fec50db35976b33dc4028ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 9</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2690289ace1e97dd0b89ac1be609fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9e2690289ace1e97dd0b89ac1be609fd">VDDCACTLOWTONTRIM</a>: 5</td></tr>
<tr class="separator:a9e2690289ace1e97dd0b89ac1be609fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 3</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af106153969679444c54f18d54a25d39e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af106153969679444c54f18d54a25d39e">SIMOBUCK2_b</a></td></tr>
<tr class="separator:af106153969679444c54f18d54a25d39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2378fff16e62fc628729f012574280"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7b2378fff16e62fc628729f012574280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c2187c9fd53d0465658c5e6f8ee075"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d71d84e5e5cedd8612317900b90ef26"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3d71d84e5e5cedd8612317900b90ef26">SIMOBUCK3</a></td></tr>
<tr class="separator:a3d71d84e5e5cedd8612317900b90ef26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0353a8fe5bf492c5d70780098bd099c8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 13</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30569c826b6015096609669283181d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae30569c826b6015096609669283181d5">VDDCLPHIGHTONTRIM</a>: 4</td></tr>
<tr class="separator:ae30569c826b6015096609669283181d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 9</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32ff6e1a4a84c599c5042bde3dff40c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af32ff6e1a4a84c599c5042bde3dff40c">VDDCLPLOWTONTRIM</a>: 4</td></tr>
<tr class="separator:af32ff6e1a4a84c599c5042bde3dff40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 2</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0353a8fe5bf492c5d70780098bd099c8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0353a8fe5bf492c5d70780098bd099c8">SIMOBUCK3_b</a></td></tr>
<tr class="separator:a0353a8fe5bf492c5d70780098bd099c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c2187c9fd53d0465658c5e6f8ee075"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af2c2187c9fd53d0465658c5e6f8ee075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7176149c68c0e5a7887684dbe206c962"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7176149c68c0e5a7887684dbe206c962">RESERVED17</a> [2]</td></tr>
<tr class="separator:a7176149c68c0e5a7887684dbe206c962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d675318f11d5f1c0e6081efeb20e8a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a95aef8895e92f880fe910d7f685fa3ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a95aef8895e92f880fe910d7f685fa3ca">SIMOBUCK6</a></td></tr>
<tr class="separator:a95aef8895e92f880fe910d7f685fa3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67617fef5c59a3ed395d3c7c82befaea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289e6f0c2bc245cc3a078f251263088d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a289e6f0c2bc245cc3a078f251263088d">VDDFACTHIGHTONTRIM</a>: 4</td></tr>
<tr class="separator:a289e6f0c2bc245cc3a078f251263088d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 11</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67617fef5c59a3ed395d3c7c82befaea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a67617fef5c59a3ed395d3c7c82befaea">SIMOBUCK6_b</a></td></tr>
<tr class="separator:a67617fef5c59a3ed395d3c7c82befaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d675318f11d5f1c0e6081efeb20e8a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae4d675318f11d5f1c0e6081efeb20e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae978714e6637962506f455d58ff5cbd0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adb9838ba6431d081331a0f48dab1f310"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#adb9838ba6431d081331a0f48dab1f310">SIMOBUCK7</a></td></tr>
<tr class="separator:adb9838ba6431d081331a0f48dab1f310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d7e672fe4d796e26a835f44f9125cb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e556efd37b150ea0e9075c12ea74672"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7e556efd37b150ea0e9075c12ea74672">VDDFACTLOWTONTRIM</a>: 5</td></tr>
<tr class="separator:a7e556efd37b150ea0e9075c12ea74672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a2ea600ce5247244c1742fbaa3fbc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a79a2ea600ce5247244c1742fbaa3fbc8">ZXCOMPZXTRIM</a>: 5</td></tr>
<tr class="separator:a79a2ea600ce5247244c1742fbaa3fbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 9</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d7e672fe4d796e26a835f44f9125cb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af0d7e672fe4d796e26a835f44f9125cb">SIMOBUCK7_b</a></td></tr>
<tr class="separator:af0d7e672fe4d796e26a835f44f9125cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae978714e6637962506f455d58ff5cbd0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae978714e6637962506f455d58ff5cbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984e98746a0316a05cdd57a1de96e19c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a904b6345e029d74804350d36487e9b00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a904b6345e029d74804350d36487e9b00">SIMOBUCK8</a></td></tr>
<tr class="separator:a904b6345e029d74804350d36487e9b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568e57ad5f1de7b975b92f718d4cf5a5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 9</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7cb452616231f4afd9212a468b9b60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4c7cb452616231f4afd9212a468b9b60">VDDFLPHIGHTONTRIM</a>: 4</td></tr>
<tr class="separator:a4c7cb452616231f4afd9212a468b9b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 9</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41d9823dcefb9d156c7a2aabf9addc3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab41d9823dcefb9d156c7a2aabf9addc3">VDDFLPLOWTONTRIM</a>: 4</td></tr>
<tr class="separator:ab41d9823dcefb9d156c7a2aabf9addc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 6</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568e57ad5f1de7b975b92f718d4cf5a5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a568e57ad5f1de7b975b92f718d4cf5a5">SIMOBUCK8_b</a></td></tr>
<tr class="separator:a568e57ad5f1de7b975b92f718d4cf5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984e98746a0316a05cdd57a1de96e19c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a984e98746a0316a05cdd57a1de96e19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac03294cb2a194603169afe97e7bff9b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2199a904bc4b136256a7f735b39fb4ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2199a904bc4b136256a7f735b39fb4ea">SIMOBUCK9</a></td></tr>
<tr class="separator:a2199a904bc4b136256a7f735b39fb4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f48f447f58e25d049e091580bf52036"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ffa918ad14f298428e458cdff61de1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae3ffa918ad14f298428e458cdff61de1">VDDSACTHIGHTONTRIM</a>: 4</td></tr>
<tr class="separator:ae3ffa918ad14f298428e458cdff61de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270c19bcdd364c946fb107873fcc8077"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a270c19bcdd364c946fb107873fcc8077">VDDSACTLOWTONTRIM</a>: 5</td></tr>
<tr class="separator:a270c19bcdd364c946fb107873fcc8077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f48f447f58e25d049e091580bf52036"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4f48f447f58e25d049e091580bf52036">SIMOBUCK9_b</a></td></tr>
<tr class="separator:a4f48f447f58e25d049e091580bf52036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac03294cb2a194603169afe97e7bff9b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aac03294cb2a194603169afe97e7bff9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ccee639b7ddc9135f942511f15d613"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a27ccee639b7ddc9135f942511f15d613">RESERVED18</a> [2]</td></tr>
<tr class="separator:a27ccee639b7ddc9135f942511f15d613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53283460bc3f7b77bbf29a20ecd3251b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ace84d7c442dc42a240649343f8ed5707"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ace84d7c442dc42a240649343f8ed5707">SIMOBUCK12</a></td></tr>
<tr class="separator:ace84d7c442dc42a240649343f8ed5707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65cff34102e44b6b7a10e390a5d01d4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44500a03ace178a4b3b16a8e962392df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a44500a03ace178a4b3b16a8e962392df">ACTTRIMVDDF</a>: 6</td></tr>
<tr class="separator:a44500a03ace178a4b3b16a8e962392df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33992bef0313bffd2d567c4e1f096bf5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a33992bef0313bffd2d567c4e1f096bf5">LPTRIMVDDF</a>: 6</td></tr>
<tr class="separator:a33992bef0313bffd2d567c4e1f096bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65cff34102e44b6b7a10e390a5d01d4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab65cff34102e44b6b7a10e390a5d01d4">SIMOBUCK12_b</a></td></tr>
<tr class="separator:ab65cff34102e44b6b7a10e390a5d01d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53283460bc3f7b77bbf29a20ecd3251b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a53283460bc3f7b77bbf29a20ecd3251b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa481c1c419b2f7b45b28af9b8a85366"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a314fa705d56f3ab1792ddcc6652450ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a314fa705d56f3ab1792ddcc6652450ac">SIMOBUCK13</a></td></tr>
<tr class="separator:a314fa705d56f3ab1792ddcc6652450ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806724712452f962ec5bb43516991074"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe162ef6a146f27ab4c3186f45a63df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acfe162ef6a146f27ab4c3186f45a63df">ACTTRIMVDDS</a>: 6</td></tr>
<tr class="separator:acfe162ef6a146f27ab4c3186f45a63df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502cc98a404de5c3a32c9c27c20b9f8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a502cc98a404de5c3a32c9c27c20b9f8f">LPTRIMVDDS</a>: 6</td></tr>
<tr class="separator:a502cc98a404de5c3a32c9c27c20b9f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806724712452f962ec5bb43516991074"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a806724712452f962ec5bb43516991074">SIMOBUCK13_b</a></td></tr>
<tr class="separator:a806724712452f962ec5bb43516991074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa481c1c419b2f7b45b28af9b8a85366"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afa481c1c419b2f7b45b28af9b8a85366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6db2ed7c2e410ff539fb1ae2439786"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3f6db2ed7c2e410ff539fb1ae2439786">RESERVED19</a></td></tr>
<tr class="separator:a3f6db2ed7c2e410ff539fb1ae2439786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc47f77cb953b6199f7ca7e59419af67"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad95d2e92c6ac98467d49df7e7c09eb58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad95d2e92c6ac98467d49df7e7c09eb58">SIMOBUCK15</a></td></tr>
<tr class="separator:ad95d2e92c6ac98467d49df7e7c09eb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3fc3ae796230d7c5b1584ba8e2223a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e12d04757fb1580804b17679c21c268"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4e12d04757fb1580804b17679c21c268">ZXCOMPOFFSETTRIM</a>: 5</td></tr>
<tr class="separator:a4e12d04757fb1580804b17679c21c268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3fc3ae796230d7c5b1584ba8e2223a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2e3fc3ae796230d7c5b1584ba8e2223a">SIMOBUCK15_b</a></td></tr>
<tr class="separator:a2e3fc3ae796230d7c5b1584ba8e2223a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc47f77cb953b6199f7ca7e59419af67"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acc47f77cb953b6199f7ca7e59419af67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd82e5a1a934c801abf8febddc81bf5a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2db0ba4ca6a183e009192225eee46f19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2db0ba4ca6a183e009192225eee46f19">PWRSW0</a></td></tr>
<tr class="separator:a2db0ba4ca6a183e009192225eee46f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9339aaea18ae19b385fd7dd27470b17b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aae8181458566ff569fbf476156e53de5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aae8181458566ff569fbf476156e53de5">PWRSWVDDCPUDYNSEL</a>: 2</td></tr>
<tr class="separator:aae8181458566ff569fbf476156e53de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d1988e26899e36671edd9128c2fcf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a21d1988e26899e36671edd9128c2fcf3">PWRSWVDDCPUPGN</a>: 1</td></tr>
<tr class="separator:a21d1988e26899e36671edd9128c2fcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15656182ddd8cad812a478823e876928"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a15656182ddd8cad812a478823e876928">PWRSWVDDCPUOVERRIDE</a>: 1</td></tr>
<tr class="separator:a15656182ddd8cad812a478823e876928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffa20327d11100ca0a0435b75d5ee15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aaffa20327d11100ca0a0435b75d5ee15">PWRSWVDDCAORDYNSEL</a>: 2</td></tr>
<tr class="separator:aaffa20327d11100ca0a0435b75d5ee15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351f687a3284e0d07618a5c86e0ea0d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a351f687a3284e0d07618a5c86e0ea0d5">PWRSWVDDCAOROVERRIDE</a>: 1</td></tr>
<tr class="separator:a351f687a3284e0d07618a5c86e0ea0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abc526b921b145d145afbfb0af54bc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0abc526b921b145d145afbfb0af54bc2">PWRSWVDDDSP0DYNSEL</a>: 2</td></tr>
<tr class="separator:a0abc526b921b145d145afbfb0af54bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214055a70e1305d0f6314e932acca82c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a214055a70e1305d0f6314e932acca82c">PWRSWVDDDSP0PGN</a>: 1</td></tr>
<tr class="separator:a214055a70e1305d0f6314e932acca82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817b20164bafffae63b3a3502eabec15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a817b20164bafffae63b3a3502eabec15">PWRSWVDDDSP0OVERRIDE</a>: 1</td></tr>
<tr class="separator:a817b20164bafffae63b3a3502eabec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b4024d637eae5b03c5b37127b36453"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a21b4024d637eae5b03c5b37127b36453">PWRSWVDDDSP1DYNSEL</a>: 2</td></tr>
<tr class="separator:a21b4024d637eae5b03c5b37127b36453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139a33a77540fd9c5c2ada48fd59cb34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a139a33a77540fd9c5c2ada48fd59cb34">PWRSWVDDDSP1PGN</a>: 1</td></tr>
<tr class="separator:a139a33a77540fd9c5c2ada48fd59cb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefadad1fe570fd3a1aad585044d5b3f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aefadad1fe570fd3a1aad585044d5b3f1">PWRSWVDDDSP1OVERRIDE</a>: 1</td></tr>
<tr class="separator:aefadad1fe570fd3a1aad585044d5b3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca5981dfdf7c98161e2207e847dc2ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aaca5981dfdf7c98161e2207e847dc2ff">PWRSWVDDMCPUDYNSEL</a>: 1</td></tr>
<tr class="separator:aaca5981dfdf7c98161e2207e847dc2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5929d9c1497912b1e40c4ee5186d39d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab5929d9c1497912b1e40c4ee5186d39d">PWRSWVDDMCPUSTATSEL</a>: 1</td></tr>
<tr class="separator:ab5929d9c1497912b1e40c4ee5186d39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec0e317aeec24db027dc83df841569f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aaec0e317aeec24db027dc83df841569f">PWRSWVDDMCPUOVERRIDE</a>: 1</td></tr>
<tr class="separator:aaec0e317aeec24db027dc83df841569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900742913ddd78ddd10de58ecc87779f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a900742913ddd78ddd10de58ecc87779f">PWRSWVDDMDSP0DYNSEL</a>: 1</td></tr>
<tr class="separator:a900742913ddd78ddd10de58ecc87779f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7757e7260e0151675281430ac2aef82d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7757e7260e0151675281430ac2aef82d">PWRSWVDDMDSP0STATSEL</a>: 1</td></tr>
<tr class="separator:a7757e7260e0151675281430ac2aef82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcf5696344ae2329e049c63f4751d31"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6fcf5696344ae2329e049c63f4751d31">PWRSWVDDMDSP0OVERRIDE</a>: 1</td></tr>
<tr class="separator:a6fcf5696344ae2329e049c63f4751d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd45dd7e76b3710afb16ddae94cbd32b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abd45dd7e76b3710afb16ddae94cbd32b">PWRSWVDDMDSP1DYNSEL</a>: 1</td></tr>
<tr class="separator:abd45dd7e76b3710afb16ddae94cbd32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93864cf3280bdfc3694348de5070faef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a93864cf3280bdfc3694348de5070faef">PWRSWVDDMDSP1STATSEL</a>: 1</td></tr>
<tr class="separator:a93864cf3280bdfc3694348de5070faef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa620629375bd73da41e775543f4fc155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa620629375bd73da41e775543f4fc155">PWRSWVDDMDSP1OVERRIDE</a>: 1</td></tr>
<tr class="separator:aa620629375bd73da41e775543f4fc155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd80bc86e44527c1652cef5c55cbaa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9cd80bc86e44527c1652cef5c55cbaa5">PWRSWVDDMLDYNSEL</a>: 1</td></tr>
<tr class="separator:a9cd80bc86e44527c1652cef5c55cbaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032da4ee56e1032eeeba30f9df4df4b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a032da4ee56e1032eeeba30f9df4df4b6">PWRSWVDDMLSTATSEL</a>: 1</td></tr>
<tr class="separator:a032da4ee56e1032eeeba30f9df4df4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9483e6760ca08318e379f1090af981fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9483e6760ca08318e379f1090af981fd">PWRSWVDDMLOVERRIDE</a>: 1</td></tr>
<tr class="separator:a9483e6760ca08318e379f1090af981fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa416815e5d124b3d1d7c869328581ab1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa416815e5d124b3d1d7c869328581ab1">PWRSWVDDRCPUDYNSEL</a>: 2</td></tr>
<tr class="separator:aa416815e5d124b3d1d7c869328581ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb5768c8f7e30463cb4422a0cd7b657"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6cb5768c8f7e30463cb4422a0cd7b657">PWRSWVDDRCPUPGN</a>: 1</td></tr>
<tr class="separator:a6cb5768c8f7e30463cb4422a0cd7b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549aabb346605c42ac792244bfa973a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a549aabb346605c42ac792244bfa973a8">PWRSWVDDRCPUSTATSEL</a>: 1</td></tr>
<tr class="separator:a549aabb346605c42ac792244bfa973a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05bd47d90953e163412f5c966a12bab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae05bd47d90953e163412f5c966a12bab">PWRSWVDDRCPUOVERRIDE</a>: 1</td></tr>
<tr class="separator:ae05bd47d90953e163412f5c966a12bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9339aaea18ae19b385fd7dd27470b17b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9339aaea18ae19b385fd7dd27470b17b">PWRSW0_b</a></td></tr>
<tr class="separator:a9339aaea18ae19b385fd7dd27470b17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd82e5a1a934c801abf8febddc81bf5a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afd82e5a1a934c801abf8febddc81bf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab471d5c461d18103fa96de423705271c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa59dc72ef23708f326aace13ecdbc638"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa59dc72ef23708f326aace13ecdbc638">PWRSW1</a></td></tr>
<tr class="separator:aa59dc72ef23708f326aace13ecdbc638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7050148ce68218c1f9fa61815e5375"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0f269990848795446c85eb58e67b617"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab0f269990848795446c85eb58e67b617">PWRSWVDDRDSP0DYNSEL</a>: 2</td></tr>
<tr class="separator:ab0f269990848795446c85eb58e67b617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b2c6e08e6a1beb14c12b1762fb5099"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a78b2c6e08e6a1beb14c12b1762fb5099">PWRSWVDDRDSP0PGN</a>: 1</td></tr>
<tr class="separator:a78b2c6e08e6a1beb14c12b1762fb5099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c6602ea7d8e02095e7a19bb9486de9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab1c6602ea7d8e02095e7a19bb9486de9">PWRSWVDDRDSP0STATSEL</a>: 1</td></tr>
<tr class="separator:ab1c6602ea7d8e02095e7a19bb9486de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7768744d86654ea3d3adbfadb4b6c509"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7768744d86654ea3d3adbfadb4b6c509">PWRSWVDDRDSP0OVERRIDE</a>: 1</td></tr>
<tr class="separator:a7768744d86654ea3d3adbfadb4b6c509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc1f69586608de2788b0768dece2834"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7bc1f69586608de2788b0768dece2834">PWRSWVDDRDSP1DYNSEL</a>: 2</td></tr>
<tr class="separator:a7bc1f69586608de2788b0768dece2834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c140e0f46316f13c10ed2d14af748cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6c140e0f46316f13c10ed2d14af748cc">PWRSWVDDRDSP1PGN</a>: 1</td></tr>
<tr class="separator:a6c140e0f46316f13c10ed2d14af748cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cdda0b5e1d02f482197e6c4642cad3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a16cdda0b5e1d02f482197e6c4642cad3">PWRSWVDDRDSP1STATSEL</a>: 1</td></tr>
<tr class="separator:a16cdda0b5e1d02f482197e6c4642cad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af918a834feacd2f4b70a08b0b08f2b9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af918a834feacd2f4b70a08b0b08f2b9f">PWRSWVDDRDSP1OVERRIDE</a>: 1</td></tr>
<tr class="separator:af918a834feacd2f4b70a08b0b08f2b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e1930745a1303dd82f27b9665d79ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a75e1930745a1303dd82f27b9665d79ee">PWRSWVDDRLDYNSEL</a>: 1</td></tr>
<tr class="separator:a75e1930745a1303dd82f27b9665d79ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ffd2d9ea937c92ec2f6bd21b815b393"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0ffd2d9ea937c92ec2f6bd21b815b393">PWRSWVDDRLPGN</a>: 1</td></tr>
<tr class="separator:a0ffd2d9ea937c92ec2f6bd21b815b393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162c13a524485549952fe6743985266e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a162c13a524485549952fe6743985266e">PWRSWVDDRLSTATSEL</a>: 1</td></tr>
<tr class="separator:a162c13a524485549952fe6743985266e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886f9d9fee87b3536510387be04b692f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a886f9d9fee87b3536510387be04b692f">PWRSWVDDRLOVERRIDE</a>: 1</td></tr>
<tr class="separator:a886f9d9fee87b3536510387be04b692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e3ba2eafa9606e5961772ae62ad28f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a48e3ba2eafa9606e5961772ae62ad28f">PWRSWVDDRMDYNSEL</a>: 1</td></tr>
<tr class="separator:a48e3ba2eafa9606e5961772ae62ad28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc925c327d510469385175cbb2c6ae8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acc925c327d510469385175cbb2c6ae8c">PWRSWVDDRMPGN</a>: 1</td></tr>
<tr class="separator:acc925c327d510469385175cbb2c6ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f3f36ff745a858749ac400393d95ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa1f3f36ff745a858749ac400393d95ae">PWRSWVDDRMSTATSEL</a>: 1</td></tr>
<tr class="separator:aa1f3f36ff745a858749ac400393d95ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accccd3e670a30b9d7c1c3244c783fc6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#accccd3e670a30b9d7c1c3244c783fc6e">PWRSWVDDRMOVERRIDE</a>: 1</td></tr>
<tr class="separator:accccd3e670a30b9d7c1c3244c783fc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c8ced466ef1b91ec7e0cfe77505203"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad5c8ced466ef1b91ec7e0cfe77505203">PWRSWVDDLPGN</a>: 1</td></tr>
<tr class="separator:ad5c8ced466ef1b91ec7e0cfe77505203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45be90f2997810162adc9f34abe164df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a45be90f2997810162adc9f34abe164df">PWRSWVDDLOVERRIDE</a>: 1</td></tr>
<tr class="separator:a45be90f2997810162adc9f34abe164df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbcafaf4c4a37235191bf99c13b1525"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0bbcafaf4c4a37235191bf99c13b1525">PWRSWCOMPPDNB</a>: 1</td></tr>
<tr class="separator:a0bbcafaf4c4a37235191bf99c13b1525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58774f9c4af6c362815b6491bb523944"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a58774f9c4af6c362815b6491bb523944">PWRSWOVRDRVEN</a>: 1</td></tr>
<tr class="separator:a58774f9c4af6c362815b6491bb523944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44049cdcb1683131148e0e7ae13f2bda"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a44049cdcb1683131148e0e7ae13f2bda">DIGPWRSWOVRDRVEN</a>: 1</td></tr>
<tr class="separator:a44049cdcb1683131148e0e7ae13f2bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ca44bb53c2602e83c52fa3a7fd02ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab5ca44bb53c2602e83c52fa3a7fd02ea">DIGPWRSWOVRDRVSEL</a>: 2</td></tr>
<tr class="separator:ab5ca44bb53c2602e83c52fa3a7fd02ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83acaf8b42aa5dd2ad67545bf6aa7c66"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a83acaf8b42aa5dd2ad67545bf6aa7c66">USEVDDF4VDDRCPUINHP</a>: 1</td></tr>
<tr class="separator:a83acaf8b42aa5dd2ad67545bf6aa7c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb61e36217f25c6c320e7d183af3fbb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aecb61e36217f25c6c320e7d183af3fbb">FORCEVDDRMVDDS</a>: 1</td></tr>
<tr class="separator:aecb61e36217f25c6c320e7d183af3fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52469e2f4055f2085d363377c3718a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa52469e2f4055f2085d363377c3718a0">FORCEVDDRMOFF</a>: 1</td></tr>
<tr class="separator:aa52469e2f4055f2085d363377c3718a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31feebcb78c3665d3c99a185444fc4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae31feebcb78c3665d3c99a185444fc4d">SHORTVDDCVDDCLVOREN</a>: 1</td></tr>
<tr class="separator:ae31feebcb78c3665d3c99a185444fc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c125dffed692321d8d374f1cf7c0a32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5c125dffed692321d8d374f1cf7c0a32">SHORTVDDCVDDCLVORVAL</a>: 1</td></tr>
<tr class="separator:a5c125dffed692321d8d374f1cf7c0a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba17b5dfd4e39c266e9b256dbc8328d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2ba17b5dfd4e39c266e9b256dbc8328d">SHORTVDDFVDDSOREN</a>: 1</td></tr>
<tr class="separator:a2ba17b5dfd4e39c266e9b256dbc8328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af88ebd27a8e7843c1bf846d71f0d8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5af88ebd27a8e7843c1bf846d71f0d8e">SHORTVDDFVDDSORVAL</a>: 1</td></tr>
<tr class="separator:a5af88ebd27a8e7843c1bf846d71f0d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7050148ce68218c1f9fa61815e5375"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aef7050148ce68218c1f9fa61815e5375">PWRSW1_b</a></td></tr>
<tr class="separator:aef7050148ce68218c1f9fa61815e5375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab471d5c461d18103fa96de423705271c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab471d5c461d18103fa96de423705271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4b44f3c1974e6e3ec227dc3d9d9891"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0b4b44f3c1974e6e3ec227dc3d9d9891">RESERVED20</a></td></tr>
<tr class="separator:a0b4b44f3c1974e6e3ec227dc3d9d9891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bd9eb27ba95c3ee6a5a14d8154eacb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5cb694b94cd9f1123720770226036ccd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5cb694b94cd9f1123720770226036ccd">USBRSTCTRL</a></td></tr>
<tr class="separator:a5cb694b94cd9f1123720770226036ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dc12cdfb3da0fe447b3748ae2cf180"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5713853710adde55a992e6839499e386"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5713853710adde55a992e6839499e386">USBRSTENABLE</a>: 1</td></tr>
<tr class="separator:a5713853710adde55a992e6839499e386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1844d9b432a3d4d0c99d4953d402f9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad1844d9b432a3d4d0c99d4953d402f9b">USBPORRSTRELEASE</a>: 1</td></tr>
<tr class="separator:ad1844d9b432a3d4d0c99d4953d402f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e5ea968d8ffd7784e948025ec3229a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a92e5ea968d8ffd7784e948025ec3229a">USBUTMIRSTRELEASE</a>: 1</td></tr>
<tr class="separator:a92e5ea968d8ffd7784e948025ec3229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dc12cdfb3da0fe447b3748ae2cf180"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a97dc12cdfb3da0fe447b3748ae2cf180">USBRSTCTRL_b</a></td></tr>
<tr class="separator:a97dc12cdfb3da0fe447b3748ae2cf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bd9eb27ba95c3ee6a5a14d8154eacb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab1bd9eb27ba95c3ee6a5a14d8154eacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c5ed6a514051626f8fed7be62647bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a03c5ed6a514051626f8fed7be62647bd">RESERVED21</a> [7]</td></tr>
<tr class="separator:a03c5ed6a514051626f8fed7be62647bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28966d39c663d20a072af0fe32b74ee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8865105ac5dd59de30cde27938653028"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8865105ac5dd59de30cde27938653028">FLASHWPROT0</a></td></tr>
<tr class="separator:a8865105ac5dd59de30cde27938653028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec17ae55437c71735acf8e8a74b8b42"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abe74231a660783c79fc0ade81c23aae8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abe74231a660783c79fc0ade81c23aae8">FW0BITS</a>: 32</td></tr>
<tr class="separator:abe74231a660783c79fc0ade81c23aae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec17ae55437c71735acf8e8a74b8b42"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1ec17ae55437c71735acf8e8a74b8b42">FLASHWPROT0_b</a></td></tr>
<tr class="separator:a1ec17ae55437c71735acf8e8a74b8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28966d39c663d20a072af0fe32b74ee"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab28966d39c663d20a072af0fe32b74ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0075bf0232ad6c433ed7c8670f996921"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad9d0fd62f834e225b257f2f2131ff8be"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad9d0fd62f834e225b257f2f2131ff8be">FLASHWPROT1</a></td></tr>
<tr class="separator:ad9d0fd62f834e225b257f2f2131ff8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a0eeb5b73c90072ac83de29100826a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad3d32340eda59e12eb3566e9c45b7bd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad3d32340eda59e12eb3566e9c45b7bd5">FW1BITS</a>: 32</td></tr>
<tr class="separator:ad3d32340eda59e12eb3566e9c45b7bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a0eeb5b73c90072ac83de29100826a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a85a0eeb5b73c90072ac83de29100826a">FLASHWPROT1_b</a></td></tr>
<tr class="separator:a85a0eeb5b73c90072ac83de29100826a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0075bf0232ad6c433ed7c8670f996921"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0075bf0232ad6c433ed7c8670f996921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fda0a12d858db7a4aae97ed8dffeb1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6c717ec48aef120e4a0de8b1e0685cba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6c717ec48aef120e4a0de8b1e0685cba">FLASHWPROT2</a></td></tr>
<tr class="separator:a6c717ec48aef120e4a0de8b1e0685cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afecf84e4f47e71a400169104d02e17"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1a8edff09f08efa5509fc0e2ca38767c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a1a8edff09f08efa5509fc0e2ca38767c">FW2BITS</a>: 32</td></tr>
<tr class="separator:a1a8edff09f08efa5509fc0e2ca38767c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afecf84e4f47e71a400169104d02e17"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5afecf84e4f47e71a400169104d02e17">FLASHWPROT2_b</a></td></tr>
<tr class="separator:a5afecf84e4f47e71a400169104d02e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fda0a12d858db7a4aae97ed8dffeb1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a36fda0a12d858db7a4aae97ed8dffeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aadd57b9e4ed5b7fd22de235c57f90"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0828b5cad8733968d4279b163ca7a01e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0828b5cad8733968d4279b163ca7a01e">FLASHWPROT3</a></td></tr>
<tr class="separator:a0828b5cad8733968d4279b163ca7a01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8177c4b6865a2a1b693ebee156acda"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a156ba0ccba56fb8426b85da5350c075c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a156ba0ccba56fb8426b85da5350c075c">FW3BITS</a>: 32</td></tr>
<tr class="separator:a156ba0ccba56fb8426b85da5350c075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8177c4b6865a2a1b693ebee156acda"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4f8177c4b6865a2a1b693ebee156acda">FLASHWPROT3_b</a></td></tr>
<tr class="separator:a4f8177c4b6865a2a1b693ebee156acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aadd57b9e4ed5b7fd22de235c57f90"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a93aadd57b9e4ed5b7fd22de235c57f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4618f004d07c5dc0798e3536538f21a1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a38158890ae4a36b450e900ec24305568"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a38158890ae4a36b450e900ec24305568">FLASHRPROT0</a></td></tr>
<tr class="separator:a38158890ae4a36b450e900ec24305568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c38ec78018ae880035cdeccf934e04"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:add4948f8eb06ceba93f7d71208b636bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#add4948f8eb06ceba93f7d71208b636bc">FR0BITS</a>: 32</td></tr>
<tr class="separator:add4948f8eb06ceba93f7d71208b636bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c38ec78018ae880035cdeccf934e04"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a53c38ec78018ae880035cdeccf934e04">FLASHRPROT0_b</a></td></tr>
<tr class="separator:a53c38ec78018ae880035cdeccf934e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4618f004d07c5dc0798e3536538f21a1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4618f004d07c5dc0798e3536538f21a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc3fa6f54d5dc4d97413a5844bd5ad9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa92f8dd3f44e1e028c44f93d9fb3fe8c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa92f8dd3f44e1e028c44f93d9fb3fe8c">FLASHRPROT1</a></td></tr>
<tr class="separator:aa92f8dd3f44e1e028c44f93d9fb3fe8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441c5339eb5f1c8968bdd277d92ab17b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa7ca75eeef2f58da13ea4881f1a7bcaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa7ca75eeef2f58da13ea4881f1a7bcaa">FR1BITS</a>: 32</td></tr>
<tr class="separator:aa7ca75eeef2f58da13ea4881f1a7bcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441c5339eb5f1c8968bdd277d92ab17b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a441c5339eb5f1c8968bdd277d92ab17b">FLASHRPROT1_b</a></td></tr>
<tr class="separator:a441c5339eb5f1c8968bdd277d92ab17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc3fa6f54d5dc4d97413a5844bd5ad9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7bc3fa6f54d5dc4d97413a5844bd5ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb62e0ff140301d97166b434b4738a14"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae2bc8b2aca6ade0c70daca42fdb3f2a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae2bc8b2aca6ade0c70daca42fdb3f2a1">FLASHRPROT2</a></td></tr>
<tr class="separator:ae2bc8b2aca6ade0c70daca42fdb3f2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99eb6a397c5ea4e2af958cfd72a4055"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae4378175957776c463e460b73afe58ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae4378175957776c463e460b73afe58ab">FR2BITS</a>: 32</td></tr>
<tr class="separator:ae4378175957776c463e460b73afe58ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99eb6a397c5ea4e2af958cfd72a4055"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad99eb6a397c5ea4e2af958cfd72a4055">FLASHRPROT2_b</a></td></tr>
<tr class="separator:ad99eb6a397c5ea4e2af958cfd72a4055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb62e0ff140301d97166b434b4738a14"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abb62e0ff140301d97166b434b4738a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d03eaf1e327449fa8d0b5934688bafa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adfed6bffdaac8f549fea54d2dc0b98ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#adfed6bffdaac8f549fea54d2dc0b98ef">FLASHRPROT3</a></td></tr>
<tr class="separator:adfed6bffdaac8f549fea54d2dc0b98ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912f0a4f643d7c1cb388a361029f306c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acb5cf2bfda2221c2c9cc568193450b7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acb5cf2bfda2221c2c9cc568193450b7e">FR3BITS</a>: 32</td></tr>
<tr class="separator:acb5cf2bfda2221c2c9cc568193450b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912f0a4f643d7c1cb388a361029f306c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a912f0a4f643d7c1cb388a361029f306c">FLASHRPROT3_b</a></td></tr>
<tr class="separator:a912f0a4f643d7c1cb388a361029f306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d03eaf1e327449fa8d0b5934688bafa"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d03eaf1e327449fa8d0b5934688bafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c220ad471356fdf168a80998b84e2ac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae556033a29eb4e187806a75ee549567c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae556033a29eb4e187806a75ee549567c">DMASRAMWPROT0</a></td></tr>
<tr class="separator:ae556033a29eb4e187806a75ee549567c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d89be4d24f71be37893e2f91fa8c793"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0ffdc1e2efc3c8ca0e8da321e5c772c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a0ffdc1e2efc3c8ca0e8da321e5c772c4">DMAWPROT0</a>: 32</td></tr>
<tr class="separator:a0ffdc1e2efc3c8ca0e8da321e5c772c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d89be4d24f71be37893e2f91fa8c793"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9d89be4d24f71be37893e2f91fa8c793">DMASRAMWPROT0_b</a></td></tr>
<tr class="separator:a9d89be4d24f71be37893e2f91fa8c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c220ad471356fdf168a80998b84e2ac"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0c220ad471356fdf168a80998b84e2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241d91a2671938a92b040024d9ed38fd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad85973c7b0dde500191fed13b58aa465"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad85973c7b0dde500191fed13b58aa465">DMASRAMWPROT1</a></td></tr>
<tr class="separator:ad85973c7b0dde500191fed13b58aa465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac19384e6dad2c233b146b00c43553e6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04f4a0a82e6dcbcc8697e3193ad7b7a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a04f4a0a82e6dcbcc8697e3193ad7b7a0">DMAWPROT1</a>: 16</td></tr>
<tr class="separator:a04f4a0a82e6dcbcc8697e3193ad7b7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac19384e6dad2c233b146b00c43553e6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aac19384e6dad2c233b146b00c43553e6">DMASRAMWPROT1_b</a></td></tr>
<tr class="separator:aac19384e6dad2c233b146b00c43553e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241d91a2671938a92b040024d9ed38fd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a241d91a2671938a92b040024d9ed38fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ba3cc8ebd6cefe5a0d82edb8aabb4b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa438ffeb05ff41cc8c9dad62b6719b00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa438ffeb05ff41cc8c9dad62b6719b00">DMASRAMRPROT0</a></td></tr>
<tr class="separator:aa438ffeb05ff41cc8c9dad62b6719b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334f4d90397e353895c44a6fb4c812ca"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afbda58414f87048ba9c5ed380c5750bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#afbda58414f87048ba9c5ed380c5750bc">DMARPROT0</a>: 32</td></tr>
<tr class="separator:afbda58414f87048ba9c5ed380c5750bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334f4d90397e353895c44a6fb4c812ca"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a334f4d90397e353895c44a6fb4c812ca">DMASRAMRPROT0_b</a></td></tr>
<tr class="separator:a334f4d90397e353895c44a6fb4c812ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ba3cc8ebd6cefe5a0d82edb8aabb4b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af8ba3cc8ebd6cefe5a0d82edb8aabb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218fbd0210c2e62192d12ce14e649f24"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7fc3ee4590efdf3cb820617d13cd2522"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7fc3ee4590efdf3cb820617d13cd2522">DMASRAMRPROT1</a></td></tr>
<tr class="separator:a7fc3ee4590efdf3cb820617d13cd2522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01101041cab5900524d545a16e3aa07"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a956e73cb7837940be0f6e4930e37296b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a956e73cb7837940be0f6e4930e37296b">DMARPROT1</a>: 16</td></tr>
<tr class="separator:a956e73cb7837940be0f6e4930e37296b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01101041cab5900524d545a16e3aa07"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af01101041cab5900524d545a16e3aa07">DMASRAMRPROT1_b</a></td></tr>
<tr class="separator:af01101041cab5900524d545a16e3aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218fbd0210c2e62192d12ce14e649f24"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a218fbd0210c2e62192d12ce14e649f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5947c33cc5fddfa8c7413ff0a1a8c23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5947c33cc5fddfa8c7413ff0a1a8c23e">RESERVED22</a> [16]</td></tr>
<tr class="separator:a5947c33cc5fddfa8c7413ff0a1a8c23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575196341db16a97484f0e1f5620fc39"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a517feada32957808a1acee25f4f08430"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a517feada32957808a1acee25f4f08430">USBPHYRESET</a></td></tr>
<tr class="separator:a517feada32957808a1acee25f4f08430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25301a8cbc885d024cc9c1974f4d2242"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a093fdcf3647857e30bb831e4d9c3e0b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a093fdcf3647857e30bb831e4d9c3e0b7">USBPHYPORRSTDIS</a>: 1</td></tr>
<tr class="separator:a093fdcf3647857e30bb831e4d9c3e0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989e5ce444c9769914afd1287238a623"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a989e5ce444c9769914afd1287238a623">USBPHYUTMIRSTDIS</a>: 1</td></tr>
<tr class="separator:a989e5ce444c9769914afd1287238a623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d09dc026267fb127f7febd50eb01bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a06d09dc026267fb127f7febd50eb01bc">RESERVED01</a>: 3</td></tr>
<tr class="separator:a06d09dc026267fb127f7febd50eb01bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19e2efa47ca97299e6751a7852b440c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa19e2efa47ca97299e6751a7852b440c">RESERVED02</a>: 1</td></tr>
<tr class="separator:aa19e2efa47ca97299e6751a7852b440c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628ff76e755cd5188c4e6ac72447aecd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a628ff76e755cd5188c4e6ac72447aecd">RESERVED03</a>: 2</td></tr>
<tr class="separator:a628ff76e755cd5188c4e6ac72447aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e7b508f1f4f669fd74b0de2ad8f97f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae5e7b508f1f4f669fd74b0de2ad8f97f">RESERVED04</a>: 1</td></tr>
<tr class="separator:ae5e7b508f1f4f669fd74b0de2ad8f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7280d66f5e232250acc78aae397f6661"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7280d66f5e232250acc78aae397f6661">RESERVED05</a>: 2</td></tr>
<tr class="separator:a7280d66f5e232250acc78aae397f6661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8fa093e15a3a7beed9e27d645b2f04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7e8fa093e15a3a7beed9e27d645b2f04">RESERVED06</a>: 1</td></tr>
<tr class="separator:a7e8fa093e15a3a7beed9e27d645b2f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba3051de227c3a3a0940e533ebd3f33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aeba3051de227c3a3a0940e533ebd3f33">RESERVED07</a>: 3</td></tr>
<tr class="separator:aeba3051de227c3a3a0940e533ebd3f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1027444b1d9b1ab1329c78bf5c9615"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aee1027444b1d9b1ab1329c78bf5c9615">RESERVED09</a>: 1</td></tr>
<tr class="separator:aee1027444b1d9b1ab1329c78bf5c9615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd559b52baef0517c2f2cd0e1aaaae9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4bd559b52baef0517c2f2cd0e1aaaae9">RESERVED10</a>: 1</td></tr>
<tr class="separator:a4bd559b52baef0517c2f2cd0e1aaaae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af733d02dd67857ec05c58ceacd9a9637"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af733d02dd67857ec05c58ceacd9a9637">RESERVED11</a>: 3</td></tr>
<tr class="separator:af733d02dd67857ec05c58ceacd9a9637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba88c0836a66b955ca66ead0cb1c8392"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aba88c0836a66b955ca66ead0cb1c8392">RESERVED12</a>: 1</td></tr>
<tr class="separator:aba88c0836a66b955ca66ead0cb1c8392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f839c5b10bf92af5267fc03f57f449"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a04f839c5b10bf92af5267fc03f57f449">RESERVED13</a>: 2</td></tr>
<tr class="separator:a04f839c5b10bf92af5267fc03f57f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0ad04f83b9afa0fd29575c8d974ed8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abb0ad04f83b9afa0fd29575c8d974ed8">RESERVED14</a>: 1</td></tr>
<tr class="separator:abb0ad04f83b9afa0fd29575c8d974ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e67ef62c63422661296c58140f8898"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a88e67ef62c63422661296c58140f8898">RESERVED15</a>: 2</td></tr>
<tr class="separator:a88e67ef62c63422661296c58140f8898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ced3a7d437792b3ed166b73525806cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2ced3a7d437792b3ed166b73525806cd">RESERVED16</a>: 1</td></tr>
<tr class="separator:a2ced3a7d437792b3ed166b73525806cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad451e8c8547e718d73d3a7c3156acb12"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad451e8c8547e718d73d3a7c3156acb12">RESERVED17</a>: 3</td></tr>
<tr class="separator:ad451e8c8547e718d73d3a7c3156acb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af505b35c12f64c2d6781bb4b44f0c44e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af505b35c12f64c2d6781bb4b44f0c44e">RESERVED18</a>: 1</td></tr>
<tr class="separator:af505b35c12f64c2d6781bb4b44f0c44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25301a8cbc885d024cc9c1974f4d2242"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a25301a8cbc885d024cc9c1974f4d2242">USBPHYRESET_b</a></td></tr>
<tr class="separator:a25301a8cbc885d024cc9c1974f4d2242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575196341db16a97484f0e1f5620fc39"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a575196341db16a97484f0e1f5620fc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a222749b5315a7bbd934608a2124df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a60a222749b5315a7bbd934608a2124df">RESERVED23</a> [4]</td></tr>
<tr class="separator:a60a222749b5315a7bbd934608a2124df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa52d1ed242d377b4ad912168f133c2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa1dff17ab10b1503a40c2cf81376857a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa1dff17ab10b1503a40c2cf81376857a">AUDADCPWRCTRL</a></td></tr>
<tr class="separator:aa1dff17ab10b1503a40c2cf81376857a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734f459470bfb043078aefd38242f573"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af8957756049d4f5748c7e03559866d54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af8957756049d4f5748c7e03559866d54">AUDADCPWRCTRLSWE</a>: 1</td></tr>
<tr class="separator:af8957756049d4f5748c7e03559866d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46677a51a5b15b21398772bdc640e321"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a46677a51a5b15b21398772bdc640e321">AUDADCAPSEN</a>: 1</td></tr>
<tr class="separator:a46677a51a5b15b21398772bdc640e321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f944e18021666af90e02f9f8c179f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a55f944e18021666af90e02f9f8c179f1">AUDADCBPSEN</a>: 1</td></tr>
<tr class="separator:a55f944e18021666af90e02f9f8c179f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e103e8dee8253663f67ce30c1192fe7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5e103e8dee8253663f67ce30c1192fe7">AUDBGTPEN</a>: 1</td></tr>
<tr class="separator:a5e103e8dee8253663f67ce30c1192fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8207e1d7b91774346b16310a01132a3e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8207e1d7b91774346b16310a01132a3e">AUDREFBUFPEN</a>: 1</td></tr>
<tr class="separator:a8207e1d7b91774346b16310a01132a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26759888807fbb1f2cd3b0e1ed4524a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a26759888807fbb1f2cd3b0e1ed4524a8">AUDREFKEEPPEN</a>: 1</td></tr>
<tr class="separator:a26759888807fbb1f2cd3b0e1ed4524a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20b69f6ef69c8a9f8d3220907e9c57c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae20b69f6ef69c8a9f8d3220907e9c57c">VDDAUDADCSARISOLATE</a>: 1</td></tr>
<tr class="separator:ae20b69f6ef69c8a9f8d3220907e9c57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9129cbd44b926656821b12d573d8b74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa9129cbd44b926656821b12d573d8b74">VDDAUDADCDIGISOLATE</a>: 1</td></tr>
<tr class="separator:aa9129cbd44b926656821b12d573d8b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08bdf8ab54647d3da8651d69afe102cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a08bdf8ab54647d3da8651d69afe102cb">VDDAUDADCRESETN</a>: 1</td></tr>
<tr class="separator:a08bdf8ab54647d3da8651d69afe102cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b05c7781b20656909cf1ecb8ffccca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a55b05c7781b20656909cf1ecb8ffccca">AUDADCVBATDIVEN</a>: 1</td></tr>
<tr class="separator:a55b05c7781b20656909cf1ecb8ffccca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 1</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d3650f01e35b5100659599284ef0d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a40d3650f01e35b5100659599284ef0d0">AUDADCINBUFSEL</a>: 2</td></tr>
<tr class="separator:a40d3650f01e35b5100659599284ef0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50256f2f1889db77c18d3ac07c23a19d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a50256f2f1889db77c18d3ac07c23a19d">AUDADCINBUFEN</a>: 1</td></tr>
<tr class="separator:a50256f2f1889db77c18d3ac07c23a19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447d72fcd7ed282b954aa69bb8b4aebe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a447d72fcd7ed282b954aa69bb8b4aebe">AUDADCRFBUFSLWEN</a>: 1</td></tr>
<tr class="separator:a447d72fcd7ed282b954aa69bb8b4aebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe422c3fc7dfc8d7037f069313c95b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2fe422c3fc7dfc8d7037f069313c95b3">AUDADCKEEPOUTEN</a>: 1</td></tr>
<tr class="separator:a2fe422c3fc7dfc8d7037f069313c95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 13</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734f459470bfb043078aefd38242f573"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a734f459470bfb043078aefd38242f573">AUDADCPWRCTRL_b</a></td></tr>
<tr class="separator:a734f459470bfb043078aefd38242f573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa52d1ed242d377b4ad912168f133c2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aeaa52d1ed242d377b4ad912168f133c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0a2849685559b1297e1cf335dab41e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5e69c285463562d5f97f23b6fc146660"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5e69c285463562d5f97f23b6fc146660">AUDIO1</a></td></tr>
<tr class="separator:a5e69c285463562d5f97f23b6fc146660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261c8fd0ecbb0e036626bb889f493d25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7fb080a9df248490f1fedf39acb6f9ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7fb080a9df248490f1fedf39acb6f9ff">MICBIASMISCTRIM</a>: 6</td></tr>
<tr class="separator:a7fb080a9df248490f1fedf39acb6f9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06dd94e104efcedab4cfab4a8d34b1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad06dd94e104efcedab4cfab4a8d34b1e">MICBIASVOLTAGETRIM</a>: 6</td></tr>
<tr class="separator:ad06dd94e104efcedab4cfab4a8d34b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a7e461f86db43a9ff276b03a9eb8ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a39a7e461f86db43a9ff276b03a9eb8ee">MICBIASPDNB</a>: 1</td></tr>
<tr class="separator:a39a7e461f86db43a9ff276b03a9eb8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95baf6289dab32aee3dedf5d3a53e7c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a95baf6289dab32aee3dedf5d3a53e7c0">PGAADCIFIBIASINTRIM</a>: 1</td></tr>
<tr class="separator:a95baf6289dab32aee3dedf5d3a53e7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d5f558e98a4ebce89c7e2629591411"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac9d5f558e98a4ebce89c7e2629591411">PGAADCIFIBIASOUTTRIM</a>: 3</td></tr>
<tr class="separator:ac9d5f558e98a4ebce89c7e2629591411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3639180f4ce2e480b019f37e1a2d2a70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3639180f4ce2e480b019f37e1a2d2a70">PGAADCIFCCOMPTRIM</a>: 2</td></tr>
<tr class="separator:a3639180f4ce2e480b019f37e1a2d2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 10</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261c8fd0ecbb0e036626bb889f493d25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a261c8fd0ecbb0e036626bb889f493d25">AUDIO1_b</a></td></tr>
<tr class="separator:a261c8fd0ecbb0e036626bb889f493d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0a2849685559b1297e1cf335dab41e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abd0a2849685559b1297e1cf335dab41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed459087fd391601b69f71b1801afea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6ed459087fd391601b69f71b1801afea">RESERVED24</a></td></tr>
<tr class="separator:a6ed459087fd391601b69f71b1801afea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726e76afa9d89b6e08d00efe0d797cae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad355b287bb6861a29c9307897c579344"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad355b287bb6861a29c9307897c579344">PGAADCIFCTRL</a></td></tr>
<tr class="separator:ad355b287bb6861a29c9307897c579344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599a032094cf7b01a5f196e29e5f7200"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a86560f30da42fc1e01dd5c2002c418ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a86560f30da42fc1e01dd5c2002c418ed">PGAADCIFCHAACTIVE</a>: 2</td></tr>
<tr class="separator:a86560f30da42fc1e01dd5c2002c418ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3557b55bc89c71b0fefa652add9fc732"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3557b55bc89c71b0fefa652add9fc732">PGAADCIFCHAPDNB</a>: 2</td></tr>
<tr class="separator:a3557b55bc89c71b0fefa652add9fc732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c7467b6c015761439d60f6ad41e64f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab1c7467b6c015761439d60f6ad41e64f">PGAADCIFCHBACTIVE</a>: 2</td></tr>
<tr class="separator:ab1c7467b6c015761439d60f6ad41e64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a57d2b4c631e0c454c43eae52840a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a83a57d2b4c631e0c454c43eae52840a0">PGAADCIFCHBPDNB</a>: 2</td></tr>
<tr class="separator:a83a57d2b4c631e0c454c43eae52840a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9030064c3c8a80992bcdf93b2cbcb542"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9030064c3c8a80992bcdf93b2cbcb542">PGAADCIFTESTPADEN</a>: 1</td></tr>
<tr class="separator:a9030064c3c8a80992bcdf93b2cbcb542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c6dc29e540397177d8fffeb65ef43f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad1c6dc29e540397177d8fffeb65ef43f">PGAADCIFTESTPADSEL</a>: 3</td></tr>
<tr class="separator:ad1c6dc29e540397177d8fffeb65ef43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3808b25435860d86b2a37e8d608e3e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2f3808b25435860d86b2a37e8d608e3e">PGAADCIFVCOMPEN</a>: 1</td></tr>
<tr class="separator:a2f3808b25435860d86b2a37e8d608e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a6e41a026bda7c5e9be5ed3be59a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a385a6e41a026bda7c5e9be5ed3be59a4">PGAADCIFVCOMPSEL</a>: 2</td></tr>
<tr class="separator:a385a6e41a026bda7c5e9be5ed3be59a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599a032094cf7b01a5f196e29e5f7200"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a599a032094cf7b01a5f196e29e5f7200">PGAADCIFCTRL_b</a></td></tr>
<tr class="separator:a599a032094cf7b01a5f196e29e5f7200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726e76afa9d89b6e08d00efe0d797cae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a726e76afa9d89b6e08d00efe0d797cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6502cab741d12c137589dd82763c0644"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9c36bec3308ae9cf67f4b7731fead0f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9c36bec3308ae9cf67f4b7731fead0f7">PGACTRL1</a></td></tr>
<tr class="separator:a9c36bec3308ae9cf67f4b7731fead0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30262a205f359edaa920fda204fa902d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7bd38b5e0031cf12d37b947c86bb8a82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7bd38b5e0031cf12d37b947c86bb8a82">PGACHA0GAIN1SEL</a>: 3</td></tr>
<tr class="separator:a7bd38b5e0031cf12d37b947c86bb8a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75db24c7f61111247068f028004f162"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad75db24c7f61111247068f028004f162">PGACHA0GAIN2DIV2SEL</a>: 1</td></tr>
<tr class="separator:ad75db24c7f61111247068f028004f162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84c6395fdef5bd2e4e8777f77776b3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa84c6395fdef5bd2e4e8777f77776b3d">PGACHA0GAIN2SEL</a>: 5</td></tr>
<tr class="separator:aa84c6395fdef5bd2e4e8777f77776b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fac2d260a89554474734923b4c91ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a29fac2d260a89554474734923b4c91ec">PGACHA1GAIN1SEL</a>: 3</td></tr>
<tr class="separator:a29fac2d260a89554474734923b4c91ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29880cd594054cfba9626e93b10d750"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab29880cd594054cfba9626e93b10d750">PGACHA1GAIN2DIV2SEL</a>: 1</td></tr>
<tr class="separator:ab29880cd594054cfba9626e93b10d750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70b8e0343041d6c3578962a9820dc4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac70b8e0343041d6c3578962a9820dc4c">PGACHA1GAIN2SEL</a>: 5</td></tr>
<tr class="separator:ac70b8e0343041d6c3578962a9820dc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38864ca082ea92d32ecd0125daeeef1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac38864ca082ea92d32ecd0125daeeef1">PGACHABYPASSEN</a>: 2</td></tr>
<tr class="separator:ac38864ca082ea92d32ecd0125daeeef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c220907af831369698c31702cfe240a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8c220907af831369698c31702cfe240a">PGACHAOPAMPINPDNB</a>: 2</td></tr>
<tr class="separator:a8c220907af831369698c31702cfe240a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6bd32ebfb257587a3f1a9e4b18cbdc4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ae6bd32ebfb257587a3f1a9e4b18cbdc4">PGACHAOPAMPOUTPDNB</a>: 2</td></tr>
<tr class="separator:ae6bd32ebfb257587a3f1a9e4b18cbdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5832a33eb30ab1bc5db234425823e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aea5832a33eb30ab1bc5db234425823e8">PGACHAVCMGENPDNB</a>: 1</td></tr>
<tr class="separator:aea5832a33eb30ab1bc5db234425823e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ccb6b4bd09eb30f2aa6742cb926349"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac4ccb6b4bd09eb30f2aa6742cb926349">PGACHAVCMGENQCHARGEEN</a>: 1</td></tr>
<tr class="separator:ac4ccb6b4bd09eb30f2aa6742cb926349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e645dca7657b206546f66872860ee6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a48e645dca7657b206546f66872860ee6">PGAIREFGENPDNB</a>: 1</td></tr>
<tr class="separator:a48e645dca7657b206546f66872860ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45852158983b5635139182d9ef0411f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a45852158983b5635139182d9ef0411f5">PGAVREFGENPDNB</a>: 1</td></tr>
<tr class="separator:a45852158983b5635139182d9ef0411f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145655c5198e7fd1a9870c48c7d65d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a145655c5198e7fd1a9870c48c7d65d60">PGAVREFGENQUICKSTARTEN</a>: 1</td></tr>
<tr class="separator:a145655c5198e7fd1a9870c48c7d65d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c69592050dc32ca009ac357dfe6269"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a77c69592050dc32ca009ac357dfe6269">VCOMPSELPGA</a>: 1</td></tr>
<tr class="separator:a77c69592050dc32ca009ac357dfe6269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97065a392297af16bae4cca02470a88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af97065a392297af16bae4cca02470a88">PGAGAINAOVRD</a>: 1</td></tr>
<tr class="separator:af97065a392297af16bae4cca02470a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30262a205f359edaa920fda204fa902d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a30262a205f359edaa920fda204fa902d">PGACTRL1_b</a></td></tr>
<tr class="separator:a30262a205f359edaa920fda204fa902d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6502cab741d12c137589dd82763c0644"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6502cab741d12c137589dd82763c0644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27522240184067fd085ed07511346bc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5e449a1eb58a5f3941e1367f13bcdb02"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a5e449a1eb58a5f3941e1367f13bcdb02">PGACTRL2</a></td></tr>
<tr class="separator:a5e449a1eb58a5f3941e1367f13bcdb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cc199926d44e29f386c25e4a549a63"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac9a547b0ff82821bd5248fc5de8ac9b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac9a547b0ff82821bd5248fc5de8ac9b9">PGACHB0GAIN1SEL</a>: 3</td></tr>
<tr class="separator:ac9a547b0ff82821bd5248fc5de8ac9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb86f5da74164252904c549e5e485b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abeb86f5da74164252904c549e5e485b8">PGACHB0GAIN2DIV2SEL</a>: 1</td></tr>
<tr class="separator:abeb86f5da74164252904c549e5e485b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded2f5feed1b654608b9ca9ff4398cdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aded2f5feed1b654608b9ca9ff4398cdd">PGACHB0GAIN2SEL</a>: 5</td></tr>
<tr class="separator:aded2f5feed1b654608b9ca9ff4398cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ce0b32f3398c3926fdc8e5e178d7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ac67ce0b32f3398c3926fdc8e5e178d7c">PGACHB1GAIN1SEL</a>: 3</td></tr>
<tr class="separator:ac67ce0b32f3398c3926fdc8e5e178d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac76c8da333ba6323ed7f332adb4f92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a2ac76c8da333ba6323ed7f332adb4f92">PGACHB1GAIN2DIV2SEL</a>: 1</td></tr>
<tr class="separator:a2ac76c8da333ba6323ed7f332adb4f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34cb5f27ae5bda1d8a1259d9526a06e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab34cb5f27ae5bda1d8a1259d9526a06e">PGACHB1GAIN2SEL</a>: 5</td></tr>
<tr class="separator:ab34cb5f27ae5bda1d8a1259d9526a06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5b70d8509e2e1a747b7e208d17243b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aee5b70d8509e2e1a747b7e208d17243b">PGACHBBYPASSEN</a>: 2</td></tr>
<tr class="separator:aee5b70d8509e2e1a747b7e208d17243b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3bb109aab2763042d80f8fe1b87cbd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a9b3bb109aab2763042d80f8fe1b87cbd">PGACHBOPAMPINPDNB</a>: 2</td></tr>
<tr class="separator:a9b3bb109aab2763042d80f8fe1b87cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb27213eab474d2810b0b970f4e71155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acb27213eab474d2810b0b970f4e71155">PGACHBOPAMPOUTPDNB</a>: 2</td></tr>
<tr class="separator:acb27213eab474d2810b0b970f4e71155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e783dbeae0b12ae45df442e5ce1c58d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8e783dbeae0b12ae45df442e5ce1c58d">PGACHBVCMGENPDNB</a>: 1</td></tr>
<tr class="separator:a8e783dbeae0b12ae45df442e5ce1c58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abad0a87ca52d55e007fe07558ab5ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4abad0a87ca52d55e007fe07558ab5ad">PGACHBVCMGENQCHARGEEN</a>: 1</td></tr>
<tr class="separator:a4abad0a87ca52d55e007fe07558ab5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 5</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a872600800ed3f072d9900a63ad902a9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a872600800ed3f072d9900a63ad902a9c">PGAGAINBOVRD</a>: 1</td></tr>
<tr class="separator:a872600800ed3f072d9900a63ad902a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cc199926d44e29f386c25e4a549a63"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a50cc199926d44e29f386c25e4a549a63">PGACTRL2_b</a></td></tr>
<tr class="separator:a50cc199926d44e29f386c25e4a549a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27522240184067fd085ed07511346bc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab27522240184067fd085ed07511346bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683c73cbd0522b4a19978993d35592e0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c38e37f6c12aab5f969c84307ef822e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a8c38e37f6c12aab5f969c84307ef822e">AUDADCPWRDLY</a></td></tr>
<tr class="separator:a8c38e37f6c12aab5f969c84307ef822e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71425954d4751dff6f4441c41e575c9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a057232cfe7d0352cbe8a715fe881bb18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a057232cfe7d0352cbe8a715fe881bb18">AUDADCPWR0</a>: 8</td></tr>
<tr class="separator:a057232cfe7d0352cbe8a715fe881bb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64eb41ccb2564bff1fc606adf39c9309"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a64eb41ccb2564bff1fc606adf39c9309">AUDADCPWR1</a>: 8</td></tr>
<tr class="separator:a64eb41ccb2564bff1fc606adf39c9309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71425954d4751dff6f4441c41e575c9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af71425954d4751dff6f4441c41e575c9">AUDADCPWRDLY_b</a></td></tr>
<tr class="separator:af71425954d4751dff6f4441c41e575c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683c73cbd0522b4a19978993d35592e0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a683c73cbd0522b4a19978993d35592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc98c630c61b2701bcddad0de942f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_u_c_t_r_l___type.html#a4bc98c630c61b2701bcddad0de942f04">RESERVED25</a> [2]</td></tr>
<tr class="separator:a4bc98c630c61b2701bcddad0de942f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba739075eb3ae9c7d49c0e7f6df1055"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6af7e24ae4e33519c0ff588c82e338e2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a6af7e24ae4e33519c0ff588c82e338e2">SDIOCTRL</a></td></tr>
<tr class="separator:a6af7e24ae4e33519c0ff588c82e338e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeabf5c0bb45983068204011e2c04cbe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af31a80c628e3d503f433439101f55b3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#af31a80c628e3d503f433439101f55b3b">SDIOSYSCLKEN</a>: 1</td></tr>
<tr class="separator:af31a80c628e3d503f433439101f55b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b8c917ea92d02e0a446266bed1b001"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ad3b8c917ea92d02e0a446266bed1b001">SDIOXINCLKEN</a>: 1</td></tr>
<tr class="separator:ad3b8c917ea92d02e0a446266bed1b001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7adebc123fcd99a74f2eea00bc54b13"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aa7adebc123fcd99a74f2eea00bc54b13">SDIOITAPCHGWIN</a>: 1</td></tr>
<tr class="separator:aa7adebc123fcd99a74f2eea00bc54b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90abfae1bd4e38ffa9a1ed14d05aa8ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a90abfae1bd4e38ffa9a1ed14d05aa8ab">SDIOITAPDLYENA</a>: 1</td></tr>
<tr class="separator:a90abfae1bd4e38ffa9a1ed14d05aa8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0eb9b9c71e7f00967f7e3cd34fabd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#acf0eb9b9c71e7f00967f7e3cd34fabd0">SDIOITAPDLYSEL</a>: 5</td></tr>
<tr class="separator:acf0eb9b9c71e7f00967f7e3cd34fabd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697c665f074022d925d9d5816f78d66f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a697c665f074022d925d9d5816f78d66f">SDIOOTAPDLYENA</a>: 1</td></tr>
<tr class="separator:a697c665f074022d925d9d5816f78d66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95bde6b78a4af86194b6f022fa5ee049"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a95bde6b78a4af86194b6f022fa5ee049">SDIOOTAPDLYSEL</a>: 4</td></tr>
<tr class="separator:a95bde6b78a4af86194b6f022fa5ee049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed59b5f6025c90f7a4bee59430ffa4c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aed59b5f6025c90f7a4bee59430ffa4c0">SDIOASYNCWKUPENA</a>: 1</td></tr>
<tr class="separator:aed59b5f6025c90f7a4bee59430ffa4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16da736256a09f1f3d2d6a0bef8b27e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a16da736256a09f1f3d2d6a0bef8b27e1">SDIOXINCLKSEL</a>: 2</td></tr>
<tr class="separator:a16da736256a09f1f3d2d6a0bef8b27e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e470095ff214bcad3428c38f248fd20"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e470095ff214bcad3428c38f248fd20">SDIOCMDOPENDRAINEN</a>: 1</td></tr>
<tr class="separator:a3e470095ff214bcad3428c38f248fd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab645f4109898f0ade06dd48759fc20f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#ab645f4109898f0ade06dd48759fc20f9">SDIODATOPENDRAINEN</a>: 1</td></tr>
<tr class="separator:ab645f4109898f0ade06dd48759fc20f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 13</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeabf5c0bb45983068204011e2c04cbe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#aaeabf5c0bb45983068204011e2c04cbe">SDIOCTRL_b</a></td></tr>
<tr class="separator:aaeabf5c0bb45983068204011e2c04cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba739075eb3ae9c7d49c0e7f6df1055"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8ba739075eb3ae9c7d49c0e7f6df1055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7339e2ba0d535222e480c455ad101e7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7e078e8028bcd286a076bd51d6469e6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a7e078e8028bcd286a076bd51d6469e6e">PDMCTRL</a></td></tr>
<tr class="separator:a7e078e8028bcd286a076bd51d6469e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9aaace461dcfa933ca6f21268f06cf"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a08391ad2ba90fa8dd0efec529eccaeb7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a08391ad2ba90fa8dd0efec529eccaeb7">PDMGLOBALEN</a>: 1</td></tr>
<tr class="separator:a08391ad2ba90fa8dd0efec529eccaeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9aaace461dcfa933ca6f21268f06cf"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_c_u_c_t_r_l___type.html#abc9aaace461dcfa933ca6f21268f06cf">PDMCTRL_b</a></td></tr>
<tr class="separator:abc9aaace461dcfa933ca6f21268f06cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7339e2ba0d535222e480c455ad101e7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae7339e2ba0d535222e480c455ad101e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >MCU Miscellaneous Control Logic (MCUCTRL) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aec1e5bb6c2705eaf31ff1e03d19912e6" name="aec1e5bb6c2705eaf31ff1e03d19912e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1e5bb6c2705eaf31ff1e03d19912e6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3064</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40020000) MCUCTRL Structure <br  />
 </p>

</div>
</div>
<a id="ae4d3a57414c4704f5f20c90e8ace5107" name="ae4d3a57414c4704f5f20c90e8ace5107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d3a57414c4704f5f20c90e8ace5107">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3066</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf83f9959de60d16d96644fbb9ced910" name="acf83f9959de60d16d96644fbb9ced910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf83f9959de60d16d96644fbb9ced910">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3068</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b872bf75f8a8d842fd56dc5d8cccc10" name="a7b872bf75f8a8d842fd56dc5d8cccc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b872bf75f8a8d842fd56dc5d8cccc10">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3070</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a247a0f6e12662a2a3892d5fb0b7d4f63" name="a247a0f6e12662a2a3892d5fb0b7d4f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a247a0f6e12662a2a3892d5fb0b7d4f63">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3072</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31a5af938a5dc3c37f742d32d98ed420" name="a31a5af938a5dc3c37f742d32d98ed420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a5af938a5dc3c37f742d32d98ed420">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3074</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4637f5030473251bba74112be9ad9a3f" name="a4637f5030473251bba74112be9ad9a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4637f5030473251bba74112be9ad9a3f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3076</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8ea3dd7837ff81dd7503ffe933aa813" name="aa8ea3dd7837ff81dd7503ffe933aa813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ea3dd7837ff81dd7503ffe933aa813">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3078</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c2bed8e8bfa5ccd6f72d0486323473d" name="a2c2bed8e8bfa5ccd6f72d0486323473d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2bed8e8bfa5ccd6f72d0486323473d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3080</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b74257ef1a95f692099017945c103f7" name="a1b74257ef1a95f692099017945c103f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b74257ef1a95f692099017945c103f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3082</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc559015461d1758ab06cd5e1d37d896" name="abc559015461d1758ab06cd5e1d37d896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc559015461d1758ab06cd5e1d37d896">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3084</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a911ca56489c42df242f2a470981254" name="a4a911ca56489c42df242f2a470981254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a911ca56489c42df242f2a470981254">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3086</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a579dc9c25753b9821a7a88a53caae4fc" name="a579dc9c25753b9821a7a88a53caae4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579dc9c25753b9821a7a88a53caae4fc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3088</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f612771d6364e9701ce32361581766b" name="a9f612771d6364e9701ce32361581766b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f612771d6364e9701ce32361581766b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3090</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3d23552c64145266e98cf3e6dd57a4" name="a4c3d23552c64145266e98cf3e6dd57a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3d23552c64145266e98cf3e6dd57a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3092</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e7735aab638af0c6fa39f3152faa8da" name="a0e7735aab638af0c6fa39f3152faa8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7735aab638af0c6fa39f3152faa8da">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3094</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5ecf45908d065e1ce880d52d508a55c" name="ac5ecf45908d065e1ce880d52d508a55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ecf45908d065e1ce880d52d508a55c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3096</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40adf300755eab0a03bcd40ba2a343c" name="af40adf300755eab0a03bcd40ba2a343c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40adf300755eab0a03bcd40ba2a343c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3098</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85f4d5037bc21d351a039e8d444852de" name="a85f4d5037bc21d351a039e8d444852de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f4d5037bc21d351a039e8d444852de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79c9b25668e2492b6f08d8078bd8f20" name="ab79c9b25668e2492b6f08d8078bd8f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79c9b25668e2492b6f08d8078bd8f20">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3102</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12382b32007d5a886e1df0aa395ac399" name="a12382b32007d5a886e1df0aa395ac399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12382b32007d5a886e1df0aa395ac399">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3104</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0acabad80ff35743cb9c19a13303cae" name="af0acabad80ff35743cb9c19a13303cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0acabad80ff35743cb9c19a13303cae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3106</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab65d742eaef0e2f274c8e910088dcee8" name="ab65d742eaef0e2f274c8e910088dcee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65d742eaef0e2f274c8e910088dcee8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3108</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27d5695ea1b549e9a4eeaa0cf7380bf5" name="a27d5695ea1b549e9a4eeaa0cf7380bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d5695ea1b549e9a4eeaa0cf7380bf5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3acfe47e4a1ae6c38dd30a4b7628d7c" name="ab3acfe47e4a1ae6c38dd30a4b7628d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3acfe47e4a1ae6c38dd30a4b7628d7c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3112</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5474069b24a49aac074e91f7505f2ec8" name="a5474069b24a49aac074e91f7505f2ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5474069b24a49aac074e91f7505f2ec8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3114</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab33c09256c1761d8828498fbbfd4bb55" name="ab33c09256c1761d8828498fbbfd4bb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33c09256c1761d8828498fbbfd4bb55">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3116</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20de1fb0f0da1f6f5cee6c1bc4c9e92f" name="a20de1fb0f0da1f6f5cee6c1bc4c9e92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20de1fb0f0da1f6f5cee6c1bc4c9e92f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3118</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdf59a078a1edcf5ee513d24e90f2fee" name="afdf59a078a1edcf5ee513d24e90f2fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf59a078a1edcf5ee513d24e90f2fee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3120</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1292ff9a252c9a50ada55f33bf3a8768" name="a1292ff9a252c9a50ada55f33bf3a8768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1292ff9a252c9a50ada55f33bf3a8768">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3122</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf2ac27bbaa2012875a6429392646e61" name="acf2ac27bbaa2012875a6429392646e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2ac27bbaa2012875a6429392646e61">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3124</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6c338999ecfeddde1cf41c314d89242" name="ac6c338999ecfeddde1cf41c314d89242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c338999ecfeddde1cf41c314d89242">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3126</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c28ce7890f74546e43d878b1ce618be" name="a9c28ce7890f74546e43d878b1ce618be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c28ce7890f74546e43d878b1ce618be">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3128</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0fa640b63033c990674832d4fecf1e1" name="af0fa640b63033c990674832d4fecf1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fa640b63033c990674832d4fecf1e1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3130</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30bf1ec95a92e85383c879b86026b1ed" name="a30bf1ec95a92e85383c879b86026b1ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bf1ec95a92e85383c879b86026b1ed">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3132</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71fbea3ceb89979319ea544a091b2a01" name="a71fbea3ceb89979319ea544a091b2a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fbea3ceb89979319ea544a091b2a01">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3134</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b2378fff16e62fc628729f012574280" name="a7b2378fff16e62fc628729f012574280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2378fff16e62fc628729f012574280">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3136</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2c2187c9fd53d0465658c5e6f8ee075" name="af2c2187c9fd53d0465658c5e6f8ee075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c2187c9fd53d0465658c5e6f8ee075">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3138</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4d675318f11d5f1c0e6081efeb20e8a" name="ae4d675318f11d5f1c0e6081efeb20e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d675318f11d5f1c0e6081efeb20e8a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3140</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae978714e6637962506f455d58ff5cbd0" name="ae978714e6637962506f455d58ff5cbd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae978714e6637962506f455d58ff5cbd0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3142</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a984e98746a0316a05cdd57a1de96e19c" name="a984e98746a0316a05cdd57a1de96e19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984e98746a0316a05cdd57a1de96e19c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac03294cb2a194603169afe97e7bff9b" name="aac03294cb2a194603169afe97e7bff9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac03294cb2a194603169afe97e7bff9b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3146</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53283460bc3f7b77bbf29a20ecd3251b" name="a53283460bc3f7b77bbf29a20ecd3251b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53283460bc3f7b77bbf29a20ecd3251b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3148</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa481c1c419b2f7b45b28af9b8a85366" name="afa481c1c419b2f7b45b28af9b8a85366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa481c1c419b2f7b45b28af9b8a85366">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3150</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc47f77cb953b6199f7ca7e59419af67" name="acc47f77cb953b6199f7ca7e59419af67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc47f77cb953b6199f7ca7e59419af67">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3152</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd82e5a1a934c801abf8febddc81bf5a" name="afd82e5a1a934c801abf8febddc81bf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd82e5a1a934c801abf8febddc81bf5a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3154</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab471d5c461d18103fa96de423705271c" name="ab471d5c461d18103fa96de423705271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab471d5c461d18103fa96de423705271c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3156</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1bd9eb27ba95c3ee6a5a14d8154eacb" name="ab1bd9eb27ba95c3ee6a5a14d8154eacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bd9eb27ba95c3ee6a5a14d8154eacb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3158</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab28966d39c663d20a072af0fe32b74ee" name="ab28966d39c663d20a072af0fe32b74ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28966d39c663d20a072af0fe32b74ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3160</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0075bf0232ad6c433ed7c8670f996921" name="a0075bf0232ad6c433ed7c8670f996921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0075bf0232ad6c433ed7c8670f996921">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3162</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36fda0a12d858db7a4aae97ed8dffeb1" name="a36fda0a12d858db7a4aae97ed8dffeb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36fda0a12d858db7a4aae97ed8dffeb1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3164</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93aadd57b9e4ed5b7fd22de235c57f90" name="a93aadd57b9e4ed5b7fd22de235c57f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93aadd57b9e4ed5b7fd22de235c57f90">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3166</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4618f004d07c5dc0798e3536538f21a1" name="a4618f004d07c5dc0798e3536538f21a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4618f004d07c5dc0798e3536538f21a1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3168</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bc3fa6f54d5dc4d97413a5844bd5ad9" name="a7bc3fa6f54d5dc4d97413a5844bd5ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc3fa6f54d5dc4d97413a5844bd5ad9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3170</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb62e0ff140301d97166b434b4738a14" name="abb62e0ff140301d97166b434b4738a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb62e0ff140301d97166b434b4738a14">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3172</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d03eaf1e327449fa8d0b5934688bafa" name="a3d03eaf1e327449fa8d0b5934688bafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d03eaf1e327449fa8d0b5934688bafa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3174</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c220ad471356fdf168a80998b84e2ac" name="a0c220ad471356fdf168a80998b84e2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c220ad471356fdf168a80998b84e2ac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3176</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a241d91a2671938a92b040024d9ed38fd" name="a241d91a2671938a92b040024d9ed38fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241d91a2671938a92b040024d9ed38fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3178</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8ba3cc8ebd6cefe5a0d82edb8aabb4b" name="af8ba3cc8ebd6cefe5a0d82edb8aabb4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ba3cc8ebd6cefe5a0d82edb8aabb4b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3180</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a218fbd0210c2e62192d12ce14e649f24" name="a218fbd0210c2e62192d12ce14e649f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218fbd0210c2e62192d12ce14e649f24">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3182</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a575196341db16a97484f0e1f5620fc39" name="a575196341db16a97484f0e1f5620fc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575196341db16a97484f0e1f5620fc39">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3184</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa52d1ed242d377b4ad912168f133c2" name="aeaa52d1ed242d377b4ad912168f133c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa52d1ed242d377b4ad912168f133c2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3186</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd0a2849685559b1297e1cf335dab41e" name="abd0a2849685559b1297e1cf335dab41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0a2849685559b1297e1cf335dab41e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3188</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a726e76afa9d89b6e08d00efe0d797cae" name="a726e76afa9d89b6e08d00efe0d797cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726e76afa9d89b6e08d00efe0d797cae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3190</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6502cab741d12c137589dd82763c0644" name="a6502cab741d12c137589dd82763c0644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6502cab741d12c137589dd82763c0644">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3192</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab27522240184067fd085ed07511346bc" name="ab27522240184067fd085ed07511346bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27522240184067fd085ed07511346bc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3194</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a683c73cbd0522b4a19978993d35592e0" name="a683c73cbd0522b4a19978993d35592e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683c73cbd0522b4a19978993d35592e0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3196</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba739075eb3ae9c7d49c0e7f6df1055" name="a8ba739075eb3ae9c7d49c0e7f6df1055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba739075eb3ae9c7d49c0e7f6df1055">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3198</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7339e2ba0d535222e480c455ad101e7" name="ae7339e2ba0d535222e480c455ad101e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7339e2ba0d535222e480c455ad101e7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88a4cb3baba66b7cf3060f86fd764abe" name="a88a4cb3baba66b7cf3060f86fd764abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a4cb3baba66b7cf3060f86fd764abe">&#9670;&nbsp;</a></span>ACRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Active Current Reference Generator Control <br  />
 </p>

</div>
</div>
<a id="a6e82356dab6b5e48c1422a79c1473baa" name="a6e82356dab6b5e48c1422a79c1473baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e82356dab6b5e48c1422a79c1473baa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ACRG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad60ed39c34d46631a28c1f993d85f2e" name="aad60ed39c34d46631a28c1f993d85f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad60ed39c34d46631a28c1f993d85f2e">&#9670;&nbsp;</a></span>ACRGIBIASSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACRGIBIASSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Set the ACRG ibias. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. The inversion of this register is driven to analog. <br  />
 </p>

</div>
</div>
<a id="a7e28e2c54f53446eb24beb95b85a9eaa" name="a7e28e2c54f53446eb24beb95b85a9eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e28e2c54f53446eb24beb95b85a9eaa">&#9670;&nbsp;</a></span>ACRGPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACRGPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power down the ACRG. <br  />
 </p>

</div>
</div>
<a id="a07b86496af141c254cd097190e8a9795" name="a07b86496af141c254cd097190e8a9795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b86496af141c254cd097190e8a9795">&#9670;&nbsp;</a></span>ACRGSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACRGSWE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Software enablement for ACRG register. A value of 1 will allow writes to the register <br  />
 </p>

</div>
</div>
<a id="a7383a4b87e58e98a075329bcb62bea18" name="a7383a4b87e58e98a075329bcb62bea18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7383a4b87e58e98a075329bcb62bea18">&#9670;&nbsp;</a></span>ACRGTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACRGTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..3] ACRG Trim value <br  />
 </p>

</div>
</div>
<a id="a44500a03ace178a4b3b16a8e962392df" name="a44500a03ace178a4b3b16a8e962392df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44500a03ace178a4b3b16a8e962392df">&#9670;&nbsp;</a></span>ACTTRIMVDDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACTTRIMVDDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..20] Active VDDF trim. <br  />
 </p>

</div>
</div>
<a id="acfe162ef6a146f27ab4c3186f45a63df" name="acfe162ef6a146f27ab4c3186f45a63df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe162ef6a146f27ab4c3186f45a63df">&#9670;&nbsp;</a></span>ACTTRIMVDDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACTTRIMVDDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..20] Active VDDS trim. <br  />
 </p>

</div>
</div>
<a id="a3f1fa9b317a490b772ea9ed2cb7ad077" name="a3f1fa9b317a490b772ea9ed2cb7ad077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1fa9b317a490b772ea9ed2cb7ad077">&#9670;&nbsp;</a></span>ACWARMUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACWARMUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] Auto-calibration delay control <br  />
 </p>

</div>
</div>
<a id="a4eb726ef399ce9005970a74313a14c0f" name="a4eb726ef399ce9005970a74313a14c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb726ef399ce9005970a74313a14c0f">&#9670;&nbsp;</a></span>ADCAPSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCAPSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enable the Global ADC Power Switch on when set to 1 if the ADCPWRCTRLSWE bit is set. <br  />
 </p>

</div>
</div>
<a id="ac45dcf67a388411b7ca3c4030d599396" name="ac45dcf67a388411b7ca3c4030d599396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45dcf67a388411b7ca3c4030d599396">&#9670;&nbsp;</a></span>ADCBATTLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCBATTLOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000110) ADC Battery Load Enable <br  />
 </p>

</div>
</div>
<a id="a2983954d870474bc82b17d57e0c6c691" name="a2983954d870474bc82b17d57e0c6c691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2983954d870474bc82b17d57e0c6c691">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADCBATTLOAD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd90253cb863411d0991b3f3676dc03a" name="afd90253cb863411d0991b3f3676dc03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd90253cb863411d0991b3f3676dc03a">&#9670;&nbsp;</a></span>ADCBPSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCBPSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enable the Analog, IO and SAR Digital logic Power Switch on when set to 1 if the ADCPWRCTRLSWE bit is set. <br  />
 </p>

</div>
</div>
<a id="ae743284da133944d313fc2f8b2b8074f" name="ae743284da133944d313fc2f8b2b8074f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae743284da133944d313fc2f8b2b8074f">&#9670;&nbsp;</a></span>ADCCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) ADC Calibration Control <br  />
 </p>

</div>
</div>
<a id="a6ec3463863d3b09b327166cd5145f704" name="a6ec3463863d3b09b327166cd5145f704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec3463863d3b09b327166cd5145f704">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADCCAL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39939776c1ecec79b80c9edea068ea45" name="a39939776c1ecec79b80c9edea068ea45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39939776c1ecec79b80c9edea068ea45">&#9670;&nbsp;</a></span>ADCCALIBRATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCCALIBRATED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Status for ADC Calibration <br  />
 </p>

</div>
</div>
<a id="a18d4744aed978fdbabc1604678ebb1a7" name="a18d4744aed978fdbabc1604678ebb1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d4744aed978fdbabc1604678ebb1a7">&#9670;&nbsp;</a></span>ADCINBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCINBUFEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] ADC Input Buffer Power Enable ( if the ADCPWRCTRLSWE bit is set ) <br  />
 </p>

</div>
</div>
<a id="a0485b39a210f955f37d9a8962d9beeac" name="a0485b39a210f955f37d9a8962d9beeac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0485b39a210f955f37d9a8962d9beeac">&#9670;&nbsp;</a></span>ADCINBUFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCINBUFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..12] ADC input buffer mux select <br  />
 </p>

</div>
</div>
<a id="a0f0b22f833a8b1a20fb3fed42575fc7e" name="a0f0b22f833a8b1a20fb3fed42575fc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0b22f833a8b1a20fb3fed42575fc7e">&#9670;&nbsp;</a></span>ADCKEEPOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCKEEPOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] ADC reference keeper out en <br  />
 </p>

</div>
</div>
<a id="a35d0710ab0722421f0aa6e842d9acb9f" name="a35d0710ab0722421f0aa6e842d9acb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d0710ab0722421f0aa6e842d9acb9f">&#9670;&nbsp;</a></span>ADCPWR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCPWR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] ADC Reference Buffer Power Enable delay in 64 ADC CLK increments for ADC_CLKSEL = 0x1, 32 ADC CLOCK increments for ADC_CLKSEL = 0x2. <br  />
 </p>

</div>
</div>
<a id="ae62e4844640add3800852beb9ebe00e4" name="ae62e4844640add3800852beb9ebe00e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62e4844640add3800852beb9ebe00e4">&#9670;&nbsp;</a></span>ADCPWR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCPWR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] ADC Reference Keeper enable delay in 16 ADC CLK increments for ADC_CLKSEL = 0x1, 8 ADC CLOCK increments for ADC_CLKSEL = 0x2. <br  />
 </p>

</div>
</div>
<a id="a362f76848f5ed82e35a6f8aab7efe7af" name="a362f76848f5ed82e35a6f8aab7efe7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362f76848f5ed82e35a6f8aab7efe7af">&#9670;&nbsp;</a></span>ADCPWRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCPWRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) ADC Power Control <br  />
 </p>

</div>
</div>
<a id="a4b8b598c473b32b56f7b793c84e1adce" name="a4b8b598c473b32b56f7b793c84e1adce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8b598c473b32b56f7b793c84e1adce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADCPWRCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a832c68fa38636d9ff0094153fd80f8ea" name="a832c68fa38636d9ff0094153fd80f8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832c68fa38636d9ff0094153fd80f8ea">&#9670;&nbsp;</a></span>ADCPWRCTRLSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCPWRCTRLSWE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] ADC Power Control Software Override Enable <br  />
 </p>

</div>
</div>
<a id="a91250e9277bb991587d1608a734c6f1a" name="a91250e9277bb991587d1608a734c6f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91250e9277bb991587d1608a734c6f1a">&#9670;&nbsp;</a></span>ADCPWRDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCPWRDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) ADC Power Up Delay Control <br  />
 </p>

</div>
</div>
<a id="a721566c656de73a8fd56806c9adabb8d" name="a721566c656de73a8fd56806c9adabb8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721566c656de73a8fd56806c9adabb8d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADCPWRDLY_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b25fadcfe5ec8f6e575f2bc245ed0c0" name="a5b25fadcfe5ec8f6e575f2bc245ed0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b25fadcfe5ec8f6e575f2bc245ed0c0">&#9670;&nbsp;</a></span>ADCRFBUFSLWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCRFBUFSLWEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] ADC reference buffer slew enable <br  />
 </p>

</div>
</div>
<a id="a0a04f80ddca1d32d175b5d1a2041933e" name="a0a04f80ddca1d32d175b5d1a2041933e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a04f80ddca1d32d175b5d1a2041933e">&#9670;&nbsp;</a></span>ADCVBATDIVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCVBATDIVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] ADC VBAT DIV Power Enable ( if the ADCPWRCTRLSWE bit is set ) <br  />
 </p>

</div>
</div>
<a id="a83d6970a6bf4ededbbbd8c59aedfb32b" name="a83d6970a6bf4ededbbbd8c59aedfb32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d6970a6bf4ededbbbd8c59aedfb32b">&#9670;&nbsp;</a></span>ANALDOACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ANALDOACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] ANALDO LDO ACTIVE control. Override for PWRCTRL going to analog when ANALDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="aa5616a3b858297e299746077396abab3" name="aa5616a3b858297e299746077396abab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5616a3b858297e299746077396abab3">&#9670;&nbsp;</a></span>ANALDOOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ANALDOOVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Override control for ANALDO signals <br  />
 </p>

</div>
</div>
<a id="aca4583742aa9746c812187bc53177a65" name="aca4583742aa9746c812187bc53177a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4583742aa9746c812187bc53177a65">&#9670;&nbsp;</a></span>ANALDOPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ANALDOPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] ANALDO PDNB control. Override for PWRCTRL going to analog when ANALDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a248378468d5b2b843f30e1d3c3639a1c" name="a248378468d5b2b843f30e1d3c3639a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248378468d5b2b843f30e1d3c3639a1c">&#9670;&nbsp;</a></span>APBDMACTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APBDMACTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000280) DMA Control Register. Determines misc settings for DMA operation <br  />
 </p>

</div>
</div>
<a id="a709d515eb5cf8fd0e2c78aab0a1714e3" name="a709d515eb5cf8fd0e2c78aab0a1714e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709d515eb5cf8fd0e2c78aab0a1714e3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  APBDMACTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46677a51a5b15b21398772bdc640e321" name="a46677a51a5b15b21398772bdc640e321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46677a51a5b15b21398772bdc640e321">&#9670;&nbsp;</a></span>AUDADCAPSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCAPSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enable the Global audio ADC Power Switch on when set to 1 if the AUDADCPWRCTRLSWE bit is set. <br  />
 </p>

</div>
</div>
<a id="a55f944e18021666af90e02f9f8c179f1" name="a55f944e18021666af90e02f9f8c179f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f944e18021666af90e02f9f8c179f1">&#9670;&nbsp;</a></span>AUDADCBPSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCBPSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enable the Analog, IO and SAR Digital logic Power Switch on when set to 1 if the AUDADCPWRCTRLSWE bit is set. <br  />
 </p>

</div>
</div>
<a id="a50256f2f1889db77c18d3ac07c23a19d" name="a50256f2f1889db77c18d3ac07c23a19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50256f2f1889db77c18d3ac07c23a19d">&#9670;&nbsp;</a></span>AUDADCINBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCINBUFEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Audio ADC Input Buffer Power Enable ( if the AUDADCPWRCTRLSWE bit is set ) <br  />
 </p>

</div>
</div>
<a id="a40d3650f01e35b5100659599284ef0d0" name="a40d3650f01e35b5100659599284ef0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d3650f01e35b5100659599284ef0d0">&#9670;&nbsp;</a></span>AUDADCINBUFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCINBUFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..14] Audio ADC input buffer mux select <br  />
 </p>

</div>
</div>
<a id="a2fe422c3fc7dfc8d7037f069313c95b3" name="a2fe422c3fc7dfc8d7037f069313c95b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe422c3fc7dfc8d7037f069313c95b3">&#9670;&nbsp;</a></span>AUDADCKEEPOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCKEEPOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Audio ADC reference keeper out en <br  />
 </p>

</div>
</div>
<a id="a057232cfe7d0352cbe8a715fe881bb18" name="a057232cfe7d0352cbe8a715fe881bb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057232cfe7d0352cbe8a715fe881bb18">&#9670;&nbsp;</a></span>AUDADCPWR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCPWR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] ADC Reference Buffer Power Enable delay in 64 ADC CLK increments for ADC_CLKSEL = 0x1, 32 ADC CLOCK increments for ADC_CLKSEL = 0x2. <br  />
 </p>

</div>
</div>
<a id="a64eb41ccb2564bff1fc606adf39c9309" name="a64eb41ccb2564bff1fc606adf39c9309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64eb41ccb2564bff1fc606adf39c9309">&#9670;&nbsp;</a></span>AUDADCPWR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCPWR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] ADC Reference Keeper enable delay in 16 ADC CLK increments for ADC_CLKSEL = 0x1, 8 ADC CLOCK increments for ADC_CLKSEL = 0x2. <br  />
 </p>

</div>
</div>
<a id="aa1dff17ab10b1503a40c2cf81376857a" name="aa1dff17ab10b1503a40c2cf81376857a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1dff17ab10b1503a40c2cf81376857a">&#9670;&nbsp;</a></span>AUDADCPWRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCPWRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000042C) Audio ADC Power Control <br  />
 </p>

</div>
</div>
<a id="a734f459470bfb043078aefd38242f573" name="a734f459470bfb043078aefd38242f573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734f459470bfb043078aefd38242f573">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUDADCPWRCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8957756049d4f5748c7e03559866d54" name="af8957756049d4f5748c7e03559866d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8957756049d4f5748c7e03559866d54">&#9670;&nbsp;</a></span>AUDADCPWRCTRLSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCPWRCTRLSWE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Audio ADC Power Control Software Override Enable <br  />
 </p>

</div>
</div>
<a id="a8c38e37f6c12aab5f969c84307ef822e" name="a8c38e37f6c12aab5f969c84307ef822e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c38e37f6c12aab5f969c84307ef822e">&#9670;&nbsp;</a></span>AUDADCPWRDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCPWRDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000444) Audio ADC Power Up Delay Control <br  />
 </p>

</div>
</div>
<a id="af71425954d4751dff6f4441c41e575c9" name="af71425954d4751dff6f4441c41e575c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71425954d4751dff6f4441c41e575c9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUDADCPWRDLY_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a447d72fcd7ed282b954aa69bb8b4aebe" name="a447d72fcd7ed282b954aa69bb8b4aebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447d72fcd7ed282b954aa69bb8b4aebe">&#9670;&nbsp;</a></span>AUDADCRFBUFSLWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCRFBUFSLWEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Audio ADC reference buffer slew enable <br  />
 </p>

</div>
</div>
<a id="a55b05c7781b20656909cf1ecb8ffccca" name="a55b05c7781b20656909cf1ecb8ffccca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b05c7781b20656909cf1ecb8ffccca">&#9670;&nbsp;</a></span>AUDADCVBATDIVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCVBATDIVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Audio ADC VBAT DIV Power Enable ( if the AUDADCPWRCTRLSWE bit is set ) <br  />
 </p>

</div>
</div>
<a id="a5e103e8dee8253663f67ce30c1192fe7" name="a5e103e8dee8253663f67ce30c1192fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e103e8dee8253663f67ce30c1192fe7">&#9670;&nbsp;</a></span>AUDBGTPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDBGTPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Bandgap and Temperature Sensor Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="a5e69c285463562d5f97f23b6fc146660" name="a5e69c285463562d5f97f23b6fc146660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e69c285463562d5f97f23b6fc146660">&#9670;&nbsp;</a></span>AUDIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000430) Audio trims 1 <br  />
 </p>

</div>
</div>
<a id="a261c8fd0ecbb0e036626bb889f493d25" name="a261c8fd0ecbb0e036626bb889f493d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261c8fd0ecbb0e036626bb889f493d25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUDIO1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8207e1d7b91774346b16310a01132a3e" name="a8207e1d7b91774346b16310a01132a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8207e1d7b91774346b16310a01132a3e">&#9670;&nbsp;</a></span>AUDREFBUFPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDREFBUFPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Reference Buffer Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="a26759888807fbb1f2cd3b0e1ed4524a8" name="a26759888807fbb1f2cd3b0e1ed4524a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26759888807fbb1f2cd3b0e1ed4524a8">&#9670;&nbsp;</a></span>AUDREFKEEPPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDREFKEEPPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Reference Buffer Keeper Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="aade68b58ad3b60800173b0ec5e56cef3" name="aade68b58ad3b60800173b0ec5e56cef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade68b58ad3b60800173b0ec5e56cef3">&#9670;&nbsp;</a></span>BATTLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BATTLOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the ADC battery load resistor <br  />
 </p>

</div>
</div>
<a id="a9c370001a94218ef9025a52b2354c9fd" name="a9c370001a94218ef9025a52b2354c9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c370001a94218ef9025a52b2354c9fd">&#9670;&nbsp;</a></span>BGTLPPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BGTLPPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Bandgap and Temperature Sensor Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="a0b8d9cc7935e88c247f5f0eb22a5b441" name="a0b8d9cc7935e88c247f5f0eb22a5b441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8d9cc7935e88c247f5f0eb22a5b441">&#9670;&nbsp;</a></span>BGTPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BGTPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Bandgap and Temperature Sensor Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="a0f6eb32989e78968585c64a4f9e969a5" name="a0f6eb32989e78968585c64a4f9e969a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6eb32989e78968585c64a4f9e969a5">&#9670;&nbsp;</a></span>BLDSLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BLDSLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Indicates whether the bootloader should sleep or deep sleep if no image loaded. <br  />
 </p>

</div>
</div>
<a id="a7fc3847e6e918287d9df20b56dea4e5c" name="a7fc3847e6e918287d9df20b56dea4e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc3847e6e918287d9df20b56dea4e5c">&#9670;&nbsp;</a></span>BODCLVPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODCLVPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] BODC_LV Power Down. <br  />
 </p>

</div>
</div>
<a id="ae08b06f4a04b618d257acc654460e150" name="ae08b06f4a04b618d257acc654460e150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08b06f4a04b618d257acc654460e150">&#9670;&nbsp;</a></span>BODCLVREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODCLVREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Disable VDDC_LV Brown Out reset. <br  />
 </p>

</div>
</div>
<a id="a49caa9080cce2c259fa37435cb5a322e" name="a49caa9080cce2c259fa37435cb5a322e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49caa9080cce2c259fa37435cb5a322e">&#9670;&nbsp;</a></span>BODCPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODCPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] BODC Power Down. <br  />
 </p>

</div>
</div>
<a id="a91cc0e589c4494ffceccdbf95fb1459a" name="a91cc0e589c4494ffceccdbf95fb1459a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91cc0e589c4494ffceccdbf95fb1459a">&#9670;&nbsp;</a></span>BODCREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODCREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Disable VDDC Brown Out reset. <br  />
 </p>

</div>
</div>
<a id="a77c6dce63b40a069c300e5f13a38fc01" name="a77c6dce63b40a069c300e5f13a38fc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c6dce63b40a069c300e5f13a38fc01">&#9670;&nbsp;</a></span>BODCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) BOD control <br  />
 </p>

</div>
</div>
<a id="af9fba379a259be5b02c828473952da25" name="af9fba379a259be5b02c828473952da25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fba379a259be5b02c828473952da25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BODCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10d68cb30bfb2c6376b27334e55ea6c6" name="a10d68cb30bfb2c6376b27334e55ea6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d68cb30bfb2c6376b27334e55ea6c6">&#9670;&nbsp;</a></span>BODFPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODFPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] BODF Power Down. <br  />
 </p>

</div>
</div>
<a id="a1abad9aba0974c6dccfbc67af410ac09" name="a1abad9aba0974c6dccfbc67af410ac09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abad9aba0974c6dccfbc67af410ac09">&#9670;&nbsp;</a></span>BODFREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODFREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Disable VDDF Brown Out reset. <br  />
 </p>

</div>
</div>
<a id="a9e7148f755e4484dc4ceb95951639f9b" name="a9e7148f755e4484dc4ceb95951639f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7148f755e4484dc4ceb95951639f9b">&#9670;&nbsp;</a></span>BODHPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODHPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] BODH Power Down. <br  />
 </p>

</div>
</div>
<a id="a5086e50631075cb3901d0a96763be66d" name="a5086e50631075cb3901d0a96763be66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5086e50631075cb3901d0a96763be66d">&#9670;&nbsp;</a></span>BODHVREFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODHVREFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] BODH External Reference Select. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. <br  />
 </p>

</div>
</div>
<a id="a86e370418d81c19f48e343360830518e" name="a86e370418d81c19f48e343360830518e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e370418d81c19f48e343360830518e">&#9670;&nbsp;</a></span>BODISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001AC) Brownout Disable <br  />
 </p>

</div>
</div>
<a id="a548f8d55a06447d4ebec69320610c8ee" name="a548f8d55a06447d4ebec69320610c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548f8d55a06447d4ebec69320610c8ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BODISABLE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96b4e8f715df4e1e0127898296abee50" name="a96b4e8f715df4e1e0127898296abee50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b4e8f715df4e1e0127898296abee50">&#9670;&nbsp;</a></span>BODLPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODLPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] BODL Power Down. <br  />
 </p>

</div>
</div>
<a id="a5efcf5a71c8b9416cee1ef416c7daeb9" name="a5efcf5a71c8b9416cee1ef416c7daeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efcf5a71c8b9416cee1ef416c7daeb9">&#9670;&nbsp;</a></span>BODLRDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODLRDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Disable Unregulated 1.8V Brown-out reset. <br  />
 </p>

</div>
</div>
<a id="a41f29c606372a320eb81b2213625d6cd" name="a41f29c606372a320eb81b2213625d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f29c606372a320eb81b2213625d6cd">&#9670;&nbsp;</a></span>BODLVREFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODLVREFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] BODL External Reference Select. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. <br  />
 </p>

</div>
</div>
<a id="a6200425930b67b79c2e10fd97f8468c0" name="a6200425930b67b79c2e10fd97f8468c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6200425930b67b79c2e10fd97f8468c0">&#9670;&nbsp;</a></span>BODSPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODSPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] BODS Power Down. <br  />
 </p>

</div>
</div>
<a id="a00ccf077b0200822d8a1c5458c598675" name="a00ccf077b0200822d8a1c5458c598675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ccf077b0200822d8a1c5458c598675">&#9670;&nbsp;</a></span>BODSREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BODSREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Disable VDDS Brown Out reset. <br  />
 </p>

</div>
</div>
<a id="afb76c837c69974d314f95e8657c368f7" name="afb76c837c69974d314f95e8657c368f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb76c837c69974d314f95e8657c368f7">&#9670;&nbsp;</a></span>BOOTLOADER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTLOADER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001B8) Bootloader and secure boot functions <br  />
 </p>

</div>
</div>
<a id="adb8401fdccf712d1719e528ddb2ac508" name="adb8401fdccf712d1719e528ddb2ac508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8401fdccf712d1719e528ddb2ac508">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BOOTLOADER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1070a67b32b9f83fe607d298ff6a7c16" name="a1070a67b32b9f83fe607d298ff6a7c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1070a67b32b9f83fe607d298ff6a7c16">&#9670;&nbsp;</a></span>BOOTLOADERLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BOOTLOADERLOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Determines whether the bootloader code is visible at address 0x00000000 or not. Resets to 1, write 1 to clear. <br  />
 </p>

</div>
</div>
<a id="a90cfcc1d7840ac85475c712c67733be2" name="a90cfcc1d7840ac85475c712c67733be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90cfcc1d7840ac85475c712c67733be2">&#9670;&nbsp;</a></span>CALONPWRUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CALONPWRUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Run ADC Calibration on initial power up sequence <br  />
 </p>

</div>
</div>
<a id="ab2d0bd1c8dd0e9a54c7b11739ccf614e" name="ab2d0bd1c8dd0e9a54c7b11739ccf614e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d0bd1c8dd0e9a54c7b11739ccf614e">&#9670;&nbsp;</a></span>CHIPID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHIPID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) Unique Chip ID 0 <br  />
</p>
<p >[31..0] Unique chip ID 0. For APOLLO CHIPID0 value is 0x0 <br  />
 </p>

</div>
</div>
<a id="a6e13d435e28f2601db8928a9d7c53387" name="a6e13d435e28f2601db8928a9d7c53387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e13d435e28f2601db8928a9d7c53387">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CHIPID0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a150096c54761b9b6c70af12429b2c04e" name="a150096c54761b9b6c70af12429b2c04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150096c54761b9b6c70af12429b2c04e">&#9670;&nbsp;</a></span>CHIPID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHIPID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Unique Chip ID 1 <br  />
</p>
<p >[31..0] Unique chip ID 1. For APOLLO CHIPID1 value is 0x0 <br  />
 </p>

</div>
</div>
<a id="a0fde408250373c3694402e98953838e9" name="a0fde408250373c3694402e98953838e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fde408250373c3694402e98953838e9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CHIPID1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cffb056f24e54c1eca3053092403c2c" name="a8cffb056f24e54c1eca3053092403c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cffb056f24e54c1eca3053092403c2c">&#9670;&nbsp;</a></span>CHIPPN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHIPPN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Chip Information <br  />
 </p>

</div>
</div>
<a id="a31211bf4773cc4f84949da4491bb9ec8" name="a31211bf4773cc4f84949da4491bb9ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31211bf4773cc4f84949da4491bb9ec8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CHIPPN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2d43928768ca51fa9cd9dce630ee4ca" name="ab2d43928768ca51fa9cd9dce630ee4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d43928768ca51fa9cd9dce630ee4ca">&#9670;&nbsp;</a></span>CHIPREV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHIPREV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Chip Revision <br  />
 </p>

</div>
</div>
<a id="a25e5b3514194491c75a6a25f8b5e6432" name="a25e5b3514194491c75a6a25f8b5e6432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e5b3514194491c75a6a25f8b5e6432">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CHIPREV_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac402ccbf529d6236c0097a58a72ae747" name="ac402ccbf529d6236c0097a58a72ae747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac402ccbf529d6236c0097a58a72ae747">&#9670;&nbsp;</a></span>CM4CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CM4CLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..1] This field selects the frequency of the ARM M4 TPIU port. <br  />
 </p>

</div>
</div>
<a id="a42d741c8604a5814332664857a272401" name="a42d741c8604a5814332664857a272401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d741c8604a5814332664857a272401">&#9670;&nbsp;</a></span>CM4TPIUENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CM4TPIUENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] TPIU Enable field. When set, the ARM M4 TPIU is enabled and data can be streamed out trace data from ARM ITM and ETM modules through either SWO or TRACEDATA ports <br  />
 </p>

</div>
</div>
<a id="aa570eda0e6a349bb83ed670245b3b115" name="aa570eda0e6a349bb83ed670245b3b115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa570eda0e6a349bb83ed670245b3b115">&#9670;&nbsp;</a></span>COOLCODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COOLCODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Read-only register for communication validation <br  />
 </p>

</div>
</div>
<a id="ac584d62706a90e4eb292644e5357bcfd" name="ac584d62706a90e4eb292644e5357bcfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac584d62706a90e4eb292644e5357bcfd">&#9670;&nbsp;</a></span>CORELDOACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] CORE LDO ACTIVE control. Override for PWRCTRL going to analog when CORELDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a2fda4a14f844c8300463f1d22c0e6e15" name="a2fda4a14f844c8300463f1d22c0e6e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fda4a14f844c8300463f1d22c0e6e15">&#9670;&nbsp;</a></span>CORELDOACTIVEEARLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOACTIVEEARLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] CORE LDO EARLY ACTIVE control. Override for PWRCTRL going to analog when CORELDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a31e2653d7c62995409e6ea2a3310125f" name="a31e2653d7c62995409e6ea2a3310125f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e2653d7c62995409e6ea2a3310125f">&#9670;&nbsp;</a></span>CORELDOACTIVETRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOACTIVETRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] CORE LDO active trim <br  />
 </p>

</div>
</div>
<a id="a0eddeeec4abb8cd7c79ca535f7874464" name="a0eddeeec4abb8cd7c79ca535f7874464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eddeeec4abb8cd7c79ca535f7874464">&#9670;&nbsp;</a></span>CORELDOCOLDSTARTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOCOLDSTARTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] CORE LDO COLDSTART EN control. This is a shadow backed register and no need to set CORELDOOVER. <br  />
 </p>

</div>
</div>
<a id="a84cab87149e07e91b4ebd7934252f8e9" name="a84cab87149e07e91b4ebd7934252f8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84cab87149e07e91b4ebd7934252f8e9">&#9670;&nbsp;</a></span>CORELDOIBIASSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOIBIASSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Core LDO IBIAS sel. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. <br  />
 </p>

</div>
</div>
<a id="a8d61ab01ac2ce9d3a57194fa351a771c" name="a8d61ab01ac2ce9d3a57194fa351a771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d61ab01ac2ce9d3a57194fa351a771c">&#9670;&nbsp;</a></span>CORELDOIBIASTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOIBIASTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] CORE LDO IBIAS Trim <br  />
 </p>

</div>
</div>
<a id="a2f7865b14343d42e5c6e386be745af61" name="a2f7865b14343d42e5c6e386be745af61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7865b14343d42e5c6e386be745af61">&#9670;&nbsp;</a></span>CORELDOLPTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOLPTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..14] CORE LDO Low Power Trim <br  />
 </p>

</div>
</div>
<a id="a4755027babbff3d3cb59ecadf687a075" name="a4755027babbff3d3cb59ecadf687a075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4755027babbff3d3cb59ecadf687a075">&#9670;&nbsp;</a></span>CORELDOOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOOVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Override control for CORE LDO signals <br  />
 </p>

</div>
</div>
<a id="a4eaeecd019fb56741fe24e829e5ade95" name="a4eaeecd019fb56741fe24e829e5ade95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eaeecd019fb56741fe24e829e5ade95">&#9670;&nbsp;</a></span>CORELDOPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] CORE LDO PDNB control. Override for PWRCTRL going to analog when CORELDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a74845fc16e3d93974b4ae16e09ca85a5" name="a74845fc16e3d93974b4ae16e09ca85a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74845fc16e3d93974b4ae16e09ca85a5">&#9670;&nbsp;</a></span>CORELDOTEMPCOTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOTEMPCOTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..10] CORE LDO TEMPCO trim <br  />
 </p>

</div>
</div>
<a id="a04998170d3346d9bea24528f32491636" name="a04998170d3346d9bea24528f32491636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04998170d3346d9bea24528f32491636">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000250) Debug subsystem Control. Determines the debug components enable and clk frequency. <br  />
 </p>

</div>
</div>
<a id="af23e7136bfc3fef7c8ff1a3bc9eaa825" name="af23e7136bfc3fef7c8ff1a3bc9eaa825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23e7136bfc3fef7c8ff1a3bc9eaa825">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DBGCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a478220c5c42ca2b80b6162d15c91c56e" name="a478220c5c42ca2b80b6162d15c91c56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478220c5c42ca2b80b6162d15c91c56e">&#9670;&nbsp;</a></span>DBGDSP0OCDHALTONRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGDSP0OCDHALTONRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Debug subsystem DSP0 OCD Halt on Reset <br  />
 </p>

</div>
</div>
<a id="a1bbd16b6f22d6d4cebbf4f24a9ce9744" name="a1bbd16b6f22d6d4cebbf4f24a9ce9744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbd16b6f22d6d4cebbf4f24a9ce9744">&#9670;&nbsp;</a></span>DBGDSP0TRACEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGDSP0TRACEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Debug subsystem DSP0 trace enable <br  />
 </p>

</div>
</div>
<a id="a7dbfe84ed64178f2093c3218d16fb954" name="a7dbfe84ed64178f2093c3218d16fb954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbfe84ed64178f2093c3218d16fb954">&#9670;&nbsp;</a></span>DBGDSP1OCDHALTONRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGDSP1OCDHALTONRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Debug subsystem DSP1 OCD Halt on Reset <br  />
 </p>

</div>
</div>
<a id="a5c56279974a2b6e4fd95d3bbcce40edb" name="a5c56279974a2b6e4fd95d3bbcce40edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c56279974a2b6e4fd95d3bbcce40edb">&#9670;&nbsp;</a></span>DBGDSP1TRACEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGDSP1TRACEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Debug subsystem DSP1 trace enable <br  />
 </p>

</div>
</div>
<a id="a0e03dd7e70d3ed456ce79a6ff3b6c108" name="a0e03dd7e70d3ed456ce79a6ff3b6c108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e03dd7e70d3ed456ce79a6ff3b6c108">&#9670;&nbsp;</a></span>DBGETBENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGETBENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Debug subsystem ETB enable to store the trace data. <br  />
 </p>

</div>
</div>
<a id="a9e6e60156709ddbd8ef54bbc88567838" name="a9e6e60156709ddbd8ef54bbc88567838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6e60156709ddbd8ef54bbc88567838">&#9670;&nbsp;</a></span>DBGETMTRACEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGETMTRACEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Debug subsystem ETM trace enable <br  />
 </p>

</div>
</div>
<a id="ade8ec2dc3b0c75662143fc1b4d2f8837" name="ade8ec2dc3b0c75662143fc1b4d2f8837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8ec2dc3b0c75662143fc1b4d2f8837">&#9670;&nbsp;</a></span>DBGR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Read-only debug 1 <br  />
 </p>

</div>
</div>
<a id="abe6b4b24b23db6d103080c1b208107cd" name="abe6b4b24b23db6d103080c1b208107cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6b4b24b23db6d103080c1b208107cd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DBGR1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2dff47747a22b20ff4331ccf4cc2e30" name="af2dff47747a22b20ff4331ccf4cc2e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2dff47747a22b20ff4331ccf4cc2e30">&#9670;&nbsp;</a></span>DBGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Read-only debug 2 <br  />
 </p>

</div>
</div>
<a id="a85a1cf0c6a06b21f4043ac88c6fb9fdd" name="a85a1cf0c6a06b21f4043ac88c6fb9fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a1cf0c6a06b21f4043ac88c6fb9fdd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DBGR2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8297561083ec74beec8a40ded82cae8e" name="a8297561083ec74beec8a40ded82cae8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8297561083ec74beec8a40ded82cae8e">&#9670;&nbsp;</a></span>DBGTSCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DBGTSCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..12] This field selects the frequency of the ARM M4 dbg ts port. <br  />
 </p>

</div>
</div>
<a id="adcb18e4e93eefaad3209ee9794d40f21" name="adcb18e4e93eefaad3209ee9794d40f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcb18e4e93eefaad3209ee9794d40f21">&#9670;&nbsp;</a></span>DEBUGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEBUGGER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Debugger Control <br  />
 </p>

</div>
</div>
<a id="a198d5a9c4b713e772b218dde49135c35" name="a198d5a9c4b713e772b218dde49135c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198d5a9c4b713e772b218dde49135c35">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEBUGGER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae218991816cbdaf6c28b7f66ae3a21b1" name="ae218991816cbdaf6c28b7f66ae3a21b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae218991816cbdaf6c28b7f66ae3a21b1">&#9670;&nbsp;</a></span>DECODEABORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DECODEABORT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] APB Decode Abort. When set, the APB bridge will issue a data abort (bus fault) on transactions to peripherals that are powered down. When set to 0, writes are quietly discarded and reads return 0. <br  />
 </p>

</div>
</div>
<a id="a44049cdcb1683131148e0e7ae13f2bda" name="a44049cdcb1683131148e0e7ae13f2bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44049cdcb1683131148e0e7ae13f2bda">&#9670;&nbsp;</a></span>DIGPWRSWOVRDRVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIGPWRSWOVRDRVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] digpwrsw_ovrdrv_en <br  />
 </p>

</div>
</div>
<a id="ab5ca44bb53c2602e83c52fa3a7fd02ea" name="ab5ca44bb53c2602e83c52fa3a7fd02ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ca44bb53c2602e83c52fa3a7fd02ea">&#9670;&nbsp;</a></span>DIGPWRSWOVRDRVSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIGPWRSWOVRDRVSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..23] digpwrsw_ovrdrv_sel <br  />
 </p>

</div>
</div>
<a id="a3bbd6ea9414e32fbc13f78be153cdaca" name="a3bbd6ea9414e32fbc13f78be153cdaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbd6ea9414e32fbc13f78be153cdaca">&#9670;&nbsp;</a></span>DMAENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the DMA controller. When disabled, DMA requests will be ignored by the controller <br  />
 </p>

</div>
</div>
<a id="afbda58414f87048ba9c5ed380c5750bc" name="afbda58414f87048ba9c5ed380c5750bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbda58414f87048ba9c5ed380c5750bc">&#9670;&nbsp;</a></span>DMARPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMARPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Read protect SRAM from DMA. Each bit provides write protection for an 8KB region of memory. When set to 1, the region will be protected from DMA reads, when set to 0, DMA may read the region. <br  />
 </p>

</div>
</div>
<a id="a956e73cb7837940be0f6e4930e37296b" name="a956e73cb7837940be0f6e4930e37296b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956e73cb7837940be0f6e4930e37296b">&#9670;&nbsp;</a></span>DMARPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMARPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Read protect SRAM from DMA. Each bit provides write protection for an 8KB region of memory. When set to 1, the region will be protected from DMA reads, when set to 0, DMA may read the region. <br  />
 </p>

</div>
</div>
<a id="aa438ffeb05ff41cc8c9dad62b6719b00" name="aa438ffeb05ff41cc8c9dad62b6719b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa438ffeb05ff41cc8c9dad62b6719b00">&#9670;&nbsp;</a></span>DMASRAMRPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASRAMRPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003D0) These bits read-protect system SRAM from DMA operations in 8KB chunks. <br  />
 </p>

</div>
</div>
<a id="a334f4d90397e353895c44a6fb4c812ca" name="a334f4d90397e353895c44a6fb4c812ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334f4d90397e353895c44a6fb4c812ca">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASRAMRPROT0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fc3ee4590efdf3cb820617d13cd2522" name="a7fc3ee4590efdf3cb820617d13cd2522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc3ee4590efdf3cb820617d13cd2522">&#9670;&nbsp;</a></span>DMASRAMRPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASRAMRPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003D4) These bits read-protect system SRAM from DMA operations in 8KB chunks. <br  />
 </p>

</div>
</div>
<a id="af01101041cab5900524d545a16e3aa07" name="af01101041cab5900524d545a16e3aa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01101041cab5900524d545a16e3aa07">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASRAMRPROT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae556033a29eb4e187806a75ee549567c" name="ae556033a29eb4e187806a75ee549567c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae556033a29eb4e187806a75ee549567c">&#9670;&nbsp;</a></span>DMASRAMWPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASRAMWPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003C8) These bits write-protect system SRAM from DMA operations in 8KB chunks. <br  />
 </p>

</div>
</div>
<a id="a9d89be4d24f71be37893e2f91fa8c793" name="a9d89be4d24f71be37893e2f91fa8c793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d89be4d24f71be37893e2f91fa8c793">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASRAMWPROT0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85973c7b0dde500191fed13b58aa465" name="ad85973c7b0dde500191fed13b58aa465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85973c7b0dde500191fed13b58aa465">&#9670;&nbsp;</a></span>DMASRAMWPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASRAMWPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003CC) These bits write-protect system SRAM from DMA operations in 8KB chunks. <br  />
 </p>

</div>
</div>
<a id="aac19384e6dad2c233b146b00c43553e6" name="aac19384e6dad2c233b146b00c43553e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac19384e6dad2c233b146b00c43553e6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASRAMWPROT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ffdc1e2efc3c8ca0e8da321e5c772c4" name="a0ffdc1e2efc3c8ca0e8da321e5c772c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ffdc1e2efc3c8ca0e8da321e5c772c4">&#9670;&nbsp;</a></span>DMAWPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAWPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Write protect SRAM from DMA. Each bit provides write protection for an 8KB region of memory. When set to 1, the region will be protected from DMA writes, when set to 0, DMA may write the region. <br  />
 </p>

</div>
</div>
<a id="a04f4a0a82e6dcbcc8697e3193ad7b7a0" name="a04f4a0a82e6dcbcc8697e3193ad7b7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f4a0a82e6dcbcc8697e3193ad7b7a0">&#9670;&nbsp;</a></span>DMAWPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAWPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Write protect SRAM from DMA. Each bit provides write protection for an 8KB region of memory. When set to 1, the region will be protected from DMA writes, when set to 0, DMA may write the region. <br  />
 </p>

</div>
</div>
<a id="a77f1a78e79a0058a2c5fcc0a042227c7" name="a77f1a78e79a0058a2c5fcc0a042227c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f1a78e79a0058a2c5fcc0a042227c7">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] PMU Enable Control bit. When set, the MCU's PMU will place the MCU into the lowest power consuming Deep Sleep mode upon execution of a WFI instruction (dependent on the setting of the SLEEPDEEP bit in the ARM SCR register). When cleared, regardless of the requested sleep mode, the PMU will not enter the lowest power Deep Sleep mode, instead entering the Sleep mode. <br  />
 </p>

</div>
</div>
<a id="a38158890ae4a36b450e900ec24305568" name="a38158890ae4a36b450e900ec24305568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38158890ae4a36b450e900ec24305568">&#9670;&nbsp;</a></span>FLASHRPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHRPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003B8) These bits read-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a53c38ec78018ae880035cdeccf934e04" name="a53c38ec78018ae880035cdeccf934e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c38ec78018ae880035cdeccf934e04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHRPROT0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa92f8dd3f44e1e028c44f93d9fb3fe8c" name="aa92f8dd3f44e1e028c44f93d9fb3fe8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92f8dd3f44e1e028c44f93d9fb3fe8c">&#9670;&nbsp;</a></span>FLASHRPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHRPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003BC) These bits read-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a441c5339eb5f1c8968bdd277d92ab17b" name="a441c5339eb5f1c8968bdd277d92ab17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441c5339eb5f1c8968bdd277d92ab17b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHRPROT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2bc8b2aca6ade0c70daca42fdb3f2a1" name="ae2bc8b2aca6ade0c70daca42fdb3f2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2bc8b2aca6ade0c70daca42fdb3f2a1">&#9670;&nbsp;</a></span>FLASHRPROT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHRPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003C0) These bits read-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="ad99eb6a397c5ea4e2af958cfd72a4055" name="ad99eb6a397c5ea4e2af958cfd72a4055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99eb6a397c5ea4e2af958cfd72a4055">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHRPROT2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfed6bffdaac8f549fea54d2dc0b98ef" name="adfed6bffdaac8f549fea54d2dc0b98ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfed6bffdaac8f549fea54d2dc0b98ef">&#9670;&nbsp;</a></span>FLASHRPROT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHRPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003C4) These bits read-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a912f0a4f643d7c1cb388a361029f306c" name="a912f0a4f643d7c1cb388a361029f306c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a912f0a4f643d7c1cb388a361029f306c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHRPROT3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8865105ac5dd59de30cde27938653028" name="a8865105ac5dd59de30cde27938653028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8865105ac5dd59de30cde27938653028">&#9670;&nbsp;</a></span>FLASHWPROT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHWPROT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003A8) These bits write-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a1ec17ae55437c71735acf8e8a74b8b42" name="a1ec17ae55437c71735acf8e8a74b8b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec17ae55437c71735acf8e8a74b8b42">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHWPROT0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9d0fd62f834e225b257f2f2131ff8be" name="ad9d0fd62f834e225b257f2f2131ff8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d0fd62f834e225b257f2f2131ff8be">&#9670;&nbsp;</a></span>FLASHWPROT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHWPROT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003AC) These bits write-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a85a0eeb5b73c90072ac83de29100826a" name="a85a0eeb5b73c90072ac83de29100826a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a0eeb5b73c90072ac83de29100826a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHWPROT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c717ec48aef120e4a0de8b1e0685cba" name="a6c717ec48aef120e4a0de8b1e0685cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c717ec48aef120e4a0de8b1e0685cba">&#9670;&nbsp;</a></span>FLASHWPROT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHWPROT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003B0) These bits write-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a5afecf84e4f47e71a400169104d02e17" name="a5afecf84e4f47e71a400169104d02e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5afecf84e4f47e71a400169104d02e17">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHWPROT2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0828b5cad8733968d4279b163ca7a01e" name="a0828b5cad8733968d4279b163ca7a01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0828b5cad8733968d4279b163ca7a01e">&#9670;&nbsp;</a></span>FLASHWPROT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLASHWPROT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003B4) These bits write-protect flash in 16KB chunks. <br  />
 </p>

</div>
</div>
<a id="a4f8177c4b6865a2a1b693ebee156acda" name="a4f8177c4b6865a2a1b693ebee156acda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8177c4b6865a2a1b693ebee156acda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FLASHWPROT3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa52469e2f4055f2085d363377c3718a0" name="aa52469e2f4055f2085d363377c3718a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52469e2f4055f2085d363377c3718a0">&#9670;&nbsp;</a></span>FORCEVDDRMOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEVDDRMOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Setting this bit forces VDDRM to be open when Flash is off. This is valid for only normal operational mode (i.e. without overrides). <br  />
 </p>

</div>
</div>
<a id="aecb61e36217f25c6c320e7d183af3fbb" name="aecb61e36217f25c6c320e7d183af3fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb61e36217f25c6c320e7d183af3fbb">&#9670;&nbsp;</a></span>FORCEVDDRMVDDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEVDDRMVDDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Setting this bit selects VDDS for VDDRM when Flash is off. This is valid for only normal operational mode (i.e. without overrides). <br  />
 </p>

</div>
</div>
<a id="add4948f8eb06ceba93f7d71208b636bc" name="add4948f8eb06ceba93f7d71208b636bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4948f8eb06ceba93f7d71208b636bc">&#9670;&nbsp;</a></span>FR0BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FR0BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Copy (read) protect flash 0x00000000 - 0x0007FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="aa7ca75eeef2f58da13ea4881f1a7bcaa" name="aa7ca75eeef2f58da13ea4881f1a7bcaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ca75eeef2f58da13ea4881f1a7bcaa">&#9670;&nbsp;</a></span>FR1BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FR1BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Copy (read) protect flash 0x00080000 - 0x000FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="ae4378175957776c463e460b73afe58ab" name="ae4378175957776c463e460b73afe58ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4378175957776c463e460b73afe58ab">&#9670;&nbsp;</a></span>FR2BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FR2BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Copy (read) protect flash 0x00100000 - 0x0017FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="acb5cf2bfda2221c2c9cc568193450b7e" name="acb5cf2bfda2221c2c9cc568193450b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5cf2bfda2221c2c9cc568193450b7e">&#9670;&nbsp;</a></span>FR3BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FR3BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Copy (read) protect flash 0x00180000 - 0x001FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="abe74231a660783c79fc0ade81c23aae8" name="abe74231a660783c79fc0ade81c23aae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe74231a660783c79fc0ade81c23aae8">&#9670;&nbsp;</a></span>FW0BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FW0BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Write protect flash 0x00000000 - 0x0007FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="ad3d32340eda59e12eb3566e9c45b7bd5" name="ad3d32340eda59e12eb3566e9c45b7bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d32340eda59e12eb3566e9c45b7bd5">&#9670;&nbsp;</a></span>FW1BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FW1BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Write protect flash 0x00080000 - 0x000FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="a1a8edff09f08efa5509fc0e2ca38767c" name="a1a8edff09f08efa5509fc0e2ca38767c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8edff09f08efa5509fc0e2ca38767c">&#9670;&nbsp;</a></span>FW2BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FW2BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Write protect flash 0x00100000 - 0x0017FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="a156ba0ccba56fb8426b85da5350c075c" name="a156ba0ccba56fb8426b85da5350c075c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a156ba0ccba56fb8426b85da5350c075c">&#9670;&nbsp;</a></span>FW3BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FW3BITS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Write protect flash 0x00180000 - 0x001FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset) <br  />
 </p>

</div>
</div>
<a id="a515ef02c6ef7a96a57cfdf5d0e4b6347" name="a515ef02c6ef7a96a57cfdf5d0e4b6347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a515ef02c6ef7a96a57cfdf5d0e4b6347">&#9670;&nbsp;</a></span>HYSTERESIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HYSTERESIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] This field determines how long the DMA engine of apb/disp/gfx will remain active during deep sleep before shutting down and returning the system to full deep sleep. Values are based on a 94KHz clock and are roughly 10us increments for a range of ~10us to 2.55ms <br  />
 </p>

</div>
</div>
<a id="aaff3cb1ba90d765ac11209d54cab7e7b" name="aaff3cb1ba90d765ac11209d54cab7e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff3cb1ba90d765ac11209d54cab7e7b">&#9670;&nbsp;</a></span>INFO0VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INFO0VALID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Indicates whether info0 contains valid data <br  />
 </p>

</div>
</div>
<a id="a3d2d423f504caa4a1820e63ecc5e6845" name="a3d2d423f504caa4a1820e63ecc5e6845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2d423f504caa4a1820e63ecc5e6845">&#9670;&nbsp;</a></span>KEXTCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t KEXTCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000338) Locks the state of the EXTCLKSEL register from writes. This is done to prevent errant writes to the register, as this could cause the chip to halt. Write a value of 0x53 to unlock write access to the EXTCLKSEL register. Once unlocked, the register will read back a 1 to undicate this is unlocked. Writing the register with any other value other than 0x53 will enable the lock. <br  />
</p>
<p >[31..0] Key register value. <br  />
 </p>

</div>
</div>
<a id="a9dfbed3ebe763dab2fbdee69ac3f2287" name="a9dfbed3ebe763dab2fbdee69ac3f2287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfbed3ebe763dab2fbdee69ac3f2287">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  KEXTCLKSEL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b72bb6528a7da53f47d6e8ec3bc30a3" name="a3b72bb6528a7da53f47d6e8ec3bc30a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b72bb6528a7da53f47d6e8ec3bc30a3">&#9670;&nbsp;</a></span>LDOREG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LDOREG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) CORELDO trims Reg <br  />
 </p>

</div>
</div>
<a id="a65ec9132a400e42ca1c76010640e3e25" name="a65ec9132a400e42ca1c76010640e3e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ec9132a400e42ca1c76010640e3e25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LDOREG1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad60fd9a395d91858b606ee004d74fa9f" name="ad60fd9a395d91858b606ee004d74fa9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60fd9a395d91858b606ee004d74fa9f">&#9670;&nbsp;</a></span>LDOREG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LDOREG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000088) MEMLDO and MEMLPLDO Trims <br  />
 </p>

</div>
</div>
<a id="aba3d9fdf904a40d2083a3519e4c03c8c" name="aba3d9fdf904a40d2083a3519e4c03c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3d9fdf904a40d2083a3519e4c03c8c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LDOREG2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fbebd3e305413350ead95ed76caf326" name="a0fbebd3e305413350ead95ed76caf326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fbebd3e305413350ead95ed76caf326">&#9670;&nbsp;</a></span>LFRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000E0) LFRC Control <br  />
 </p>

</div>
</div>
<a id="aa6d48e013f21cde6d472356513df37c0" name="aa6d48e013f21cde6d472356513df37c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d48e013f21cde6d472356513df37c0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LFRC_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5074857f2887645e2491bc68ab28135b" name="a5074857f2887645e2491bc68ab28135b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5074857f2887645e2491bc68ab28135b">&#9670;&nbsp;</a></span>LFRCITAILTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRCITAILTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] LFRC ITAIL trim <br  />
 </p>

</div>
</div>
<a id="a382c8bbc9df02cde1b4dd0b96de02267" name="a382c8bbc9df02cde1b4dd0b96de02267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a382c8bbc9df02cde1b4dd0b96de02267">&#9670;&nbsp;</a></span>LFRCSIMOCLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRCSIMOCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..10] SIMOBUCK LP mode clock divider <br  />
 </p>

</div>
</div>
<a id="a08edcd9b4115d85b22eaf5caac04c235" name="a08edcd9b4115d85b22eaf5caac04c235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08edcd9b4115d85b22eaf5caac04c235">&#9670;&nbsp;</a></span>LFRCSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LFRCSWE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] LFRC Software Override Enable. <br  />
 </p>

</div>
</div>
<a id="ad6567c887ea68dfb5423832f9e3e589b" name="ad6567c887ea68dfb5423832f9e3e589b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6567c887ea68dfb5423832f9e3e589b">&#9670;&nbsp;</a></span>LOCKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOCKOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Lockout of debugger (SWD). <br  />
 </p>

</div>
</div>
<a id="a33992bef0313bffd2d567c4e1f096bf5" name="a33992bef0313bffd2d567c4e1f096bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33992bef0313bffd2d567c4e1f096bf5">&#9670;&nbsp;</a></span>LPTRIMVDDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPTRIMVDDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..26] Low power VDDF trim. <br  />
 </p>

</div>
</div>
<a id="a502cc98a404de5c3a32c9c27c20b9f8f" name="a502cc98a404de5c3a32c9c27c20b9f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502cc98a404de5c3a32c9c27c20b9f8f">&#9670;&nbsp;</a></span>LPTRIMVDDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPTRIMVDDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..26] Low power VDDS trim. <br  />
 </p>

</div>
</div>
<a id="a22457ea9b836cdfddde5c34ab10f65b5" name="a22457ea9b836cdfddde5c34ab10f65b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22457ea9b836cdfddde5c34ab10f65b5">&#9670;&nbsp;</a></span>MEMLDOACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] MEM LDO ACTIVE control. Override for PWRCTRL going to analog when MEMLDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a0615e849aa95a701a55c962bba3e9673" name="a0615e849aa95a701a55c962bba3e9673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0615e849aa95a701a55c962bba3e9673">&#9670;&nbsp;</a></span>MEMLDOACTIVEEARLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOACTIVEEARLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] MEM LDO EARLY ACTIVE control. Override for PWRCTRL going to analog when MEMLDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="affadc0fe6063a3b95c08878f5707a465" name="affadc0fe6063a3b95c08878f5707a465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affadc0fe6063a3b95c08878f5707a465">&#9670;&nbsp;</a></span>MEMLDOACTIVETRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOACTIVETRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] MEM LDO active trim <br  />
 </p>

</div>
</div>
<a id="ab56d0a4969d2d45cc557ae266b1c97bb" name="ab56d0a4969d2d45cc557ae266b1c97bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56d0a4969d2d45cc557ae266b1c97bb">&#9670;&nbsp;</a></span>MEMLDOCOLDSTARTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOCOLDSTARTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] MEM LDO COLDSTART EN control. This is a shadow backed register and no need to set MEMLDOOVER. <br  />
 </p>

</div>
</div>
<a id="aca78370075125d6377c48d977cd78b14" name="aca78370075125d6377c48d977cd78b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca78370075125d6377c48d977cd78b14">&#9670;&nbsp;</a></span>MEMLDOIBIASSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOIBIASSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Mem LDO IBIAS sel. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. <br  />
 </p>

</div>
</div>
<a id="a5ae8df7636efcb0a6651c2388ec58008" name="a5ae8df7636efcb0a6651c2388ec58008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae8df7636efcb0a6651c2388ec58008">&#9670;&nbsp;</a></span>MEMLDOLPALTTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOLPALTTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..12] MEM LDO TRIM LP ALT SET <br  />
 </p>

</div>
</div>
<a id="a4231e0567a7fbbd45870f1e254695a92" name="a4231e0567a7fbbd45870f1e254695a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4231e0567a7fbbd45870f1e254695a92">&#9670;&nbsp;</a></span>MEMLDOLPTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOLPTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..6] MEM LDO LP trim <br  />
 </p>

</div>
</div>
<a id="a3590cddd486d72595f4c8d1926a20b52" name="a3590cddd486d72595f4c8d1926a20b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3590cddd486d72595f4c8d1926a20b52">&#9670;&nbsp;</a></span>MEMLDOOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOOVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Override control for MEM LDO signals <br  />
 </p>

</div>
</div>
<a id="a073831a57d6e49f6d1d575797e8b4db5" name="a073831a57d6e49f6d1d575797e8b4db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073831a57d6e49f6d1d575797e8b4db5">&#9670;&nbsp;</a></span>MEMLDOPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] MEM LDO PDNB control. Override signal for PWRCTRL going to analog when MEMLDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a21471009cfa17d1f7b674cefc95e2423" name="a21471009cfa17d1f7b674cefc95e2423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21471009cfa17d1f7b674cefc95e2423">&#9670;&nbsp;</a></span>MEMLPLDOACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLPLDOACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] MEM LP LDO ACTVIVE control. Override for PWRCTRL going to analog when MEMLPLDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a10d667367bc73891335befc9bd23d7c4" name="a10d667367bc73891335befc9bd23d7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d667367bc73891335befc9bd23d7c4">&#9670;&nbsp;</a></span>MEMLPLDOIBIASTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLPLDOIBIASTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Mem LPLDO IBIAS trim <br  />
 </p>

</div>
</div>
<a id="ac9781d3d49e36f6e531cd5344897e0ed" name="ac9781d3d49e36f6e531cd5344897e0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9781d3d49e36f6e531cd5344897e0ed">&#9670;&nbsp;</a></span>MEMLPLDOOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLPLDOOVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Override control for MEM LP LDO signals <br  />
 </p>

</div>
</div>
<a id="a8b75763f2e1f3a335d5075e4e9e69c99" name="a8b75763f2e1f3a335d5075e4e9e69c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b75763f2e1f3a335d5075e4e9e69c99">&#9670;&nbsp;</a></span>MEMLPLDOPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLPLDOPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] MEM LP LDO PDNB control. Override for PWRCTRL going to analog when MEMLPLDOOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a1a26aeeabe67ba5c22e27454c4edc1fa" name="a1a26aeeabe67ba5c22e27454c4edc1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a26aeeabe67ba5c22e27454c4edc1fa">&#9670;&nbsp;</a></span>MEMLPLDOTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLPLDOTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] MEM LPLDO TRIM <br  />
 </p>

</div>
</div>
<a id="a7fb080a9df248490f1fedf39acb6f9ff" name="a7fb080a9df248490f1fedf39acb6f9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb080a9df248490f1fedf39acb6f9ff">&#9670;&nbsp;</a></span>MICBIASMISCTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MICBIASMISCTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] micbias_misc_trim <br  />
 </p>

</div>
</div>
<a id="a39a7e461f86db43a9ff276b03a9eb8ee" name="a39a7e461f86db43a9ff276b03a9eb8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a7e461f86db43a9ff276b03a9eb8ee">&#9670;&nbsp;</a></span>MICBIASPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MICBIASPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] micbias_pdnb <br  />
 </p>

</div>
</div>
<a id="ad06dd94e104efcedab4cfab4a8d34b1e" name="ad06dd94e104efcedab4cfab4a8d34b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06dd94e104efcedab4cfab4a8d34b1e">&#9670;&nbsp;</a></span>MICBIASVOLTAGETRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MICBIASVOLTAGETRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..6] micbias_voltage_trim <br  />
 </p>

</div>
</div>
<a id="a3c3561ab364df093c4316399ea825035" name="a3c3561ab364df093c4316399ea825035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3561ab364df093c4316399ea825035">&#9670;&nbsp;</a></span>MRAMSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MRAMSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] MRAM size. <br  />
 </p>

</div>
</div>
<a id="a3c260d49a3411ef67ae8975f35fc0d74" name="a3c260d49a3411ef67ae8975f35fc0d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c260d49a3411ef67ae8975f35fc0d74">&#9670;&nbsp;</a></span>ONETO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ONETO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Read-only register for communication validation <br  />
 </p>

</div>
</div>
<a id="abfde5b91c1b3dd884fa3ea048582e5ef" name="abfde5b91c1b3dd884fa3ea048582e5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfde5b91c1b3dd884fa3ea048582e5ef">&#9670;&nbsp;</a></span>OTAPOINTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OTAPOINTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000264) OTA (Over the Air) Update Pointer/Status. Reset only by POA <br  />
</p>
<p >[31..2] Flash page pointer with updated OTA image <br  />
 </p>

</div>
</div>
<a id="a8329dbaf5bac0d0c6dc4acee4607d825" name="a8329dbaf5bac0d0c6dc4acee4607d825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8329dbaf5bac0d0c6dc4acee4607d825">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OTAPOINTER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae328b049de4079df341aba0d14a746d2" name="ae328b049de4079df341aba0d14a746d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae328b049de4079df341aba0d14a746d2">&#9670;&nbsp;</a></span>OTASBLUPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OTASBLUPDATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Indicates that the sbl_init has been updated <br  />
 </p>

</div>
</div>
<a id="a2ba34a5d9168f682f7697f571e3b647c" name="a2ba34a5d9168f682f7697f571e3b647c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba34a5d9168f682f7697f571e3b647c">&#9670;&nbsp;</a></span>OTAVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OTAVALID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Indicates that an OTA update is valid <br  />
 </p>

</div>
</div>
<a id="a7e078e8028bcd286a076bd51d6469e6e" name="a7e078e8028bcd286a076bd51d6469e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e078e8028bcd286a076bd51d6469e6e">&#9670;&nbsp;</a></span>PDMCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PDMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000454) PDM Control <br  />
 </p>

</div>
</div>
<a id="abc9aaace461dcfa933ca6f21268f06cf" name="abc9aaace461dcfa933ca6f21268f06cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc9aaace461dcfa933ca6f21268f06cf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PDMCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08391ad2ba90fa8dd0efec529eccaeb7" name="a08391ad2ba90fa8dd0efec529eccaeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08391ad2ba90fa8dd0efec529eccaeb7">&#9670;&nbsp;</a></span>PDMGLOBALEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PDMGLOBALEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] PDM global enable to allow all PDMs to have synchronized interface clocks and FIFO sampling. <br  />
 </p>

</div>
</div>
<a id="a3639180f4ce2e480b019f37e1a2d2a70" name="a3639180f4ce2e480b019f37e1a2d2a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3639180f4ce2e480b019f37e1a2d2a70">&#9670;&nbsp;</a></span>PGAADCIFCCOMPTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFCCOMPTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..20] pgaadcif_ccomp_trim <br  />
 </p>

</div>
</div>
<a id="a86560f30da42fc1e01dd5c2002c418ed" name="a86560f30da42fc1e01dd5c2002c418ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86560f30da42fc1e01dd5c2002c418ed">&#9670;&nbsp;</a></span>PGAADCIFCHAACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFCHAACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] pgaadcif_chA_active <br  />
 </p>

</div>
</div>
<a id="a3557b55bc89c71b0fefa652add9fc732" name="a3557b55bc89c71b0fefa652add9fc732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3557b55bc89c71b0fefa652add9fc732">&#9670;&nbsp;</a></span>PGAADCIFCHAPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFCHAPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] pgaadcif_chA_pdnb <br  />
 </p>

</div>
</div>
<a id="ab1c7467b6c015761439d60f6ad41e64f" name="ab1c7467b6c015761439d60f6ad41e64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c7467b6c015761439d60f6ad41e64f">&#9670;&nbsp;</a></span>PGAADCIFCHBACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFCHBACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] pgaadcif_chB_active <br  />
 </p>

</div>
</div>
<a id="a83a57d2b4c631e0c454c43eae52840a0" name="a83a57d2b4c631e0c454c43eae52840a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a57d2b4c631e0c454c43eae52840a0">&#9670;&nbsp;</a></span>PGAADCIFCHBPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFCHBPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] pgaadcif_chB_pdnb <br  />
 </p>

</div>
</div>
<a id="ad355b287bb6861a29c9307897c579344" name="ad355b287bb6861a29c9307897c579344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad355b287bb6861a29c9307897c579344">&#9670;&nbsp;</a></span>PGAADCIFCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000438) PGA ADCIF control <br  />
 </p>

</div>
</div>
<a id="a599a032094cf7b01a5f196e29e5f7200" name="a599a032094cf7b01a5f196e29e5f7200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599a032094cf7b01a5f196e29e5f7200">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PGAADCIFCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95baf6289dab32aee3dedf5d3a53e7c0" name="a95baf6289dab32aee3dedf5d3a53e7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95baf6289dab32aee3dedf5d3a53e7c0">&#9670;&nbsp;</a></span>PGAADCIFIBIASINTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFIBIASINTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] pgaadcif_ibias_in_trim <br  />
 </p>

</div>
</div>
<a id="ac9d5f558e98a4ebce89c7e2629591411" name="ac9d5f558e98a4ebce89c7e2629591411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d5f558e98a4ebce89c7e2629591411">&#9670;&nbsp;</a></span>PGAADCIFIBIASOUTTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFIBIASOUTTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..17] pgaadcif_ibias_out_trim <br  />
 </p>

</div>
</div>
<a id="a9030064c3c8a80992bcdf93b2cbcb542" name="a9030064c3c8a80992bcdf93b2cbcb542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9030064c3c8a80992bcdf93b2cbcb542">&#9670;&nbsp;</a></span>PGAADCIFTESTPADEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFTESTPADEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] pgaadcif_testpad_en <br  />
 </p>

</div>
</div>
<a id="ad1c6dc29e540397177d8fffeb65ef43f" name="ad1c6dc29e540397177d8fffeb65ef43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c6dc29e540397177d8fffeb65ef43f">&#9670;&nbsp;</a></span>PGAADCIFTESTPADSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFTESTPADSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..9] pgaadcif_testpad_sel <br  />
 </p>

</div>
</div>
<a id="a2f3808b25435860d86b2a37e8d608e3e" name="a2f3808b25435860d86b2a37e8d608e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3808b25435860d86b2a37e8d608e3e">&#9670;&nbsp;</a></span>PGAADCIFVCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFVCOMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] pgaadcif_vcomp_en <br  />
 </p>

</div>
</div>
<a id="a385a6e41a026bda7c5e9be5ed3be59a4" name="a385a6e41a026bda7c5e9be5ed3be59a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385a6e41a026bda7c5e9be5ed3be59a4">&#9670;&nbsp;</a></span>PGAADCIFVCOMPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAADCIFVCOMPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..13] pgaadcif_vcomp_sel <br  />
 </p>

</div>
</div>
<a id="a7bd38b5e0031cf12d37b947c86bb8a82" name="a7bd38b5e0031cf12d37b947c86bb8a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd38b5e0031cf12d37b947c86bb8a82">&#9670;&nbsp;</a></span>PGACHA0GAIN1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHA0GAIN1SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] d2a_pga_chA0_gain1_sel_vddh <br  />
 </p>

</div>
</div>
<a id="ad75db24c7f61111247068f028004f162" name="ad75db24c7f61111247068f028004f162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75db24c7f61111247068f028004f162">&#9670;&nbsp;</a></span>PGACHA0GAIN2DIV2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHA0GAIN2DIV2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] d2a_pga_chA0_gain2_div2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="aa84c6395fdef5bd2e4e8777f77776b3d" name="aa84c6395fdef5bd2e4e8777f77776b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84c6395fdef5bd2e4e8777f77776b3d">&#9670;&nbsp;</a></span>PGACHA0GAIN2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHA0GAIN2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..4] d2a_pga_chA0_gain2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="a29fac2d260a89554474734923b4c91ec" name="a29fac2d260a89554474734923b4c91ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fac2d260a89554474734923b4c91ec">&#9670;&nbsp;</a></span>PGACHA1GAIN1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHA1GAIN1SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..9] d2a_pga_chA1_gain1_sel_vddh <br  />
 </p>

</div>
</div>
<a id="ab29880cd594054cfba9626e93b10d750" name="ab29880cd594054cfba9626e93b10d750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab29880cd594054cfba9626e93b10d750">&#9670;&nbsp;</a></span>PGACHA1GAIN2DIV2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHA1GAIN2DIV2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] d2a_pga_chA1_gain2_div2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="ac70b8e0343041d6c3578962a9820dc4c" name="ac70b8e0343041d6c3578962a9820dc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70b8e0343041d6c3578962a9820dc4c">&#9670;&nbsp;</a></span>PGACHA1GAIN2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHA1GAIN2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..13] d2a_pga_chA1_gain2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="ac38864ca082ea92d32ecd0125daeeef1" name="ac38864ca082ea92d32ecd0125daeeef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38864ca082ea92d32ecd0125daeeef1">&#9670;&nbsp;</a></span>PGACHABYPASSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHABYPASSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..18] d2a_pga_chA_bypass_en_vddh <br  />
 </p>

</div>
</div>
<a id="a8c220907af831369698c31702cfe240a" name="a8c220907af831369698c31702cfe240a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c220907af831369698c31702cfe240a">&#9670;&nbsp;</a></span>PGACHAOPAMPINPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHAOPAMPINPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..20] d2a_pga_chA_opamp_in_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="ae6bd32ebfb257587a3f1a9e4b18cbdc4" name="ae6bd32ebfb257587a3f1a9e4b18cbdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6bd32ebfb257587a3f1a9e4b18cbdc4">&#9670;&nbsp;</a></span>PGACHAOPAMPOUTPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHAOPAMPOUTPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..22] d2a_pga_chA_opamp_out_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="aea5832a33eb30ab1bc5db234425823e8" name="aea5832a33eb30ab1bc5db234425823e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5832a33eb30ab1bc5db234425823e8">&#9670;&nbsp;</a></span>PGACHAVCMGENPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHAVCMGENPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] d2a_pga_chA_vcmgen_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="ac4ccb6b4bd09eb30f2aa6742cb926349" name="ac4ccb6b4bd09eb30f2aa6742cb926349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ccb6b4bd09eb30f2aa6742cb926349">&#9670;&nbsp;</a></span>PGACHAVCMGENQCHARGEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHAVCMGENQCHARGEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] d2a_pga_chA_vcmgen_qcharge_en_vddh <br  />
 </p>

</div>
</div>
<a id="ac9a547b0ff82821bd5248fc5de8ac9b9" name="ac9a547b0ff82821bd5248fc5de8ac9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a547b0ff82821bd5248fc5de8ac9b9">&#9670;&nbsp;</a></span>PGACHB0GAIN1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHB0GAIN1SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] d2a_pga_chB0_gain1_sel_vddh <br  />
 </p>

</div>
</div>
<a id="abeb86f5da74164252904c549e5e485b8" name="abeb86f5da74164252904c549e5e485b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb86f5da74164252904c549e5e485b8">&#9670;&nbsp;</a></span>PGACHB0GAIN2DIV2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHB0GAIN2DIV2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] d2a_pga_chB0_gain2_div2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="aded2f5feed1b654608b9ca9ff4398cdd" name="aded2f5feed1b654608b9ca9ff4398cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded2f5feed1b654608b9ca9ff4398cdd">&#9670;&nbsp;</a></span>PGACHB0GAIN2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHB0GAIN2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..4] d2a_pga_chB0_gain2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="ac67ce0b32f3398c3926fdc8e5e178d7c" name="ac67ce0b32f3398c3926fdc8e5e178d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ce0b32f3398c3926fdc8e5e178d7c">&#9670;&nbsp;</a></span>PGACHB1GAIN1SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHB1GAIN1SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..9] d2a_pga_chB1_gain1_sel_vddh <br  />
 </p>

</div>
</div>
<a id="a2ac76c8da333ba6323ed7f332adb4f92" name="a2ac76c8da333ba6323ed7f332adb4f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac76c8da333ba6323ed7f332adb4f92">&#9670;&nbsp;</a></span>PGACHB1GAIN2DIV2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHB1GAIN2DIV2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] d2a_pga_chB1_gain2_div2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="ab34cb5f27ae5bda1d8a1259d9526a06e" name="ab34cb5f27ae5bda1d8a1259d9526a06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34cb5f27ae5bda1d8a1259d9526a06e">&#9670;&nbsp;</a></span>PGACHB1GAIN2SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHB1GAIN2SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..13] d2a_pga_chB1_gain2_sel_vddh <br  />
 </p>

</div>
</div>
<a id="aee5b70d8509e2e1a747b7e208d17243b" name="aee5b70d8509e2e1a747b7e208d17243b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5b70d8509e2e1a747b7e208d17243b">&#9670;&nbsp;</a></span>PGACHBBYPASSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHBBYPASSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..18] d2a_pga_chB_bypass_en_vddh <br  />
 </p>

</div>
</div>
<a id="a9b3bb109aab2763042d80f8fe1b87cbd" name="a9b3bb109aab2763042d80f8fe1b87cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3bb109aab2763042d80f8fe1b87cbd">&#9670;&nbsp;</a></span>PGACHBOPAMPINPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHBOPAMPINPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..20] d2a_pga_chB_opamp_in_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="acb27213eab474d2810b0b970f4e71155" name="acb27213eab474d2810b0b970f4e71155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb27213eab474d2810b0b970f4e71155">&#9670;&nbsp;</a></span>PGACHBOPAMPOUTPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHBOPAMPOUTPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..22] d2a_pga_chB_opamp_out_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="a8e783dbeae0b12ae45df442e5ce1c58d" name="a8e783dbeae0b12ae45df442e5ce1c58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e783dbeae0b12ae45df442e5ce1c58d">&#9670;&nbsp;</a></span>PGACHBVCMGENPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHBVCMGENPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] d2a_pga_chB_vcmgen_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="a4abad0a87ca52d55e007fe07558ab5ad" name="a4abad0a87ca52d55e007fe07558ab5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4abad0a87ca52d55e007fe07558ab5ad">&#9670;&nbsp;</a></span>PGACHBVCMGENQCHARGEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACHBVCMGENQCHARGEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] d2a_pga_chB_vcmgen_qcharge_en_vddh <br  />
 </p>

</div>
</div>
<a id="a9c36bec3308ae9cf67f4b7731fead0f7" name="a9c36bec3308ae9cf67f4b7731fead0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c36bec3308ae9cf67f4b7731fead0f7">&#9670;&nbsp;</a></span>PGACTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000043C) PGA control 1 <br  />
 </p>

</div>
</div>
<a id="a30262a205f359edaa920fda204fa902d" name="a30262a205f359edaa920fda204fa902d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30262a205f359edaa920fda204fa902d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PGACTRL1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e449a1eb58a5f3941e1367f13bcdb02" name="a5e449a1eb58a5f3941e1367f13bcdb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e449a1eb58a5f3941e1367f13bcdb02">&#9670;&nbsp;</a></span>PGACTRL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACTRL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000440) PGA control 2 <br  />
 </p>

</div>
</div>
<a id="a50cc199926d44e29f386c25e4a549a63" name="a50cc199926d44e29f386c25e4a549a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cc199926d44e29f386c25e4a549a63">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PGACTRL2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97065a392297af16bae4cca02470a88" name="af97065a392297af16bae4cca02470a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97065a392297af16bae4cca02470a88">&#9670;&nbsp;</a></span>PGAGAINAOVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAGAINAOVRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Apply BYPASS and GAIN bits from this register (for channel A) instead of automatically via audio ADC. Note that audio ADC FIFO meta data will not reflect dB gain as used when configuring audio ADC. <br  />
 </p>

</div>
</div>
<a id="a872600800ed3f072d9900a63ad902a9c" name="a872600800ed3f072d9900a63ad902a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a872600800ed3f072d9900a63ad902a9c">&#9670;&nbsp;</a></span>PGAGAINBOVRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAGAINBOVRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Apply BYPASS and GAIN bits from this register (for channel B) instead of automatically via audio ADC. Note that audio ADC FIFO meta data will not reflect dB gain as used when configuring audio ADC. <br  />
 </p>

</div>
</div>
<a id="a48e645dca7657b206546f66872860ee6" name="a48e645dca7657b206546f66872860ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e645dca7657b206546f66872860ee6">&#9670;&nbsp;</a></span>PGAIREFGENPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAIREFGENPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] d2a_pga_irefgen_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="a45852158983b5635139182d9ef0411f5" name="a45852158983b5635139182d9ef0411f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45852158983b5635139182d9ef0411f5">&#9670;&nbsp;</a></span>PGAVREFGENPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAVREFGENPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] d2a_pga_vrefgen_pdnb_vddh <br  />
 </p>

</div>
</div>
<a id="a145655c5198e7fd1a9870c48c7d65d60" name="a145655c5198e7fd1a9870c48c7d65d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145655c5198e7fd1a9870c48c7d65d60">&#9670;&nbsp;</a></span>PGAVREFGENQUICKSTARTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGAVREFGENQUICKSTARTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] d2a_pga_vrefgen_quickstart_en_vddh <br  />
 </p>

</div>
</div>
<a id="a5b6a9990b26786ad23323ceab15b1700" name="a5b6a9990b26786ad23323ceab15b1700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6a9990b26786ad23323ceab15b1700">&#9670;&nbsp;</a></span>PINS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..3] Number of pins for this package. <br  />
 </p>

</div>
</div>
<a id="a47207069aafa5a9e38dfdcd1317e4b3a" name="a47207069aafa5a9e38dfdcd1317e4b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47207069aafa5a9e38dfdcd1317e4b3a">&#9670;&nbsp;</a></span>PKG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PKG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Package type. <br  />
 </p>

</div>
</div>
<a id="a5f3751a3e64410f0b1b4772ebc4d503b" name="a5f3751a3e64410f0b1b4772ebc4d503b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3751a3e64410f0b1b4772ebc4d503b">&#9670;&nbsp;</a></span>PMUENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PMUENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000220) Control bit to enable/disable the PMU <br  />
 </p>

</div>
</div>
<a id="a496ed36529409dcab6f1993126261337" name="a496ed36529409dcab6f1993126261337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496ed36529409dcab6f1993126261337">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PMUENABLE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83d91129581f533603e38cd04a9faebe" name="a83d91129581f533603e38cd04a9faebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d91129581f533603e38cd04a9faebe">&#9670;&nbsp;</a></span>PN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..24] Apollo family device type. <br  />
 </p>

</div>
</div>
<a id="a8709d7be137f282ce426afcbb7528071" name="a8709d7be137f282ce426afcbb7528071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8709d7be137f282ce426afcbb7528071">&#9670;&nbsp;</a></span>PROTLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PROTLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Flash protection lock. Always resets to 1, write 1 to clear. Enables writes to flash protection register set. <br  />
 </p>

</div>
</div>
<a id="afc58733507bc3cc382a9a6ffe721db50" name="afc58733507bc3cc382a9a6ffe721db50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc58733507bc3cc382a9a6ffe721db50">&#9670;&nbsp;</a></span>PWDLFRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWDLFRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Power Down LFRC. <br  />
 </p>

</div>
</div>
<a id="a2db0ba4ca6a183e009192225eee46f19" name="a2db0ba4ca6a183e009192225eee46f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db0ba4ca6a183e009192225eee46f19">&#9670;&nbsp;</a></span>PWRSW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSW0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000037C) PWRSW Control 0 <br  />
 </p>

</div>
</div>
<a id="a9339aaea18ae19b385fd7dd27470b17b" name="a9339aaea18ae19b385fd7dd27470b17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9339aaea18ae19b385fd7dd27470b17b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRSW0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa59dc72ef23708f326aace13ecdbc638" name="aa59dc72ef23708f326aace13ecdbc638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59dc72ef23708f326aace13ecdbc638">&#9670;&nbsp;</a></span>PWRSW1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSW1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000380) PWRSW Control 1 <br  />
 </p>

</div>
</div>
<a id="aef7050148ce68218c1f9fa61815e5375" name="aef7050148ce68218c1f9fa61815e5375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7050148ce68218c1f9fa61815e5375">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRSW1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bbcafaf4c4a37235191bf99c13b1525" name="a0bbcafaf4c4a37235191bf99c13b1525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbcafaf4c4a37235191bf99c13b1525">&#9670;&nbsp;</a></span>PWRSWCOMPPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWCOMPPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] pwrsw_comp_pdnb <br  />
 </p>

</div>
</div>
<a id="a58774f9c4af6c362815b6491bb523944" name="a58774f9c4af6c362815b6491bb523944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58774f9c4af6c362815b6491bb523944">&#9670;&nbsp;</a></span>PWRSWOVRDRVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWOVRDRVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] pwrsw_ovrdrv_en <br  />
 </p>

</div>
</div>
<a id="aaffa20327d11100ca0a0435b75d5ee15" name="aaffa20327d11100ca0a0435b75d5ee15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffa20327d11100ca0a0435b75d5ee15">&#9670;&nbsp;</a></span>PWRSWVDDCAORDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDCAORDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] override value for pwrsw_vddcaor_dynsel <br  />
 </p>

</div>
</div>
<a id="a351f687a3284e0d07618a5c86e0ea0d5" name="a351f687a3284e0d07618a5c86e0ea0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351f687a3284e0d07618a5c86e0ea0d5">&#9670;&nbsp;</a></span>PWRSWVDDCAOROVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDCAOROVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] override enable for pwrsw_vddcaor_dynsel <br  />
 </p>

</div>
</div>
<a id="aae8181458566ff569fbf476156e53de5" name="aae8181458566ff569fbf476156e53de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8181458566ff569fbf476156e53de5">&#9670;&nbsp;</a></span>PWRSWVDDCPUDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDCPUDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] override value for pwrsw_vddcpu_dynsel <br  />
 </p>

</div>
</div>
<a id="a15656182ddd8cad812a478823e876928" name="a15656182ddd8cad812a478823e876928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15656182ddd8cad812a478823e876928">&#9670;&nbsp;</a></span>PWRSWVDDCPUOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDCPUOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] override enable for pwrsw_vddcpu_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a21d1988e26899e36671edd9128c2fcf3" name="a21d1988e26899e36671edd9128c2fcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d1988e26899e36671edd9128c2fcf3">&#9670;&nbsp;</a></span>PWRSWVDDCPUPGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDCPUPGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] override value for pwrsw_vddcpu_pgn <br  />
 </p>

</div>
</div>
<a id="a0abc526b921b145d145afbfb0af54bc2" name="a0abc526b921b145d145afbfb0af54bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0abc526b921b145d145afbfb0af54bc2">&#9670;&nbsp;</a></span>PWRSWVDDDSP0DYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDDSP0DYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..7] override value for pwrsw_vdddsp0_dynsel <br  />
 </p>

</div>
</div>
<a id="a817b20164bafffae63b3a3502eabec15" name="a817b20164bafffae63b3a3502eabec15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817b20164bafffae63b3a3502eabec15">&#9670;&nbsp;</a></span>PWRSWVDDDSP0OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDDSP0OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] override enable for pwrsw_vdddsp0_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a214055a70e1305d0f6314e932acca82c" name="a214055a70e1305d0f6314e932acca82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214055a70e1305d0f6314e932acca82c">&#9670;&nbsp;</a></span>PWRSWVDDDSP0PGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDDSP0PGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] override value for pwrsw_vdddsp0_pgn <br  />
 </p>

</div>
</div>
<a id="a21b4024d637eae5b03c5b37127b36453" name="a21b4024d637eae5b03c5b37127b36453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b4024d637eae5b03c5b37127b36453">&#9670;&nbsp;</a></span>PWRSWVDDDSP1DYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDDSP1DYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..11] override value for pwrsw_vdddsp1_dynsel <br  />
 </p>

</div>
</div>
<a id="aefadad1fe570fd3a1aad585044d5b3f1" name="aefadad1fe570fd3a1aad585044d5b3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefadad1fe570fd3a1aad585044d5b3f1">&#9670;&nbsp;</a></span>PWRSWVDDDSP1OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDDSP1OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] override enable for pwrsw_vdddsp1_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a139a33a77540fd9c5c2ada48fd59cb34" name="a139a33a77540fd9c5c2ada48fd59cb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139a33a77540fd9c5c2ada48fd59cb34">&#9670;&nbsp;</a></span>PWRSWVDDDSP1PGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDDSP1PGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] override value for pwrsw_vdddsp1_pgn <br  />
 </p>

</div>
</div>
<a id="a45be90f2997810162adc9f34abe164df" name="a45be90f2997810162adc9f34abe164df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45be90f2997810162adc9f34abe164df">&#9670;&nbsp;</a></span>PWRSWVDDLOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDLOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] override enable for pwrsw_vddl_pgn <br  />
 </p>

</div>
</div>
<a id="ad5c8ced466ef1b91ec7e0cfe77505203" name="ad5c8ced466ef1b91ec7e0cfe77505203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c8ced466ef1b91ec7e0cfe77505203">&#9670;&nbsp;</a></span>PWRSWVDDLPGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDLPGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] override value for pwrsw_vddl_pgn <br  />
 </p>

</div>
</div>
<a id="aaca5981dfdf7c98161e2207e847dc2ff" name="aaca5981dfdf7c98161e2207e847dc2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca5981dfdf7c98161e2207e847dc2ff">&#9670;&nbsp;</a></span>PWRSWVDDMCPUDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMCPUDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] override value for pwrsw_vddmcpu_dynsel <br  />
 </p>

</div>
</div>
<a id="aaec0e317aeec24db027dc83df841569f" name="aaec0e317aeec24db027dc83df841569f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec0e317aeec24db027dc83df841569f">&#9670;&nbsp;</a></span>PWRSWVDDMCPUOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMCPUOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] override enable for pwrsw_vddmcpu_dynsel <br  />
 </p>

</div>
</div>
<a id="ab5929d9c1497912b1e40c4ee5186d39d" name="ab5929d9c1497912b1e40c4ee5186d39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5929d9c1497912b1e40c4ee5186d39d">&#9670;&nbsp;</a></span>PWRSWVDDMCPUSTATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMCPUSTATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] VDDMCPU power switch static select <br  />
 </p>

</div>
</div>
<a id="a900742913ddd78ddd10de58ecc87779f" name="a900742913ddd78ddd10de58ecc87779f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900742913ddd78ddd10de58ecc87779f">&#9670;&nbsp;</a></span>PWRSWVDDMDSP0DYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMDSP0DYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] override value for pwrsw_vddmdsp0_dynsel <br  />
 </p>

</div>
</div>
<a id="a6fcf5696344ae2329e049c63f4751d31" name="a6fcf5696344ae2329e049c63f4751d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcf5696344ae2329e049c63f4751d31">&#9670;&nbsp;</a></span>PWRSWVDDMDSP0OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMDSP0OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] override enable for pwrsw_vddmdsp0_dynsel <br  />
 </p>

</div>
</div>
<a id="a7757e7260e0151675281430ac2aef82d" name="a7757e7260e0151675281430ac2aef82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7757e7260e0151675281430ac2aef82d">&#9670;&nbsp;</a></span>PWRSWVDDMDSP0STATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMDSP0STATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] VDDMDSP0 power switch static select <br  />
 </p>

</div>
</div>
<a id="abd45dd7e76b3710afb16ddae94cbd32b" name="abd45dd7e76b3710afb16ddae94cbd32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd45dd7e76b3710afb16ddae94cbd32b">&#9670;&nbsp;</a></span>PWRSWVDDMDSP1DYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMDSP1DYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] override value for pwrsw_vddmdsp1_dynsel <br  />
 </p>

</div>
</div>
<a id="aa620629375bd73da41e775543f4fc155" name="aa620629375bd73da41e775543f4fc155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa620629375bd73da41e775543f4fc155">&#9670;&nbsp;</a></span>PWRSWVDDMDSP1OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMDSP1OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] override enable for pwrsw_vddmdsp1_dynsel <br  />
 </p>

</div>
</div>
<a id="a93864cf3280bdfc3694348de5070faef" name="a93864cf3280bdfc3694348de5070faef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93864cf3280bdfc3694348de5070faef">&#9670;&nbsp;</a></span>PWRSWVDDMDSP1STATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMDSP1STATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] VDDMDSP1 power switch static select <br  />
 </p>

</div>
</div>
<a id="a9cd80bc86e44527c1652cef5c55cbaa5" name="a9cd80bc86e44527c1652cef5c55cbaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd80bc86e44527c1652cef5c55cbaa5">&#9670;&nbsp;</a></span>PWRSWVDDMLDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMLDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] override value for pwrsw_vddml_dynsel <br  />
 </p>

</div>
</div>
<a id="a9483e6760ca08318e379f1090af981fd" name="a9483e6760ca08318e379f1090af981fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9483e6760ca08318e379f1090af981fd">&#9670;&nbsp;</a></span>PWRSWVDDMLOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMLOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] override enable for pwrsw_vddml_dynsel <br  />
 </p>

</div>
</div>
<a id="a032da4ee56e1032eeeba30f9df4df4b6" name="a032da4ee56e1032eeeba30f9df4df4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032da4ee56e1032eeeba30f9df4df4b6">&#9670;&nbsp;</a></span>PWRSWVDDMLSTATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDMLSTATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] VDDML power switch static select <br  />
 </p>

</div>
</div>
<a id="aa416815e5d124b3d1d7c869328581ab1" name="aa416815e5d124b3d1d7c869328581ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa416815e5d124b3d1d7c869328581ab1">&#9670;&nbsp;</a></span>PWRSWVDDRCPUDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRCPUDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..27] override value for pwrsw_vddrcpu_dynsel <br  />
 </p>

</div>
</div>
<a id="ae05bd47d90953e163412f5c966a12bab" name="ae05bd47d90953e163412f5c966a12bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05bd47d90953e163412f5c966a12bab">&#9670;&nbsp;</a></span>PWRSWVDDRCPUOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRCPUOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] override enable for pwrsw_vddrcpu_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a6cb5768c8f7e30463cb4422a0cd7b657" name="a6cb5768c8f7e30463cb4422a0cd7b657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb5768c8f7e30463cb4422a0cd7b657">&#9670;&nbsp;</a></span>PWRSWVDDRCPUPGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRCPUPGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] override value for pwrsw_vddrcpu_pgn <br  />
 </p>

</div>
</div>
<a id="a549aabb346605c42ac792244bfa973a8" name="a549aabb346605c42ac792244bfa973a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549aabb346605c42ac792244bfa973a8">&#9670;&nbsp;</a></span>PWRSWVDDRCPUSTATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRCPUSTATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] VDDRCPU power switch static select <br  />
 </p>

</div>
</div>
<a id="ab0f269990848795446c85eb58e67b617" name="ab0f269990848795446c85eb58e67b617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0f269990848795446c85eb58e67b617">&#9670;&nbsp;</a></span>PWRSWVDDRDSP0DYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP0DYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] override value for pwrsw_vddrdsp0_dynsel <br  />
 </p>

</div>
</div>
<a id="a7768744d86654ea3d3adbfadb4b6c509" name="a7768744d86654ea3d3adbfadb4b6c509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7768744d86654ea3d3adbfadb4b6c509">&#9670;&nbsp;</a></span>PWRSWVDDRDSP0OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP0OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] override enable for pwrsw_vddrdsp0_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a78b2c6e08e6a1beb14c12b1762fb5099" name="a78b2c6e08e6a1beb14c12b1762fb5099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b2c6e08e6a1beb14c12b1762fb5099">&#9670;&nbsp;</a></span>PWRSWVDDRDSP0PGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP0PGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] override value for pwrsw_vddrdsp0_pgn <br  />
 </p>

</div>
</div>
<a id="ab1c6602ea7d8e02095e7a19bb9486de9" name="ab1c6602ea7d8e02095e7a19bb9486de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c6602ea7d8e02095e7a19bb9486de9">&#9670;&nbsp;</a></span>PWRSWVDDRDSP0STATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP0STATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] VDDRDSP0 power switch static select <br  />
 </p>

</div>
</div>
<a id="a7bc1f69586608de2788b0768dece2834" name="a7bc1f69586608de2788b0768dece2834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc1f69586608de2788b0768dece2834">&#9670;&nbsp;</a></span>PWRSWVDDRDSP1DYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP1DYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..5] override value for pwrsw_vddrdsp1_dynsel <br  />
 </p>

</div>
</div>
<a id="af918a834feacd2f4b70a08b0b08f2b9f" name="af918a834feacd2f4b70a08b0b08f2b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af918a834feacd2f4b70a08b0b08f2b9f">&#9670;&nbsp;</a></span>PWRSWVDDRDSP1OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP1OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] override enable for pwrsw_vddrdsp1_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a6c140e0f46316f13c10ed2d14af748cc" name="a6c140e0f46316f13c10ed2d14af748cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c140e0f46316f13c10ed2d14af748cc">&#9670;&nbsp;</a></span>PWRSWVDDRDSP1PGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP1PGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] override value for pwrsw_vddrdsp1_pgn <br  />
 </p>

</div>
</div>
<a id="a16cdda0b5e1d02f482197e6c4642cad3" name="a16cdda0b5e1d02f482197e6c4642cad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16cdda0b5e1d02f482197e6c4642cad3">&#9670;&nbsp;</a></span>PWRSWVDDRDSP1STATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRDSP1STATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] VDDRDSP1 power switch static select <br  />
 </p>

</div>
</div>
<a id="a75e1930745a1303dd82f27b9665d79ee" name="a75e1930745a1303dd82f27b9665d79ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e1930745a1303dd82f27b9665d79ee">&#9670;&nbsp;</a></span>PWRSWVDDRLDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRLDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] override value for pwrsw_vddrl_dynsel <br  />
 </p>

</div>
</div>
<a id="a886f9d9fee87b3536510387be04b692f" name="a886f9d9fee87b3536510387be04b692f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886f9d9fee87b3536510387be04b692f">&#9670;&nbsp;</a></span>PWRSWVDDRLOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRLOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] override enable for pwrsw_vddrl_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="a0ffd2d9ea937c92ec2f6bd21b815b393" name="a0ffd2d9ea937c92ec2f6bd21b815b393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ffd2d9ea937c92ec2f6bd21b815b393">&#9670;&nbsp;</a></span>PWRSWVDDRLPGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRLPGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] override value for pwrsw_vddrl_pgn <br  />
 </p>

</div>
</div>
<a id="a162c13a524485549952fe6743985266e" name="a162c13a524485549952fe6743985266e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162c13a524485549952fe6743985266e">&#9670;&nbsp;</a></span>PWRSWVDDRLSTATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRLSTATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] VDDRL power switch static select <br  />
 </p>

</div>
</div>
<a id="a48e3ba2eafa9606e5961772ae62ad28f" name="a48e3ba2eafa9606e5961772ae62ad28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e3ba2eafa9606e5961772ae62ad28f">&#9670;&nbsp;</a></span>PWRSWVDDRMDYNSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRMDYNSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] override value for pwrsw_vddrm_dynsel <br  />
 </p>

</div>
</div>
<a id="accccd3e670a30b9d7c1c3244c783fc6e" name="accccd3e670a30b9d7c1c3244c783fc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accccd3e670a30b9d7c1c3244c783fc6e">&#9670;&nbsp;</a></span>PWRSWVDDRMOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRMOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] override enable for pwrsw_vddrm_dynsel and pgn <br  />
 </p>

</div>
</div>
<a id="acc925c327d510469385175cbb2c6ae8c" name="acc925c327d510469385175cbb2c6ae8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc925c327d510469385175cbb2c6ae8c">&#9670;&nbsp;</a></span>PWRSWVDDRMPGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRMPGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] override value for pwrsw_vddrm_pgn <br  />
 </p>

</div>
</div>
<a id="aa1f3f36ff745a858749ac400393d95ae" name="aa1f3f36ff745a858749ac400393d95ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f3f36ff745a858749ac400393d95ae">&#9670;&nbsp;</a></span>PWRSWVDDRMSTATSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSWVDDRMSTATSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] VDDRM power switch static select <br  />
 </p>

</div>
</div>
<a id="ac9f37905ae67e483a061f626c341dcb0" name="ac9f37905ae67e483a061f626c341dcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f37905ae67e483a061f626c341dcb0">&#9670;&nbsp;</a></span>QUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t QUAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Qualified device. <br  />
 </p>

</div>
</div>
<a id="acbdb12e8ff4a35cf1e1de78aa62a5fd2" name="acbdb12e8ff4a35cf1e1de78aa62a5fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbdb12e8ff4a35cf1e1de78aa62a5fd2">&#9670;&nbsp;</a></span>REFBUFPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REFBUFPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Reference Buffer Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="ad61ec23b4bdeeaea39d60be85569c759" name="ad61ec23b4bdeeaea39d60be85569c759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61ec23b4bdeeaea39d60be85569c759">&#9670;&nbsp;</a></span>REFKEEPPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REFKEEPPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Reference Buffer Keeper Power Switch Enable <br  />
 </p>

</div>
</div>
<a id="acebac12244d411d92ca955de613ff447" name="acebac12244d411d92ca955de613ff447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebac12244d411d92ca955de613ff447">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06d09dc026267fb127f7febd50eb01bc" name="a06d09dc026267fb127f7febd50eb01bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d09dc026267fb127f7febd50eb01bc">&#9670;&nbsp;</a></span>RESERVED01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..2] DSP0 ICACHE TAG EMA <br  />
 </p>

</div>
</div>
<a id="aa19e2efa47ca97299e6751a7852b440c" name="aa19e2efa47ca97299e6751a7852b440c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19e2efa47ca97299e6751a7852b440c">&#9670;&nbsp;</a></span>RESERVED02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] DSP0 ICACHE TAG EMAS <br  />
 </p>

</div>
</div>
<a id="a628ff76e755cd5188c4e6ac72447aecd" name="a628ff76e755cd5188c4e6ac72447aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628ff76e755cd5188c4e6ac72447aecd">&#9670;&nbsp;</a></span>RESERVED03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] DSP0 ICACHE TAG EMAW <br  />
 </p>

</div>
</div>
<a id="ae5e7b508f1f4f669fd74b0de2ad8f97f" name="ae5e7b508f1f4f669fd74b0de2ad8f97f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e7b508f1f4f669fd74b0de2ad8f97f">&#9670;&nbsp;</a></span>RESERVED04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] DSP0 ICACHE TAG RAWL <br  />
 </p>

</div>
</div>
<a id="a7280d66f5e232250acc78aae397f6661" name="a7280d66f5e232250acc78aae397f6661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7280d66f5e232250acc78aae397f6661">&#9670;&nbsp;</a></span>RESERVED05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..9] DSP0 ICACHE TAG RAWLM <br  />
 </p>

</div>
</div>
<a id="a7e8fa093e15a3a7beed9e27d645b2f04" name="a7e8fa093e15a3a7beed9e27d645b2f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8fa093e15a3a7beed9e27d645b2f04">&#9670;&nbsp;</a></span>RESERVED06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] DSP0 ICACHE TAG RAM WABL - Write Assist Enable (active high) <br  />
 </p>

</div>
</div>
<a id="aeba3051de227c3a3a0940e533ebd3f33" name="aeba3051de227c3a3a0940e533ebd3f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba3051de227c3a3a0940e533ebd3f33">&#9670;&nbsp;</a></span>RESERVED07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..12] DSP0 ICACHE TAG WABLM - 00=No adjust 11=increased delay, enabled by WABL <br  />
 </p>

</div>
</div>
<a id="aee1027444b1d9b1ab1329c78bf5c9615" name="aee1027444b1d9b1ab1329c78bf5c9615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1027444b1d9b1ab1329c78bf5c9615">&#9670;&nbsp;</a></span>RESERVED09</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] DSP0 ICACHE DATA RET1N value <br  />
 </p>

</div>
</div>
<a id="ae6f713372a320d4410e88c69ed900125" name="ae6f713372a320d4410e88c69ed900125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f713372a320d4410e88c69ed900125">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7171433c2dd73098d7a3e34b02736cc2" name="a7171433c2dd73098d7a3e34b02736cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7171433c2dd73098d7a3e34b02736cc2">&#9670;&nbsp;</a></span>RESERVED10 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED10[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd559b52baef0517c2f2cd0e1aaaae9" name="a4bd559b52baef0517c2f2cd0e1aaaae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd559b52baef0517c2f2cd0e1aaaae9">&#9670;&nbsp;</a></span>RESERVED10 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Override for DSP0 ICACHE DATA RET1N override enable <br  />
 </p>

</div>
</div>
<a id="af8bcc0d589ebf553a8b0d11a46545556" name="af8bcc0d589ebf553a8b0d11a46545556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bcc0d589ebf553a8b0d11a46545556">&#9670;&nbsp;</a></span>RESERVED11 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED11[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af733d02dd67857ec05c58ceacd9a9637" name="af733d02dd67857ec05c58ceacd9a9637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af733d02dd67857ec05c58ceacd9a9637">&#9670;&nbsp;</a></span>RESERVED11 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..18] DSP0 ICACHE DATA EMA <br  />
 </p>

</div>
</div>
<a id="a202d0370cae8d72fb62b4c5fda4522c4" name="a202d0370cae8d72fb62b4c5fda4522c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202d0370cae8d72fb62b4c5fda4522c4">&#9670;&nbsp;</a></span>RESERVED12 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED12[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba88c0836a66b955ca66ead0cb1c8392" name="aba88c0836a66b955ca66ead0cb1c8392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba88c0836a66b955ca66ead0cb1c8392">&#9670;&nbsp;</a></span>RESERVED12 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] DSP0 ICACHE DATA EMAS <br  />
 </p>

</div>
</div>
<a id="afc47918532975ac8a2599d235f3fd51b" name="afc47918532975ac8a2599d235f3fd51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc47918532975ac8a2599d235f3fd51b">&#9670;&nbsp;</a></span>RESERVED13 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED13[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04f839c5b10bf92af5267fc03f57f449" name="a04f839c5b10bf92af5267fc03f57f449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f839c5b10bf92af5267fc03f57f449">&#9670;&nbsp;</a></span>RESERVED13 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..22] DSP0 ICACHE DATA EMAW <br  />
 </p>

</div>
</div>
<a id="a0f0916cd3845df125ef46748e4b184bf" name="a0f0916cd3845df125ef46748e4b184bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0916cd3845df125ef46748e4b184bf">&#9670;&nbsp;</a></span>RESERVED14 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED14[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb0ad04f83b9afa0fd29575c8d974ed8" name="abb0ad04f83b9afa0fd29575c8d974ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0ad04f83b9afa0fd29575c8d974ed8">&#9670;&nbsp;</a></span>RESERVED14 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] DSP0 ICACHE DATA RAWL <br  />
 </p>

</div>
</div>
<a id="a96db9ed619ba003dbecfff7d7f8fddbc" name="a96db9ed619ba003dbecfff7d7f8fddbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96db9ed619ba003dbecfff7d7f8fddbc">&#9670;&nbsp;</a></span>RESERVED15 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED15[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88e67ef62c63422661296c58140f8898" name="a88e67ef62c63422661296c58140f8898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e67ef62c63422661296c58140f8898">&#9670;&nbsp;</a></span>RESERVED15 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..25] DSP0 ICACHE DATA RAWLM <br  />
 </p>

</div>
</div>
<a id="af76ff1925dba7df4b68bb06a4cc4ded7" name="af76ff1925dba7df4b68bb06a4cc4ded7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76ff1925dba7df4b68bb06a4cc4ded7">&#9670;&nbsp;</a></span>RESERVED16 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED16[45]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ced3a7d437792b3ed166b73525806cd" name="a2ced3a7d437792b3ed166b73525806cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ced3a7d437792b3ed166b73525806cd">&#9670;&nbsp;</a></span>RESERVED16 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] DSP0 ICACHE DATA RAM WABL - Write Assist Enable (active high) <br  />
 </p>

</div>
</div>
<a id="a7176149c68c0e5a7887684dbe206c962" name="a7176149c68c0e5a7887684dbe206c962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7176149c68c0e5a7887684dbe206c962">&#9670;&nbsp;</a></span>RESERVED17 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED17[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad451e8c8547e718d73d3a7c3156acb12" name="ad451e8c8547e718d73d3a7c3156acb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad451e8c8547e718d73d3a7c3156acb12">&#9670;&nbsp;</a></span>RESERVED17 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..28] DSP0 ICACHE DATA WABLM - 00=No adjust 11=increased delay, enabled by WABL <br  />
 </p>

</div>
</div>
<a id="a27ccee639b7ddc9135f942511f15d613" name="a27ccee639b7ddc9135f942511f15d613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ccee639b7ddc9135f942511f15d613">&#9670;&nbsp;</a></span>RESERVED18 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED18[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af505b35c12f64c2d6781bb4b44f0c44e" name="af505b35c12f64c2d6781bb4b44f0c44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af505b35c12f64c2d6781bb4b44f0c44e">&#9670;&nbsp;</a></span>RESERVED18 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESERVED18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Self-timed override (test mode only) <br  />
 </p>

</div>
</div>
<a id="a3f6db2ed7c2e410ff539fb1ae2439786" name="a3f6db2ed7c2e410ff539fb1ae2439786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6db2ed7c2e410ff539fb1ae2439786">&#9670;&nbsp;</a></span>RESERVED19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a5658bd1ded104a1a28b3a4766a833d" name="a2a5658bd1ded104a1a28b3a4766a833d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5658bd1ded104a1a28b3a4766a833d">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b4b44f3c1974e6e3ec227dc3d9d9891" name="a0b4b44f3c1974e6e3ec227dc3d9d9891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4b44f3c1974e6e3ec227dc3d9d9891">&#9670;&nbsp;</a></span>RESERVED20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03c5ed6a514051626f8fed7be62647bd" name="a03c5ed6a514051626f8fed7be62647bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c5ed6a514051626f8fed7be62647bd">&#9670;&nbsp;</a></span>RESERVED21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED21[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5947c33cc5fddfa8c7413ff0a1a8c23e" name="a5947c33cc5fddfa8c7413ff0a1a8c23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5947c33cc5fddfa8c7413ff0a1a8c23e">&#9670;&nbsp;</a></span>RESERVED22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED22[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60a222749b5315a7bbd934608a2124df" name="a60a222749b5315a7bbd934608a2124df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a222749b5315a7bbd934608a2124df">&#9670;&nbsp;</a></span>RESERVED23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED23[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ed459087fd391601b69f71b1801afea" name="a6ed459087fd391601b69f71b1801afea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed459087fd391601b69f71b1801afea">&#9670;&nbsp;</a></span>RESERVED24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bc98c630c61b2701bcddad0de942f04" name="a4bc98c630c61b2701bcddad0de942f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc98c630c61b2701bcddad0de942f04">&#9670;&nbsp;</a></span>RESERVED25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED25[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac60534d724efe155d94bc169b710e5a0" name="ac60534d724efe155d94bc169b710e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60534d724efe155d94bc169b710e5a0">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaafa82f60186ce946f8959222e76d9b0" name="aaafa82f60186ce946f8959222e76d9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafa82f60186ce946f8959222e76d9b0">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe98170ffb884e7eec43bfd17e72b160" name="abe98170ffb884e7eec43bfd17e72b160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe98170ffb884e7eec43bfd17e72b160">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc3a340638bf69087858c2f4a9372b54" name="afc3a340638bf69087858c2f4a9372b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3a340638bf69087858c2f4a9372b54">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED6[21]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6496d6431e4ebe389d62cd8c2007ddff" name="a6496d6431e4ebe389d62cd8c2007ddff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6496d6431e4ebe389d62cd8c2007ddff">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED7[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8732f18f07623602ce93b6f779b7cd8" name="ab8732f18f07623602ce93b6f779b7cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8732f18f07623602ce93b6f779b7cd8">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED8[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d34f34a0290692581c785670aff1271" name="a2d34f34a0290692581c785670aff1271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d34f34a0290692581c785670aff1271">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED9[31]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ad8cbfd062820dc6af67a545b7f550" name="a51ad8cbfd062820dc6af67a545b7f550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ad8cbfd062820dc6af67a545b7f550">&#9670;&nbsp;</a></span>RESETLFRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RESETLFRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] LFRC Reset. <br  />
 </p>

</div>
</div>
<a id="a25dd387fe8ee7be6d1c2b034c0c04f8b" name="a25dd387fe8ee7be6d1c2b034c0c04f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25dd387fe8ee7be6d1c2b034c0c04f8b">&#9670;&nbsp;</a></span>REVMAJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REVMAJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Major revision. <br  />
</p>
<p >[7..4] Major Revision ID. <br  />
 </p>

</div>
</div>
<a id="a866e2d28a8f2f66321002a4438877a32" name="a866e2d28a8f2f66321002a4438877a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866e2d28a8f2f66321002a4438877a32">&#9670;&nbsp;</a></span>REVMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REVMIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Minor revision. <br  />
</p>
<p >[3..0] Minor Revision ID. <br  />
 </p>

</div>
</div>
<a id="a08887fbada75521933f8f3f96ffb360d" name="a08887fbada75521933f8f3f96ffb360d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08887fbada75521933f8f3f96ffb360d">&#9670;&nbsp;</a></span>RXCLKACTTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCLKACTTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..6] This divides the 5 MHz refresh clock. Even divides are supported only. This value represents the division amount minus 1. <br  />
 </p>

</div>
</div>
<a id="a8ac8eaa5a01190db5b6f75a801017b5d" name="a8ac8eaa5a01190db5b6f75a801017b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac8eaa5a01190db5b6f75a801017b5d">&#9670;&nbsp;</a></span>SBLLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SBLLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Secure boot loader lock. Always resets to 1, write 1 to clear. Enables system visibility to bootloader until set. <br  />
 </p>

</div>
</div>
<a id="a22285cbf54f78b8f3e5eff8d6aeac3be" name="a22285cbf54f78b8f3e5eff8d6aeac3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22285cbf54f78b8f3e5eff8d6aeac3be">&#9670;&nbsp;</a></span>SBRLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SBRLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Secure boot ROM lock. Always resets to 1, write 1 to clear. Enables system visibility to bootloader until set. <br  />
 </p>

</div>
</div>
<a id="ac1b9291c9c1236762e3b2b17ff6d6011" name="ac1b9291c9c1236762e3b2b17ff6d6011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b9291c9c1236762e3b2b17ff6d6011">&#9670;&nbsp;</a></span>SCRATCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCRATCH0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001C0) Scratch register that is not reset by any reset <br  />
</p>
<p >[31..0] Scratch register 0. <br  />
 </p>

</div>
</div>
<a id="aadd3b74cba5be4843c07a388b50b2c93" name="aadd3b74cba5be4843c07a388b50b2c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd3b74cba5be4843c07a388b50b2c93">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SCRATCH0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ba8868f40b49695d4e17d0e6692b8f5" name="a1ba8868f40b49695d4e17d0e6692b8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba8868f40b49695d4e17d0e6692b8f5">&#9670;&nbsp;</a></span>SCRATCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCRATCH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001C4) Scratch register that is not reset by any reset <br  />
</p>
<p >[31..0] Scratch register 1. <br  />
 </p>

</div>
</div>
<a id="aa847981130a58b8d7115e68d21498e0b" name="aa847981130a58b8d7115e68d21498e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa847981130a58b8d7115e68d21498e0b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SCRATCH1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed59b5f6025c90f7a4bee59430ffa4c0" name="aed59b5f6025c90f7a4bee59430ffa4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed59b5f6025c90f7a4bee59430ffa4c0">&#9670;&nbsp;</a></span>SDIOASYNCWKUPENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOASYNCWKUPENA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] SDIO asynchronous wakeup mode. 0: Synchronous wakeup mode, 1: Asynchronous wakeup mode <br  />
 </p>

</div>
</div>
<a id="a3e470095ff214bcad3428c38f248fd20" name="a3e470095ff214bcad3428c38f248fd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e470095ff214bcad3428c38f248fd20">&#9670;&nbsp;</a></span>SDIOCMDOPENDRAINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOCMDOPENDRAINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] SDIO CMD line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode <br  />
 </p>

</div>
</div>
<a id="a6af7e24ae4e33519c0ff588c82e338e2" name="a6af7e24ae4e33519c0ff588c82e338e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af7e24ae4e33519c0ff588c82e338e2">&#9670;&nbsp;</a></span>SDIOCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000450) SDIO/eMMC Control <br  />
 </p>

</div>
</div>
<a id="aaeabf5c0bb45983068204011e2c04cbe" name="aaeabf5c0bb45983068204011e2c04cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeabf5c0bb45983068204011e2c04cbe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SDIOCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab645f4109898f0ade06dd48759fc20f9" name="ab645f4109898f0ade06dd48759fc20f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab645f4109898f0ade06dd48759fc20f9">&#9670;&nbsp;</a></span>SDIODATOPENDRAINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIODATOPENDRAINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] SDIO DAT line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode <br  />
 </p>

</div>
</div>
<a id="aa7adebc123fcd99a74f2eea00bc54b13" name="aa7adebc123fcd99a74f2eea00bc54b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7adebc123fcd99a74f2eea00bc54b13">&#9670;&nbsp;</a></span>SDIOITAPCHGWIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOITAPCHGWIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before the itapdlysel changes and should be asserted for few clocks after. <br  />
 </p>

</div>
</div>
<a id="a90abfae1bd4e38ffa9a1ed14d05aa8ab" name="a90abfae1bd4e38ffa9a1ed14d05aa8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90abfae1bd4e38ffa9a1ed14d05aa8ab">&#9670;&nbsp;</a></span>SDIOITAPDLYENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOITAPDLYENA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Used to enable selective Tap delay line on the Looped back SD Clock (rxclk_in). This signal along with the itapdlysel[4:0] selects the the amount of delay to be inserted on the line. When Tuning is enabled (for SDR104 and optionally for SDR50), this signal is ignored and internalcontrols are used instead. This should not be asserted when operating in DS mode. <br  />
 </p>

</div>
</div>
<a id="acf0eb9b9c71e7f00967f7e3cd34fabd0" name="acf0eb9b9c71e7f00967f7e3cd34fabd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0eb9b9c71e7f00967f7e3cd34fabd0">&#9670;&nbsp;</a></span>SDIOITAPDLYSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOITAPDLYSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..4] Selects one of the 32 Taps on the rxclk_in line. This is effective only when itapdlyena is asserted and Tuning is not enabled. <br  />
 </p>

</div>
</div>
<a id="a697c665f074022d925d9d5816f78d66f" name="a697c665f074022d925d9d5816f78d66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697c665f074022d925d9d5816f78d66f">&#9670;&nbsp;</a></span>SDIOOTAPDLYENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOOTAPDLYENA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Used to enable the selective Tap delay on the sdcard_clk so as to generate the delayed sdcard_clk. This is used to latch the CMD/DAT outputs to generate delay on them w.r.t CLK going out. This signal along with otapdlysel[3:0] selects the amount of delay to be inserted on the Clock line. This signal should not be asserted when operating in DS mode. <br  />
 </p>

</div>
</div>
<a id="a95bde6b78a4af86194b6f022fa5ee049" name="a95bde6b78a4af86194b6f022fa5ee049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95bde6b78a4af86194b6f022fa5ee049">&#9670;&nbsp;</a></span>SDIOOTAPDLYSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOOTAPDLYSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..10] Selects one of the 16 Taps on the sdcard_clk. This is effective only when otapdlyena is asserted. <br  />
 </p>

</div>
</div>
<a id="af31a80c628e3d503f433439101f55b3b" name="af31a80c628e3d503f433439101f55b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31a80c628e3d503f433439101f55b3b">&#9670;&nbsp;</a></span>SDIOSYSCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOSYSCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] SDIO system clock enable. <br  />
 </p>

</div>
</div>
<a id="ad3b8c917ea92d02e0a446266bed1b001" name="ad3b8c917ea92d02e0a446266bed1b001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3b8c917ea92d02e0a446266bed1b001">&#9670;&nbsp;</a></span>SDIOXINCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOXINCLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] SDIO serial clock source enable. <br  />
 </p>

</div>
</div>
<a id="a16da736256a09f1f3d2d6a0bef8b27e1" name="a16da736256a09f1f3d2d6a0bef8b27e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16da736256a09f1f3d2d6a0bef8b27e1">&#9670;&nbsp;</a></span>SDIOXINCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIOXINCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..15] Select clock source for SDIO xin_clk. <br  />
 </p>

</div>
</div>
<a id="a1bc23aa222bf296bb81e5c100db53e28" name="a1bc23aa222bf296bb81e5c100db53e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc23aa222bf296bb81e5c100db53e28">&#9670;&nbsp;</a></span>SECBOOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SECBOOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..28] Indicates whether the secure boot on cold reset is enabled <br  />
 </p>

</div>
</div>
<a id="a07adceaf29088d79a26dcec1d72b0338" name="a07adceaf29088d79a26dcec1d72b0338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07adceaf29088d79a26dcec1d72b0338">&#9670;&nbsp;</a></span>SECBOOTFEATURE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SECBOOTFEATURE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..26] Indicates whether the secure boot feature is enabled. <br  />
 </p>

</div>
</div>
<a id="ad2e8a99f0404004839871049e53bfda0" name="ad2e8a99f0404004839871049e53bfda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e8a99f0404004839871049e53bfda0">&#9670;&nbsp;</a></span>SECBOOTONRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SECBOOTONRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..30] Indicates whether the secure boot on warm reset is enabled <br  />
 </p>

</div>
</div>
<a id="a58b82c4b0b32ca9bb804f73c5e95245d" name="a58b82c4b0b32ca9bb804f73c5e95245d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b82c4b0b32ca9bb804f73c5e95245d">&#9670;&nbsp;</a></span>SHADOWVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHADOWVALID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001BC) Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space. <br  />
 </p>

</div>
</div>
<a id="a82df3c7bc3eb479060c6258c57104ec1" name="a82df3c7bc3eb479060c6258c57104ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82df3c7bc3eb479060c6258c57104ec1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SHADOWVALID_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae31feebcb78c3665d3c99a185444fc4d" name="ae31feebcb78c3665d3c99a185444fc4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31feebcb78c3665d3c99a185444fc4d">&#9670;&nbsp;</a></span>SHORTVDDCVDDCLVOREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHORTVDDCVDDCLVOREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] pwrsw short override select for vddc/vddclv <br  />
 </p>

</div>
</div>
<a id="a5c125dffed692321d8d374f1cf7c0a32" name="a5c125dffed692321d8d374f1cf7c0a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c125dffed692321d8d374f1cf7c0a32">&#9670;&nbsp;</a></span>SHORTVDDCVDDCLVORVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHORTVDDCVDDCLVORVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] pwrsw short override value for vddc/vddclv <br  />
 </p>

</div>
</div>
<a id="a2ba17b5dfd4e39c266e9b256dbc8328d" name="a2ba17b5dfd4e39c266e9b256dbc8328d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba17b5dfd4e39c266e9b256dbc8328d">&#9670;&nbsp;</a></span>SHORTVDDFVDDSOREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHORTVDDFVDDSOREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] pwrsw short override select for vddf/vdds <br  />
 </p>

</div>
</div>
<a id="a5af88ebd27a8e7843c1bf846d71f0d8e" name="a5af88ebd27a8e7843c1bf846d71f0d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af88ebd27a8e7843c1bf846d71f0d8e">&#9670;&nbsp;</a></span>SHORTVDDFVDDSORVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHORTVDDFVDDSORVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] pwrsw short override value for vddf/vdds <br  />
 </p>

</div>
</div>
<a id="ad44104feb43c409d202b3d21abb1d711" name="ad44104feb43c409d202b3d21abb1d711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44104feb43c409d202b3d21abb1d711">&#9670;&nbsp;</a></span>SIMOBUCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000033C) This WRITE_ONLY register controls various buck parameters. It will read back as 0x00000000. <br  />
 </p>

</div>
</div>
<a id="a29583b696666832f0c5fb4396f7dda2c" name="a29583b696666832f0c5fb4396f7dda2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29583b696666832f0c5fb4396f7dda2c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5262aae713729596a9bea470f5cd75f9" name="a5262aae713729596a9bea470f5cd75f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5262aae713729596a9bea470f5cd75f9">&#9670;&nbsp;</a></span>SIMOBUCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000340) 1. Control the even division of 3 clocks: refresh, low power and TONCLK. 2. Control gap bewteen secondary switches. 3. Debug features: control the amount of time TONCLK is on, and the time before snubber asserts for each buck sequence. 4. Enable or disable the observation bus. 5. Select the buck sequence operation mode. 6. Control delay between primary Pmos and Nmos transitions. <br  />
 </p>

</div>
</div>
<a id="ace84d7c442dc42a240649343f8ed5707" name="ace84d7c442dc42a240649343f8ed5707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace84d7c442dc42a240649343f8ed5707">&#9670;&nbsp;</a></span>SIMOBUCK12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000036C) SIMO Buck Compare, Brown out, Active, Low power Trim Control <br  />
 </p>

</div>
</div>
<a id="ab65cff34102e44b6b7a10e390a5d01d4" name="ab65cff34102e44b6b7a10e390a5d01d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65cff34102e44b6b7a10e390a5d01d4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK12_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314fa705d56f3ab1792ddcc6652450ac" name="a314fa705d56f3ab1792ddcc6652450ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314fa705d56f3ab1792ddcc6652450ac">&#9670;&nbsp;</a></span>SIMOBUCK13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000370) SIMO Buck Compare, Brown out, Active, Low power Trim Control <br  />
 </p>

</div>
</div>
<a id="a806724712452f962ec5bb43516991074" name="a806724712452f962ec5bb43516991074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806724712452f962ec5bb43516991074">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK13_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad95d2e92c6ac98467d49df7e7c09eb58" name="ad95d2e92c6ac98467d49df7e7c09eb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95d2e92c6ac98467d49df7e7c09eb58">&#9670;&nbsp;</a></span>SIMOBUCK15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000378) SIMO Buck Compare, Brown out, Active and Low power Trim Control <br  />
 </p>

</div>
</div>
<a id="a2e3fc3ae796230d7c5b1584ba8e2223a" name="a2e3fc3ae796230d7c5b1584ba8e2223a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3fc3ae796230d7c5b1584ba8e2223a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK15_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a337e74efc54699a2dc69a5b1cad8327f" name="a337e74efc54699a2dc69a5b1cad8327f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337e74efc54699a2dc69a5b1cad8327f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac595a692718b3eacf7326918dadb6271" name="ac595a692718b3eacf7326918dadb6271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac595a692718b3eacf7326918dadb6271">&#9670;&nbsp;</a></span>SIMOBUCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000344) SIMO Buck Muxed VDDC Active Sequence Trim Control <br  />
 </p>

</div>
</div>
<a id="af106153969679444c54f18d54a25d39e" name="af106153969679444c54f18d54a25d39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af106153969679444c54f18d54a25d39e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d71d84e5e5cedd8612317900b90ef26" name="a3d71d84e5e5cedd8612317900b90ef26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d71d84e5e5cedd8612317900b90ef26">&#9670;&nbsp;</a></span>SIMOBUCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000348) SIMO Buck Muxed VDDC low power Sequence Trim Control <br  />
 </p>

</div>
</div>
<a id="a0353a8fe5bf492c5d70780098bd099c8" name="a0353a8fe5bf492c5d70780098bd099c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0353a8fe5bf492c5d70780098bd099c8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95aef8895e92f880fe910d7f685fa3ca" name="a95aef8895e92f880fe910d7f685fa3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95aef8895e92f880fe910d7f685fa3ca">&#9670;&nbsp;</a></span>SIMOBUCK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000354) SIMO Buck Muxed VDDF Active Sequence Trim Control <br  />
 </p>

</div>
</div>
<a id="a67617fef5c59a3ed395d3c7c82befaea" name="a67617fef5c59a3ed395d3c7c82befaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67617fef5c59a3ed395d3c7c82befaea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK6_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb9838ba6431d081331a0f48dab1f310" name="adb9838ba6431d081331a0f48dab1f310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9838ba6431d081331a0f48dab1f310">&#9670;&nbsp;</a></span>SIMOBUCK7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000358) SIMO Buck Muxed VDDF active Sequence Trim Control <br  />
 </p>

</div>
</div>
<a id="af0d7e672fe4d796e26a835f44f9125cb" name="af0d7e672fe4d796e26a835f44f9125cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d7e672fe4d796e26a835f44f9125cb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK7_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a904b6345e029d74804350d36487e9b00" name="a904b6345e029d74804350d36487e9b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904b6345e029d74804350d36487e9b00">&#9670;&nbsp;</a></span>SIMOBUCK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000035C) SIMO Buck Muxed VDDF Low Power Sequence Trim Control <br  />
 </p>

</div>
</div>
<a id="a568e57ad5f1de7b975b92f718d4cf5a5" name="a568e57ad5f1de7b975b92f718d4cf5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568e57ad5f1de7b975b92f718d4cf5a5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK8_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2199a904bc4b136256a7f735b39fb4ea" name="a2199a904bc4b136256a7f735b39fb4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2199a904bc4b136256a7f735b39fb4ea">&#9670;&nbsp;</a></span>SIMOBUCK9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCK9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000360) SIMO Buck Muxed VDDS Active Sequence Trim Control <br  />
 </p>

</div>
</div>
<a id="a4f48f447f58e25d049e091580bf52036" name="a4f48f447f58e25d049e091580bf52036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f48f447f58e25d049e091580bf52036">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SIMOBUCK9_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61b7301be8293c7188e22920c5890c56" name="a61b7301be8293c7188e22920c5890c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b7301be8293c7188e22920c5890c56">&#9670;&nbsp;</a></span>SIMOBUCKACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCKACTIVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] SIMO BUCK ACTIVE control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a6fc3afe9a8b2f6daf964db4181ea8158" name="a6fc3afe9a8b2f6daf964db4181ea8158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc3afe9a8b2f6daf964db4181ea8158">&#9670;&nbsp;</a></span>SIMOBUCKOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCKOVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Override control for SIMO BUCK signals <br  />
 </p>

</div>
</div>
<a id="ad0d3ebc125797ec51a9eba48d7db9e42" name="ad0d3ebc125797ec51a9eba48d7db9e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d3ebc125797ec51a9eba48d7db9e42">&#9670;&nbsp;</a></span>SIMOBUCKPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCKPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] SIMO BUCK PDNB control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a1e1d1827e5f0cde03a50ae3dd6670519" name="a1e1d1827e5f0cde03a50ae3dd6670519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1d1827e5f0cde03a50ae3dd6670519">&#9670;&nbsp;</a></span>SIMOBUCKRSTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCKRSTB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] SIMO BUCK RSTB control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1 <br  />
 </p>

</div>
</div>
<a id="a08ed5f196f9aff7ea2e2cea1a8ea1cec" name="a08ed5f196f9aff7ea2e2cea1a8ea1cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ed5f196f9aff7ea2e2cea1a8ea1cec">&#9670;&nbsp;</a></span>SIPART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIPART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..8] Silicon Part ID <br  />
 </p>

</div>
</div>
<a id="af36efad50df95058e945101c06324a11" name="af36efad50df95058e945101c06324a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36efad50df95058e945101c06324a11">&#9670;&nbsp;</a></span>SKU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) Unique Chip SKU <br  />
 </p>

</div>
</div>
<a id="a50e7cabdc3fefb0108f1fc4f506cec53" name="a50e7cabdc3fefb0108f1fc4f506cec53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e7cabdc3fefb0108f1fc4f506cec53">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SKU_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d96ed68166d9df160d40fb124cd0a44" name="a3d96ed68166d9df160d40fb124cd0a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d96ed68166d9df160d40fb124cd0a44">&#9670;&nbsp;</a></span>SKUDSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUDSP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] DSP availability SKU setting. 384K available by default. Memory SU disabled <br  />
 </p>

</div>
</div>
<a id="af104519732577b14b7298d70298492dc" name="af104519732577b14b7298d70298492dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af104519732577b14b7298d70298492dc">&#9670;&nbsp;</a></span>SKUGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GFX available <br  />
 </p>

</div>
</div>
<a id="a98386c88c243b4ea2d68cb907605e692" name="a98386c88c243b4ea2d68cb907605e692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98386c88c243b4ea2d68cb907605e692">&#9670;&nbsp;</a></span>SKUMIPIDSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUMIPIDSI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] MIPI DSI available <br  />
 </p>

</div>
</div>
<a id="ab7e7869b619c949f269eff08f11f3fe4" name="ab7e7869b619c949f269eff08f11f3fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e7869b619c949f269eff08f11f3fe4">&#9670;&nbsp;</a></span>SKUMRAMSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUMRAMSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] MRAM size SKU. All of 2MB Available by default. Memory SU disabled <br  />
 </p>

</div>
</div>
<a id="a8f70031b82775a08d5f8c3bff6555d9c" name="a8f70031b82775a08d5f8c3bff6555d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f70031b82775a08d5f8c3bff6555d9c">&#9670;&nbsp;</a></span>SKUSECURESPOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUSECURESPOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Secure boot feature <br  />
 </p>

</div>
</div>
<a id="a4b2fb72ad94723bb686bd82927dd6fc5" name="a4b2fb72ad94723bb686bd82927dd6fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2fb72ad94723bb686bd82927dd6fc5">&#9670;&nbsp;</a></span>SKUSRAMSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUSRAMSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] SRAM SKU dictates the available memory for MCU. All of the MCU TCM (384KB) and System SRAM (2MB) available by default. Memory SU disabled <br  />
 </p>

</div>
</div>
<a id="a4fbd444ae394c8b14897a8a77814a055" name="a4fbd444ae394c8b14897a8a77814a055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fbd444ae394c8b14897a8a77814a055">&#9670;&nbsp;</a></span>SKUTURBOSPOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUTURBOSPOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] High performance mode for MCU and DSPs. <br  />
 </p>

</div>
</div>
<a id="a74ebdfa1182ff7c4b5e841f2ad25ce30" name="a74ebdfa1182ff7c4b5e841f2ad25ce30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ebdfa1182ff7c4b5e841f2ad25ce30">&#9670;&nbsp;</a></span>SKUUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SKUUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] USB available <br  />
 </p>

</div>
</div>
<a id="a46baa2fccbe4951f9a810bd951e9b8cf" name="a46baa2fccbe4951f9a810bd951e9b8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46baa2fccbe4951f9a810bd951e9b8cf">&#9670;&nbsp;</a></span>SRAMSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SRAMSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] SRAM size. <br  />
 </p>

</div>
</div>
<a id="ae1d4ddaab926f3d422947903406c8dab" name="ae1d4ddaab926f3d422947903406c8dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d4ddaab926f3d422947903406c8dab">&#9670;&nbsp;</a></span>TEMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TEMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..1] Temperature. <br  />
 </p>

</div>
</div>
<a id="a4dbf7d2ce0bfbd547f97acba284df351" name="a4dbf7d2ce0bfbd547f97acba284df351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbf7d2ce0bfbd547f97acba284df351">&#9670;&nbsp;</a></span>TONCLKTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TONCLKTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..22] This divides the 100 MHz ton clock. Even divides are supported only. This value represents the division amount minus 1. <br  />
 </p>

</div>
</div>
<a id="a1709247e796c28d5d2e87fc0b344c5f0" name="a1709247e796c28d5d2e87fc0b344c5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1709247e796c28d5d2e87fc0b344c5f0">&#9670;&nbsp;</a></span>TONTOFFNODEGLITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TONTOFFNODEGLITCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Enable the ton and toff signals no deglitch output. <br  />
 </p>

</div>
</div>
<a id="ab088cfc05c2156c634aaebe5689080e4" name="ab088cfc05c2156c634aaebe5689080e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab088cfc05c2156c634aaebe5689080e4">&#9670;&nbsp;</a></span>TRIMANALDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRIMANALDO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..26] Analog LDO Trim. <br  />
 </p>

</div>
</div>
<a id="a835124cd20a9beeac7a7146f58e12c14" name="a835124cd20a9beeac7a7146f58e12c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835124cd20a9beeac7a7146f58e12c14">&#9670;&nbsp;</a></span>TRIMTUNELFRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRIMTUNELFRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..1] LFRC Frequency Tune trim bits <br  />
 </p>

</div>
</div>
<a id="afad36703140a905f0218147c45900040" name="afad36703140a905f0218147c45900040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad36703140a905f0218147c45900040">&#9670;&nbsp;</a></span>TVRG2CURRENTTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRG2CURRENTTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Calibrated voltage reference current trim. <br  />
 </p>

</div>
</div>
<a id="ad30dcd0a01bbaf52c890de2e7ad23fbb" name="ad30dcd0a01bbaf52c890de2e7ad23fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30dcd0a01bbaf52c890de2e7ad23fbb">&#9670;&nbsp;</a></span>TVRG2PWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRG2PWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Power Down, Calibrated Voltage Reference Generator. <br  />
 </p>

</div>
</div>
<a id="a1b3b40408f4197bd8bb6da1128348d0e" name="a1b3b40408f4197bd8bb6da1128348d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3b40408f4197bd8bb6da1128348d0e">&#9670;&nbsp;</a></span>TVRG2SELVREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRG2SELVREF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] TVRG2 SEL VREF <br  />
 </p>

</div>
</div>
<a id="a63267d48ebd99f01b17fa477d2ff75e7" name="a63267d48ebd99f01b17fa477d2ff75e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63267d48ebd99f01b17fa477d2ff75e7">&#9670;&nbsp;</a></span>TVRG2TEMPCOTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRG2TEMPCOTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..14] Calibrated Voltage Reference Generator tc trim (bottom transistor) <br  />
 </p>

</div>
</div>
<a id="aa32ebb0ee48e669eee9a60fd40da085d" name="aa32ebb0ee48e669eee9a60fd40da085d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32ebb0ee48e669eee9a60fd40da085d">&#9670;&nbsp;</a></span>TVRG2VREFTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRG2VREFTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..21] Calibrated voltage reference 580m trim <br  />
 </p>

</div>
</div>
<a id="ad68437a84e8a5f837f171912e0bb6f41" name="ad68437a84e8a5f837f171912e0bb6f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68437a84e8a5f837f171912e0bb6f41">&#9670;&nbsp;</a></span>TVRGCURRENTTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRGCURRENTTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Calibrated voltage reference current trim. <br  />
 </p>

</div>
</div>
<a id="a7e67451d85e409e37afd816b70d5f9ed" name="a7e67451d85e409e37afd816b70d5f9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e67451d85e409e37afd816b70d5f9ed">&#9670;&nbsp;</a></span>TVRGPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRGPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power Down, Calibrated Voltage Reference Generator. <br  />
 </p>

</div>
</div>
<a id="a2fbaf7a9b734c4e5bb7b85d792e6b699" name="a2fbaf7a9b734c4e5bb7b85d792e6b699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbaf7a9b734c4e5bb7b85d792e6b699">&#9670;&nbsp;</a></span>TVRGSELVREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRGSELVREF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] TVRG SEL VREF <br  />
 </p>

</div>
</div>
<a id="ab13974658d6874667385440459ddb800" name="ab13974658d6874667385440459ddb800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13974658d6874667385440459ddb800">&#9670;&nbsp;</a></span>TVRGTEMPCOTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRGTEMPCOTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..0] Calibrated Voltage Reference Generator tc trim (bottom transistor) <br  />
 </p>

</div>
</div>
<a id="aad1e81520771ca585cdca9b5d0cc5b30" name="aad1e81520771ca585cdca9b5d0cc5b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1e81520771ca585cdca9b5d0cc5b30">&#9670;&nbsp;</a></span>TVRGVREFTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TVRGVREFTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..7] Calibrated voltage reference 580m trim <br  />
 </p>

</div>
</div>
<a id="a093fdcf3647857e30bb831e4d9c3e0b7" name="a093fdcf3647857e30bb831e4d9c3e0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a093fdcf3647857e30bb831e4d9c3e0b7">&#9670;&nbsp;</a></span>USBPHYPORRSTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBPHYPORRSTDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] De-assert USB PHY POR reset override <br  />
 </p>

</div>
</div>
<a id="a517feada32957808a1acee25f4f08430" name="a517feada32957808a1acee25f4f08430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a517feada32957808a1acee25f4f08430">&#9670;&nbsp;</a></span>USBPHYRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBPHYRESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000418) DSP0 CACHE RAM TRIM <br  />
 </p>

</div>
</div>
<a id="a25301a8cbc885d024cc9c1974f4d2242" name="a25301a8cbc885d024cc9c1974f4d2242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25301a8cbc885d024cc9c1974f4d2242">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  USBPHYRESET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a989e5ce444c9769914afd1287238a623" name="a989e5ce444c9769914afd1287238a623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989e5ce444c9769914afd1287238a623">&#9670;&nbsp;</a></span>USBPHYUTMIRSTDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBPHYUTMIRSTDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] De-assert USB PHY UTMI reset override <br  />
 </p>

</div>
</div>
<a id="ad1844d9b432a3d4d0c99d4953d402f9b" name="ad1844d9b432a3d4d0c99d4953d402f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1844d9b432a3d4d0c99d4953d402f9b">&#9670;&nbsp;</a></span>USBPORRSTRELEASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBPORRSTRELEASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Set this bit to '1' after USB power domain is up. This will release the reset override condition <br  />
 </p>

</div>
</div>
<a id="a5cb694b94cd9f1123720770226036ccd" name="a5cb694b94cd9f1123720770226036ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb694b94cd9f1123720770226036ccd">&#9670;&nbsp;</a></span>USBRSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBRSTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000388) USB Reset Startup Control <br  />
 </p>

</div>
</div>
<a id="a97dc12cdfb3da0fe447b3748ae2cf180" name="a97dc12cdfb3da0fe447b3748ae2cf180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97dc12cdfb3da0fe447b3748ae2cf180">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  USBRSTCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5713853710adde55a992e6839499e386" name="a5713853710adde55a992e6839499e386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5713853710adde55a992e6839499e386">&#9670;&nbsp;</a></span>USBRSTENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBRSTENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables this register control. If set to '1', the reset release bits will be active. If set to '0', this register is not controlling the USB override bits. <br  />
 </p>

</div>
</div>
<a id="a92e5ea968d8ffd7784e948025ec3229a" name="a92e5ea968d8ffd7784e948025ec3229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e5ea968d8ffd7784e948025ec3229a">&#9670;&nbsp;</a></span>USBUTMIRSTRELEASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBUTMIRSTRELEASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Set this bit to '1' after USB power domain is up. This will release the reset override condition <br  />
 </p>

</div>
</div>
<a id="a83acaf8b42aa5dd2ad67545bf6aa7c66" name="a83acaf8b42aa5dd2ad67545bf6aa7c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83acaf8b42aa5dd2ad67545bf6aa7c66">&#9670;&nbsp;</a></span>USEVDDF4VDDRCPUINHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USEVDDF4VDDRCPUINHP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Setting this bit selects VDDF for VDDRCPU in when MCU is in HP mode. This is valid for only normal operational mode (i.e without overrides). <br  />
 </p>

</div>
</div>
<a id="a3cd7b6c13dfa6a7e8bde592e4d97dda2" name="a3cd7b6c13dfa6a7e8bde592e4d97dda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd7b6c13dfa6a7e8bde592e4d97dda2">&#9670;&nbsp;</a></span>VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VALID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Indicates whether the shadow registers contain valid data from the Flash Information Space. <br  />
 </p>

</div>
</div>
<a id="a77c69592050dc32ca009ac357dfe6269" name="a77c69592050dc32ca009ac357dfe6269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c69592050dc32ca009ac357dfe6269">&#9670;&nbsp;</a></span>VCOMPSELPGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VCOMPSELPGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] d2a_vcomp_sel_pga_vddh <br  />
 </p>

</div>
</div>
<a id="aa370a827dc0a8a63587307b5b87efa18" name="aa370a827dc0a8a63587307b5b87efa18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa370a827dc0a8a63587307b5b87efa18">&#9670;&nbsp;</a></span>VDDADCDIGISOLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDADCDIGISOLATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] ISOLATE signal for ADC Digital Contoller ( when ADCAPSEN is switched off and if the ADCPWRCTRLSWE bit is set) <br  />
 </p>

</div>
</div>
<a id="a615f6bdbcddbe4c6d19d86e4f556c62d" name="a615f6bdbcddbe4c6d19d86e4f556c62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615f6bdbcddbe4c6d19d86e4f556c62d">&#9670;&nbsp;</a></span>VDDADCRESETN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDADCRESETN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] RESETN signal for Power Switched SAR and Digital Controller (when global power switch is off and if the ADCPWRCTRLSWE bit is set) <br  />
 </p>

</div>
</div>
<a id="aa179fbfe8972dcb741c249229453e9ad" name="aa179fbfe8972dcb741c249229453e9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa179fbfe8972dcb741c249229453e9ad">&#9670;&nbsp;</a></span>VDDADCSARISOLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDADCSARISOLATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] ISOLATE signal for Power Switched SAR ( when ADCBPSEN is switched off ) <br  />
 </p>

</div>
</div>
<a id="aa9129cbd44b926656821b12d573d8b74" name="aa9129cbd44b926656821b12d573d8b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9129cbd44b926656821b12d573d8b74">&#9670;&nbsp;</a></span>VDDAUDADCDIGISOLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDAUDADCDIGISOLATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] ISOLATE signal for audio ADC Digital Contoller ( when AUDADCAPSEN is switched off and if the AUDADCPWRCTRLSWE bit is set) <br  />
 </p>

</div>
</div>
<a id="a08bdf8ab54647d3da8651d69afe102cb" name="a08bdf8ab54647d3da8651d69afe102cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bdf8ab54647d3da8651d69afe102cb">&#9670;&nbsp;</a></span>VDDAUDADCRESETN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDAUDADCRESETN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] RESETN signal for Power Switched SAR and Digital Controller (when global power switch is off and if the AUDADCPWRCTRLSWE bit is set) <br  />
 </p>

</div>
</div>
<a id="ae20b69f6ef69c8a9f8d3220907e9c57c" name="ae20b69f6ef69c8a9f8d3220907e9c57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20b69f6ef69c8a9f8d3220907e9c57c">&#9670;&nbsp;</a></span>VDDAUDADCSARISOLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDAUDADCSARISOLATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] ISOLATE signal for Power Switched SAR ( when AUDADCBPSEN is switched off ) <br  />
 </p>

</div>
</div>
<a id="a99c15289fec50db35976b33dc4028ee7" name="a99c15289fec50db35976b33dc4028ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c15289fec50db35976b33dc4028ee7">&#9670;&nbsp;</a></span>VDDCACTHIGHTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDCACTHIGHTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..11] VDDC active high ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="a9e2690289ace1e97dd0b89ac1be609fd" name="a9e2690289ace1e97dd0b89ac1be609fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2690289ace1e97dd0b89ac1be609fd">&#9670;&nbsp;</a></span>VDDCACTLOWTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDCACTLOWTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..24] VDDC active high ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="ae30569c826b6015096609669283181d5" name="ae30569c826b6015096609669283181d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae30569c826b6015096609669283181d5">&#9670;&nbsp;</a></span>VDDCLPHIGHTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDCLPHIGHTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..13] VDDC LP high ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="af32ff6e1a4a84c599c5042bde3dff40c" name="af32ff6e1a4a84c599c5042bde3dff40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32ff6e1a4a84c599c5042bde3dff40c">&#9670;&nbsp;</a></span>VDDCLPLOWTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDCLPLOWTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..26] VDDC LP low ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="acdf54713db6d0dd8a2313e23b93f01b8" name="acdf54713db6d0dd8a2313e23b93f01b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf54713db6d0dd8a2313e23b93f01b8">&#9670;&nbsp;</a></span>VDDCLVRXCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDCLVRXCOMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enable the VDDC LV rail. <br  />
 </p>

</div>
</div>
<a id="af09158dc8f7d7eaeac3dcb518dce26dd" name="af09158dc8f7d7eaeac3dcb518dce26dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09158dc8f7d7eaeac3dcb518dce26dd">&#9670;&nbsp;</a></span>VDDCRXCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDCRXCOMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the VDDC rail. <br  />
 </p>

</div>
</div>
<a id="a289e6f0c2bc245cc3a078f251263088d" name="a289e6f0c2bc245cc3a078f251263088d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289e6f0c2bc245cc3a078f251263088d">&#9670;&nbsp;</a></span>VDDFACTHIGHTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDFACTHIGHTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..17] VDDF active high ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="a7e556efd37b150ea0e9075c12ea74672" name="a7e556efd37b150ea0e9075c12ea74672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e556efd37b150ea0e9075c12ea74672">&#9670;&nbsp;</a></span>VDDFACTLOWTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDFACTLOWTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..8] VDDF active low ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="a4c7cb452616231f4afd9212a468b9b60" name="a4c7cb452616231f4afd9212a468b9b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7cb452616231f4afd9212a468b9b60">&#9670;&nbsp;</a></span>VDDFLPHIGHTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDFLPHIGHTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..9] VDDF low power high ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="ab41d9823dcefb9d156c7a2aabf9addc3" name="ab41d9823dcefb9d156c7a2aabf9addc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab41d9823dcefb9d156c7a2aabf9addc3">&#9670;&nbsp;</a></span>VDDFLPLOWTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDFLPLOWTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..22] VDDF low power low ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="abbc48023da530521ace7f8beb785614a" name="abbc48023da530521ace7f8beb785614a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc48023da530521ace7f8beb785614a">&#9670;&nbsp;</a></span>VDDFRXCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDFRXCOMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enable the VDDS rail. <br  />
 </p>

</div>
</div>
<a id="ae3ffa918ad14f298428e458cdff61de1" name="ae3ffa918ad14f298428e458cdff61de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ffa918ad14f298428e458cdff61de1">&#9670;&nbsp;</a></span>VDDSACTHIGHTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDSACTHIGHTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..17] VDDS active high ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="a270c19bcdd364c946fb107873fcc8077" name="a270c19bcdd364c946fb107873fcc8077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270c19bcdd364c946fb107873fcc8077">&#9670;&nbsp;</a></span>VDDSACTLOWTONTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDSACTLOWTONTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..22] VDDS active low ton trim control for Buck sequence. <br  />
 </p>

</div>
</div>
<a id="a29249577e8a5e12c263ef5fc3d68dc4b" name="a29249577e8a5e12c263ef5fc3d68dc4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29249577e8a5e12c263ef5fc3d68dc4b">&#9670;&nbsp;</a></span>VDDSRXCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDSRXCOMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enable the VDDS rail. <br  />
 </p>

</div>
</div>
<a id="a4e8d27e84828089c5bcd5fdaddbe5939" name="a4e8d27e84828089c5bcd5fdaddbe5939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8d27e84828089c5bcd5fdaddbe5939">&#9670;&nbsp;</a></span>VENDORID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VENDORID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) Unique Vendor ID <br  />
</p>
<p >[31..0] Unique Vendor ID <br  />
 </p>

</div>
</div>
<a id="a7ea8a09d8971fd8c74f27b94f3b16e02" name="a7ea8a09d8971fd8c74f27b94f3b16e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea8a09d8971fd8c74f27b94f3b16e02">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VENDORID_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644503116f10aa76df22024c7d81c27b" name="a644503116f10aa76df22024c7d81c27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644503116f10aa76df22024c7d81c27b">&#9670;&nbsp;</a></span>VRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) Overrides for Voltage Regulators Controls <br  />
 </p>

</div>
</div>
<a id="a4191499736f9ff479f81dff25e00f9e2" name="a4191499736f9ff479f81dff25e00f9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4191499736f9ff479f81dff25e00f9e2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VRCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9730eb5f0b8a77447c77171cd7341c18" name="a9730eb5f0b8a77447c77171cd7341c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9730eb5f0b8a77447c77171cd7341c18">&#9670;&nbsp;</a></span>VREFGEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VREFGEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) Voltage Reference Generator 2 Control <br  />
 </p>

</div>
</div>
<a id="aab8646afc4ef87a35c8ec2ccf549e8f3" name="aab8646afc4ef87a35c8ec2ccf549e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8646afc4ef87a35c8ec2ccf549e8f3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VREFGEN2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0173a44ec5bfa52f7cb5e33212606545" name="a0173a44ec5bfa52f7cb5e33212606545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0173a44ec5bfa52f7cb5e33212606545">&#9670;&nbsp;</a></span>XTALBIASTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALBIASTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..2] XTAL BIAS trim <br  />
 </p>

</div>
</div>
<a id="aa18bd3014268b45189f003a4ef824463" name="aa18bd3014268b45189f003a4ef824463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18bd3014268b45189f003a4ef824463">&#9670;&nbsp;</a></span>XTALCOMPBYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALCOMPBYPASS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] XTAL Oscillator Bypass Comparator. <br  />
 </p>

</div>
</div>
<a id="a730c00b85220c4b9532c1827999e9126" name="a730c00b85220c4b9532c1827999e9126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730c00b85220c4b9532c1827999e9126">&#9670;&nbsp;</a></span>XTALCOMPPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALCOMPPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] XTAL Oscillator Power Down Comparator. <br  />
 </p>

</div>
</div>
<a id="a121060f9f491212864f1d684e115400f" name="a121060f9f491212864f1d684e115400f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121060f9f491212864f1d684e115400f">&#9670;&nbsp;</a></span>XTALCOREDISFB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALCOREDISFB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] XTAL Oscillator Disable Feedback. <br  />
 </p>

</div>
</div>
<a id="a0190cfa5d91bdee183cbe2cea3135808" name="a0190cfa5d91bdee183cbe2cea3135808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0190cfa5d91bdee183cbe2cea3135808">&#9670;&nbsp;</a></span>XTALCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000120) XTAL Oscillator Control <br  />
 </p>

</div>
</div>
<a id="aa0f763f4de3ec4f2289048c0e7dc71a9" name="aa0f763f4de3ec4f2289048c0e7dc71a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f763f4de3ec4f2289048c0e7dc71a9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  XTALCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa2080d59a26f7c17221654ecc0b14e7" name="afa2080d59a26f7c17221654ecc0b14e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2080d59a26f7c17221654ecc0b14e7">&#9670;&nbsp;</a></span>XTALGENCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALGENCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000124) XTAL Oscillator General Control <br  />
 </p>

</div>
</div>
<a id="a8c360a8c4d46f7c3cac2234ed4e40bce" name="a8c360a8c4d46f7c3cac2234ed4e40bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c360a8c4d46f7c3cac2234ed4e40bce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  XTALGENCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84c86e7406310d74ae7d45be44ab716f" name="a84c86e7406310d74ae7d45be44ab716f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c86e7406310d74ae7d45be44ab716f">&#9670;&nbsp;</a></span>XTALHSCAP2TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSCAP2TRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] xtalhs_cap2_trim <br  />
 </p>

</div>
</div>
<a id="a69533608a42a869dc1a1e8d83f365e5d" name="a69533608a42a869dc1a1e8d83f365e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69533608a42a869dc1a1e8d83f365e5d">&#9670;&nbsp;</a></span>XTALHSCAPTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSCAPTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..6] xtalhs_cap_trim <br  />
 </p>

</div>
</div>
<a id="acfc0d7fd5de8449221e8e84391376679" name="acfc0d7fd5de8449221e8e84391376679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc0d7fd5de8449221e8e84391376679">&#9670;&nbsp;</a></span>XTALHSCOMPPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSCOMPPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] xtalhs_comp_pdnb <br  />
 </p>

</div>
</div>
<a id="a5b57e274b345252ba2efc03af9f09d38" name="a5b57e274b345252ba2efc03af9f09d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b57e274b345252ba2efc03af9f09d38">&#9670;&nbsp;</a></span>XTALHSCOMPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSCOMPSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] xtalhs_comp_sel <br  />
 </p>

</div>
</div>
<a id="a17087ba5f5ef3c1b76e19e8026f19225" name="a17087ba5f5ef3c1b76e19e8026f19225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17087ba5f5ef3c1b76e19e8026f19225">&#9670;&nbsp;</a></span>XTALHSCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000012C) XTALHS Control <br  />
 </p>

</div>
</div>
<a id="aba109e99122d546907afdfbb0e546f35" name="aba109e99122d546907afdfbb0e546f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba109e99122d546907afdfbb0e546f35">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  XTALHSCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b0e9cd330ba332827fd7411ccc37a07" name="a1b0e9cd330ba332827fd7411ccc37a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0e9cd330ba332827fd7411ccc37a07">&#9670;&nbsp;</a></span>XTALHSDRIVERSTRENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSDRIVERSTRENGTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..12] xtalhs_driver_strength <br  />
 </p>

</div>
</div>
<a id="ace548ab085ea18f674727dee99e52835" name="ace548ab085ea18f674727dee99e52835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace548ab085ea18f674727dee99e52835">&#9670;&nbsp;</a></span>XTALHSDRIVETRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSDRIVETRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] xtalhs_drive_trim <br  />
 </p>

</div>
</div>
<a id="a46d9a37a1cc9409c21aae7e3318e7213" name="a46d9a37a1cc9409c21aae7e3318e7213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d9a37a1cc9409c21aae7e3318e7213">&#9670;&nbsp;</a></span>XTALHSEXTERNALCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSEXTERNALCLOCK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] xtalhs_external_clock <br  />
 </p>

</div>
</div>
<a id="af7a213524eb9d8e1017d5cb6df7b2bdf" name="af7a213524eb9d8e1017d5cb6df7b2bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a213524eb9d8e1017d5cb6df7b2bdf">&#9670;&nbsp;</a></span>XTALHSIBIASCOMP2TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSIBIASCOMP2TRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..15] xtalhs_ibias_comp2_trim <br  />
 </p>

</div>
</div>
<a id="a07bdec2db1c6d1e79bf1b6867a97e65a" name="a07bdec2db1c6d1e79bf1b6867a97e65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07bdec2db1c6d1e79bf1b6867a97e65a">&#9670;&nbsp;</a></span>XTALHSIBIASCOMPTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSIBIASCOMPTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..17] xtalhs_ibias_comp_trim <br  />
 </p>

</div>
</div>
<a id="a0bc5285529fd125937c3ef62aaf3d488" name="a0bc5285529fd125937c3ef62aaf3d488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc5285529fd125937c3ef62aaf3d488">&#9670;&nbsp;</a></span>XTALHSIBIASTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSIBIASTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..21] xtalhs_ibias_trim <br  />
 </p>

</div>
</div>
<a id="a05e4fcc2ffb22ed9a7e64cd8af06fe96" name="a05e4fcc2ffb22ed9a7e64cd8af06fe96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e4fcc2ffb22ed9a7e64cd8af06fe96">&#9670;&nbsp;</a></span>XTALHSIBSTENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSIBSTENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] xtalhs_ibst_enable <br  />
 </p>

</div>
</div>
<a id="a3d7e0ad9d4b0038e7c56106e6154ec99" name="a3d7e0ad9d4b0038e7c56106e6154ec99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7e0ad9d4b0038e7c56106e6154ec99">&#9670;&nbsp;</a></span>XTALHSINJECTIONENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSINJECTIONENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] xtalhs_injection_enable <br  />
 </p>

</div>
</div>
<a id="aac53df2a3c6ff9164e8370e71756808d" name="aac53df2a3c6ff9164e8370e71756808d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac53df2a3c6ff9164e8370e71756808d">&#9670;&nbsp;</a></span>XTALHSPADOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSPADOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] xtalhs_padout_en <br  />
 </p>

</div>
</div>
<a id="a07702ef8ccd31edfe45baa1ff94d7427" name="a07702ef8ccd31edfe45baa1ff94d7427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07702ef8ccd31edfe45baa1ff94d7427">&#9670;&nbsp;</a></span>XTALHSPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] xtalhs_pdnb <br  />
 </p>

</div>
</div>
<a id="aa78f4ec8873723c0fd4ce8dcf40eb75b" name="aa78f4ec8873723c0fd4ce8dcf40eb75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78f4ec8873723c0fd4ce8dcf40eb75b">&#9670;&nbsp;</a></span>XTALHSPDNPNIMPROVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSPDNPNIMPROVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] xtalhs_pdn_pn_improve <br  />
 </p>

</div>
</div>
<a id="a7cafc0d6ae87e0e2305a0768f33a99e0" name="a7cafc0d6ae87e0e2305a0768f33a99e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cafc0d6ae87e0e2305a0768f33a99e0">&#9670;&nbsp;</a></span>XTALHSRSTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSRSTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] xtalhs_rs_trim <br  />
 </p>

</div>
</div>
<a id="a1c5b6c9ccb413371c13d066d8a66454d" name="a1c5b6c9ccb413371c13d066d8a66454d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c5b6c9ccb413371c13d066d8a66454d">&#9670;&nbsp;</a></span>XTALHSSELRCOM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSSELRCOM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] xtalhs_sel_rcom <br  />
 </p>

</div>
</div>
<a id="a82cbf2e5caab4df0d2a9855a65a44c65" name="a82cbf2e5caab4df0d2a9855a65a44c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cbf2e5caab4df0d2a9855a65a44c65">&#9670;&nbsp;</a></span>XTALHSSPARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSSPARE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] xtalhs_spare <br  />
 </p>

</div>
</div>
<a id="a1c1f0ea8c978ce1e96cff290406bd010" name="a1c1f0ea8c978ce1e96cff290406bd010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1f0ea8c978ce1e96cff290406bd010">&#9670;&nbsp;</a></span>XTALHSTRIMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALHSTRIMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000128) XTALHS Trims <br  />
 </p>

</div>
</div>
<a id="a836aecb5bd31935581aaa427b36e0151" name="a836aecb5bd31935581aaa427b36e0151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836aecb5bd31935581aaa427b36e0151">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  XTALHSTRIMS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71bc34e500a53518bd747682ca39b603" name="a71bc34e500a53518bd747682ca39b603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bc34e500a53518bd747682ca39b603">&#9670;&nbsp;</a></span>XTALIBUFTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALIBUFTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..5] XTAL IBUFF trim <br  />
 </p>

</div>
</div>
<a id="adb0a49b421da3e7ed80b79b350d3792b" name="adb0a49b421da3e7ed80b79b350d3792b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0a49b421da3e7ed80b79b350d3792b">&#9670;&nbsp;</a></span>XTALICOMPTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALICOMPTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..7] XTAL ICOMP trim <br  />
 </p>

</div>
</div>
<a id="acab1c92ea8b7739f57b65bf401c40edb" name="acab1c92ea8b7739f57b65bf401c40edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab1c92ea8b7739f57b65bf401c40edb">&#9670;&nbsp;</a></span>XTALKSBIASTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALKSBIASTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..8] XTAL IBIAS Kick start trim. This trim value is used during the startup process to enable a faster lock. <br  />
 </p>

</div>
</div>
<a id="a71aeb0a390b7c29dff919e490dbeb94b" name="a71aeb0a390b7c29dff919e490dbeb94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71aeb0a390b7c29dff919e490dbeb94b">&#9670;&nbsp;</a></span>XTALPDNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALPDNB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] XTAL Oscillator Power Down Core. <br  />
 </p>

</div>
</div>
<a id="a301ceb343bae95e136813db0fa31d034" name="a301ceb343bae95e136813db0fa31d034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301ceb343bae95e136813db0fa31d034">&#9670;&nbsp;</a></span>XTALSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XTALSWE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] XTAL Software Override Enable. <br  />
 </p>

</div>
</div>
<a id="a4e12d04757fb1580804b17679c21c268" name="a4e12d04757fb1580804b17679c21c268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e12d04757fb1580804b17679c21c268">&#9670;&nbsp;</a></span>ZXCOMPOFFSETTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXCOMPOFFSETTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..24] Zxcomp offset trim. Feedthrough to analog. <br  />
 </p>

</div>
</div>
<a id="a79a2ea600ce5247244c1742fbaa3fbc8" name="a79a2ea600ce5247244c1742fbaa3fbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a2ea600ce5247244c1742fbaa3fbc8">&#9670;&nbsp;</a></span>ZXCOMPZXTRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXCOMPZXTRIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..18] Zxcomp trim. Feedthrough to analog. <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_m_c_u_c_t_r_l___type.html">MCUCTRL_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
