// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rotate (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        src_val_address0,
        src_val_ce0,
        src_val_q0,
        src_val_address1,
        src_val_ce1,
        src_val_q1,
        src_rows_dout,
        src_rows_empty_n,
        src_rows_read,
        src_cols_dout,
        src_cols_empty_n,
        src_cols_read,
        dst_val_address0,
        dst_val_ce0,
        dst_val_we0,
        dst_val_d0,
        theta_dout,
        theta_empty_n,
        theta_read,
        dst_rows_out_din,
        dst_rows_out_full_n,
        dst_rows_out_write,
        dst_rows_out1_din,
        dst_rows_out1_full_n,
        dst_rows_out1_write,
        dst_cols_out_din,
        dst_cols_out_full_n,
        dst_cols_out_write,
        dst_cols_out2_din,
        dst_cols_out2_full_n,
        dst_cols_out2_write
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage1 = 20'd262144;
parameter    ap_ST_fsm_state23 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [15:0] src_val_address0;
output   src_val_ce0;
input  [7:0] src_val_q0;
output  [15:0] src_val_address1;
output   src_val_ce1;
input  [7:0] src_val_q1;
input  [31:0] src_rows_dout;
input   src_rows_empty_n;
output   src_rows_read;
input  [31:0] src_cols_dout;
input   src_cols_empty_n;
output   src_cols_read;
output  [15:0] dst_val_address0;
output   dst_val_ce0;
output   dst_val_we0;
output  [7:0] dst_val_d0;
input  [31:0] theta_dout;
input   theta_empty_n;
output   theta_read;
output  [16:0] dst_rows_out_din;
input   dst_rows_out_full_n;
output   dst_rows_out_write;
output  [16:0] dst_rows_out1_din;
input   dst_rows_out1_full_n;
output   dst_rows_out1_write;
output  [16:0] dst_cols_out_din;
input   dst_cols_out_full_n;
output   dst_cols_out_write;
output  [16:0] dst_cols_out2_din;
input   dst_cols_out2_full_n;
output   dst_cols_out2_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg[15:0] src_val_address0;
reg src_val_ce0;
reg[15:0] src_val_address1;
reg src_val_ce1;
reg src_rows_read;
reg src_cols_read;
reg[15:0] dst_val_address0;
reg dst_val_ce0;
reg dst_val_we0;
reg[7:0] dst_val_d0;
reg theta_read;
reg dst_rows_out_write;
reg dst_rows_out1_write;
reg dst_cols_out_write;
reg dst_cols_out2_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    src_rows_blk_n;
reg    src_cols_blk_n;
reg    theta_blk_n;
reg    dst_rows_out_blk_n;
wire    ap_CS_fsm_state17;
wire   [0:0] exitcond6_fu_1781_p2;
reg    dst_rows_out1_blk_n;
reg    dst_cols_out_blk_n;
reg    dst_cols_out2_blk_n;
reg   [16:0] j5_i_reg_276;
reg   [31:0] theta_read_reg_2408;
reg    ap_block_state1;
reg   [31:0] rows_reg_2413;
reg   [31:0] cols_reg_2422;
wire   [31:0] grp_fu_318_p2;
reg   [31:0] tmp_i_reg_2429;
wire    ap_CS_fsm_state3;
wire   [31:0] grp_fu_323_p2;
reg   [31:0] angle_reg_2434;
wire    ap_CS_fsm_state10;
reg   [0:0] isneg_reg_2440;
wire    ap_CS_fsm_state12;
wire    grp_sin_or_cos_float_s_fu_288_ap_idle;
wire    grp_sin_or_cos_float_s_fu_288_ap_ready;
wire    grp_sin_or_cos_float_s_fu_288_ap_done;
wire    grp_sin_or_cos_float_s_fu_303_ap_idle;
wire    grp_sin_or_cos_float_s_fu_303_ap_ready;
wire    grp_sin_or_cos_float_s_fu_303_ap_done;
reg    ap_block_state12_on_subcall_done;
reg   [10:0] exp_tmp_V_reg_2446;
wire   [51:0] tmp_34_fu_362_p1;
reg   [51:0] tmp_34_reg_2451;
wire   [0:0] tmp_45_i_fu_366_p2;
reg   [0:0] tmp_45_i_reg_2456;
reg   [0:0] isneg_1_reg_2462;
reg   [10:0] exp_tmp_V_1_reg_2468;
wire   [51:0] tmp_44_fu_398_p1;
reg   [51:0] tmp_44_reg_2473;
wire   [0:0] tmp_61_i_fu_402_p2;
reg   [0:0] tmp_61_i_reg_2478;
wire  signed [31:0] cos_t_V_fu_618_p3;
reg  signed [31:0] cos_t_V_reg_2484;
wire    ap_CS_fsm_state13;
wire  signed [31:0] sin_t_V_fu_836_p3;
reg  signed [31:0] sin_t_V_reg_2492;
wire  signed [31:0] i_op_assign_fu_844_p2;
reg  signed [31:0] i_op_assign_reg_2501;
wire    ap_CS_fsm_state14;
wire   [31:0] p_Val2_i_fu_849_p2;
reg   [31:0] p_Val2_i_reg_2506;
wire   [31:0] p_Val2_2_i_fu_854_p2;
reg   [31:0] p_Val2_2_i_reg_2512;
wire   [31:0] p_Val2_3_i_fu_864_p2;
reg   [31:0] p_Val2_3_i_reg_2518;
wire   [31:0] p_Val2_5_i_fu_874_p2;
reg   [31:0] p_Val2_5_i_reg_2523;
wire   [31:0] p_Val2_10_i_fu_879_p2;
reg   [31:0] p_Val2_10_i_reg_2528;
wire   [15:0] p_1_i_fu_961_p3;
reg   [15:0] p_1_i_reg_2533;
wire    ap_CS_fsm_state15;
wire   [15:0] p_2_i_fu_1050_p3;
reg   [15:0] p_2_i_reg_2540;
wire   [15:0] p_11_i_fu_1139_p3;
reg   [15:0] p_11_i_reg_2547;
wire   [15:0] p_12_i_fu_1224_p3;
reg   [15:0] p_12_i_reg_2556;
wire   [15:0] p_13_i_fu_1314_p3;
reg   [15:0] p_13_i_reg_2565;
wire   [15:0] p_14_i_fu_1399_p3;
reg   [15:0] p_14_i_reg_2574;
wire   [14:0] x_assign_3_fu_1415_p3;
reg   [14:0] x_assign_3_reg_2583;
wire   [14:0] x_assign_4_fu_1431_p3;
reg   [14:0] x_assign_4_reg_2589;
wire  signed [16:0] tmp_i71_cast_i_fu_1475_p1;
reg  signed [16:0] tmp_i71_cast_i_reg_2595;
wire    ap_CS_fsm_state16;
wire  signed [16:0] tmp_i77_cast_i_fu_1515_p1;
reg  signed [16:0] tmp_i77_cast_i_reg_2600;
wire   [16:0] p_rows_fu_1597_p2;
reg   [16:0] p_rows_reg_2605;
wire   [16:0] p_cols_fu_1613_p2;
reg   [16:0] p_cols_reg_2611;
wire   [16:0] tmp_10_fu_1694_p2;
reg   [16:0] tmp_10_reg_2617;
wire   [16:0] tmp_17_fu_1775_p2;
reg   [16:0] tmp_17_reg_2622;
reg    ap_block_state17;
wire   [16:0] i_fu_1786_p2;
reg   [16:0] i_reg_2631;
wire   [31:0] p_Val2_22_i_fu_1801_p2;
reg   [31:0] p_Val2_22_i_reg_2636;
wire   [31:0] p_Val2_6_i_fu_1806_p2;
reg   [31:0] p_Val2_6_i_reg_2641;
wire   [17:0] tmp_20_cast_fu_1815_p3;
reg   [17:0] tmp_20_cast_reg_2646;
wire   [0:0] exitcond_fu_1823_p2;
reg   [0:0] exitcond_reg_2652;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_state22_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [16:0] j_fu_1828_p2;
reg   [16:0] j_reg_2656;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] p_Val2_39_fu_1848_p2;
reg   [31:0] p_Val2_39_reg_2661;
wire   [31:0] p_Val2_3_fu_1858_p2;
reg   [31:0] p_Val2_3_reg_2667;
reg   [15:0] ret_V_17_reg_2673;
wire   [15:0] tmp_76_fu_1873_p1;
reg   [15:0] tmp_76_reg_2680;
reg   [15:0] ret_V_19_reg_2685;
wire   [15:0] tmp_78_fu_1887_p1;
reg   [15:0] tmp_78_reg_2692;
wire   [0:0] or_cond1_i_fu_2011_p2;
reg   [0:0] or_cond1_i_reg_2697;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state19_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] or_cond1_i_reg_2697_pp0_iter1_reg;
wire  signed [31:0] p_Val2_41_fu_2039_p2;
reg  signed [31:0] p_Val2_41_reg_2701;
wire  signed [31:0] p_Val2_43_fu_2052_p2;
reg  signed [31:0] p_Val2_43_reg_2706;
wire  signed [47:0] OP2_V_4_cast_i_fu_2057_p1;
reg  signed [47:0] OP2_V_4_cast_i_reg_2711;
wire  signed [47:0] OP1_V_5_cast_i_fu_2061_p1;
reg  signed [47:0] OP1_V_5_cast_i_reg_2716;
reg  signed [31:0] tmp_109_i_reg_2721;
wire   [17:0] tmp_21_fu_2201_p2;
reg   [17:0] tmp_21_reg_2736;
wire   [17:0] tmp_22_fu_2207_p2;
reg   [17:0] tmp_22_reg_2741;
wire   [17:0] tmp_27_fu_2217_p2;
reg   [17:0] tmp_27_reg_2746;
reg   [17:0] tmp_27_reg_2746_pp0_iter1_reg;
reg  signed [31:0] tmp_103_i_reg_2751;
reg  signed [31:0] tmp_105_i_reg_2756;
reg  signed [31:0] tmp_107_i_reg_2761;
reg   [7:0] src_val_load_reg_2766;
reg    ap_enable_reg_pp0_iter1;
reg   [7:0] src_val_load_1_reg_2771;
wire   [31:0] p_Val2_63_0_i_fu_2297_p2;
reg   [31:0] p_Val2_63_0_i_reg_2786;
wire   [31:0] p_Val2_63_0_1_i_fu_2305_p2;
reg   [31:0] p_Val2_63_0_1_i_reg_2791;
wire   [31:0] tmp28_fu_2328_p2;
reg   [31:0] tmp28_reg_2796;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    grp_sin_or_cos_float_s_fu_288_ap_start;
wire    grp_sin_or_cos_float_s_fu_288_do_cos;
wire   [31:0] grp_sin_or_cos_float_s_fu_288_ap_return;
wire    grp_sin_or_cos_float_s_fu_303_ap_start;
wire    grp_sin_or_cos_float_s_fu_303_do_cos;
wire   [31:0] grp_sin_or_cos_float_s_fu_303_ap_return;
reg   [16:0] i4_i_reg_265;
wire    ap_CS_fsm_state23;
reg   [16:0] ap_phi_mux_j5_i_phi_fu_280_p4;
wire    ap_block_pp0_stage0;
reg    grp_sin_or_cos_float_s_fu_288_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_sin_or_cos_float_s_fu_303_ap_start_reg;
wire   [63:0] tmp_38_cast_fu_2026_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] tmp_26_cast_fu_2114_p1;
wire  signed [63:0] tmp_27_cast_fu_2155_p1;
wire  signed [63:0] tmp_35_cast_fu_2286_p1;
wire  signed [63:0] tmp_36_cast_fu_2290_p1;
wire   [63:0] tmp_37_cast_fu_2404_p1;
wire   [7:0] tmp_26_fu_2395_p3;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
wire   [63:0] d_assign_3_fu_328_p1;
wire   [63:0] ireg_V_fu_336_p1;
wire   [62:0] tmp_28_fu_340_p1;
wire   [63:0] d_assign_fu_332_p1;
wire   [63:0] ireg_V_1_fu_372_p1;
wire   [62:0] tmp_42_fu_376_p1;
wire   [52:0] tmp_36_i_fu_411_p3;
wire   [53:0] p_Result_46_fu_418_p1;
wire   [53:0] man_V_1_fu_422_p2;
wire   [11:0] tmp_i_137_fu_408_p1;
wire   [11:0] F2_fu_435_p2;
wire   [0:0] tmp_47_i_fu_441_p2;
wire   [11:0] tmp_48_i_fu_447_p2;
wire   [11:0] tmp_49_i_fu_453_p2;
wire  signed [11:0] sh_amt_fu_459_p3;
wire   [53:0] man_V_2_fu_428_p3;
wire   [6:0] tmp_40_fu_487_p4;
wire  signed [31:0] sh_amt_cast_i_fu_467_p1;
wire   [53:0] tmp_55_i_fu_503_p1;
wire   [53:0] tmp_56_i_fu_507_p2;
wire   [31:0] tmp_39_fu_477_p1;
wire   [0:0] tmp_50_i_fu_471_p2;
wire   [0:0] sel_tmp1_fu_530_p2;
wire   [0:0] sel_tmp2_fu_535_p2;
wire   [0:0] sel_tmp6_demorgan_fu_549_p2;
wire   [0:0] sel_tmp6_fu_554_p2;
wire   [0:0] tmp_52_i_fu_481_p2;
wire   [0:0] sel_tmp7_fu_560_p2;
wire   [0:0] sel_tmp8_fu_566_p2;
wire   [0:0] sel_tmp9_fu_572_p2;
wire   [31:0] p_0162_i_fu_517_p3;
wire   [31:0] sel_tmp3_fu_541_p3;
wire   [0:0] sel_tmp4_fu_586_p2;
wire   [31:0] tmp_41_fu_513_p1;
wire   [31:0] sel_tmp_fu_578_p3;
wire   [0:0] sel_tmp21_demorgan_fu_600_p2;
wire   [0:0] icmp_fu_497_p2;
wire   [0:0] sel_tmp10_fu_606_p2;
wire   [0:0] sel_tmp11_fu_612_p2;
wire   [31:0] tmp_58_i_fu_524_p2;
wire   [31:0] sel_tmp5_fu_592_p3;
wire   [52:0] tmp_37_i_fu_629_p3;
wire   [53:0] p_Result_47_fu_636_p1;
wire   [53:0] man_V_4_fu_640_p2;
wire   [11:0] tmp_59_i_fu_626_p1;
wire   [11:0] F2_1_fu_653_p2;
wire   [0:0] tmp_63_i_fu_659_p2;
wire   [11:0] tmp_64_i_fu_665_p2;
wire   [11:0] tmp_65_i_fu_671_p2;
wire  signed [11:0] sh_amt_1_fu_677_p3;
wire   [53:0] man_V_5_fu_646_p3;
wire   [6:0] tmp_46_fu_705_p4;
wire  signed [31:0] sh_amt_1_cast_i_fu_685_p1;
wire   [53:0] tmp_71_i_fu_721_p1;
wire   [53:0] tmp_72_i_fu_725_p2;
wire   [31:0] tmp_45_fu_695_p1;
wire   [0:0] tmp_66_i_fu_689_p2;
wire   [0:0] sel_tmp12_fu_748_p2;
wire   [0:0] sel_tmp13_fu_753_p2;
wire   [0:0] sel_tmp30_demorgan_fu_767_p2;
wire   [0:0] sel_tmp15_fu_772_p2;
wire   [0:0] tmp_68_i_fu_699_p2;
wire   [0:0] sel_tmp16_fu_778_p2;
wire   [0:0] sel_tmp17_fu_784_p2;
wire   [0:0] sel_tmp18_fu_790_p2;
wire   [31:0] p_0171_i_fu_735_p3;
wire   [31:0] sel_tmp14_fu_759_p3;
wire   [0:0] sel_tmp20_fu_804_p2;
wire   [31:0] tmp_47_fu_731_p1;
wire   [31:0] sel_tmp19_fu_796_p3;
wire   [0:0] sel_tmp45_demorgan_fu_818_p2;
wire   [0:0] icmp1_fu_715_p2;
wire   [0:0] sel_tmp22_fu_824_p2;
wire   [0:0] sel_tmp23_fu_830_p2;
wire   [31:0] tmp_74_i_fu_742_p2;
wire   [31:0] sel_tmp21_fu_810_p3;
wire  signed [31:0] i_op_assign_1_fu_859_p2;
wire  signed [31:0] i_op_assign_2_fu_869_p2;
wire   [31:0] p_Val2_27_fu_884_p2;
wire   [15:0] tmp_48_fu_889_p1;
wire   [0:0] tmp_i_i1_fu_893_p2;
wire   [31:0] p_Result_s_fu_899_p5;
wire   [31:0] p_Val2_28_fu_911_p3;
wire   [15:0] tmp_50_fu_937_p1;
wire   [15:0] ret_V_fu_919_p4;
wire   [0:0] tmp_75_i_fu_941_p2;
wire   [15:0] ret_V_6_fu_947_p2;
wire   [0:0] tmp_49_fu_929_p3;
wire   [15:0] p_i_fu_953_p3;
wire   [31:0] p_Val2_29_fu_973_p2;
wire   [15:0] tmp_52_fu_978_p1;
wire   [0:0] tmp_i_i2_fu_982_p2;
wire   [31:0] p_Result_41_fu_988_p5;
wire   [31:0] p_Val2_30_fu_1000_p3;
wire   [15:0] tmp_54_fu_1026_p1;
wire   [15:0] ret_V_7_fu_1008_p4;
wire   [0:0] tmp_76_i_fu_1030_p2;
wire   [15:0] ret_V_8_fu_1036_p2;
wire   [0:0] tmp_53_fu_1018_p3;
wire   [15:0] p_3_i_fu_1042_p3;
wire   [31:0] p_Val2_31_fu_1062_p2;
wire   [15:0] tmp_56_fu_1067_p1;
wire   [0:0] tmp_i_i3_fu_1071_p2;
wire   [31:0] p_Result_42_fu_1077_p5;
wire   [31:0] p_Val2_32_fu_1089_p3;
wire   [15:0] tmp_58_fu_1115_p1;
wire   [15:0] ret_V_9_fu_1097_p4;
wire   [0:0] tmp_77_i_fu_1119_p2;
wire   [15:0] ret_V_10_fu_1125_p2;
wire   [0:0] tmp_57_fu_1107_p3;
wire   [15:0] p_4_i_fu_1131_p3;
wire   [31:0] p_Val2_33_fu_1147_p2;
wire   [15:0] tmp_59_fu_1152_p1;
wire   [0:0] tmp_i_i4_fu_1156_p2;
wire   [31:0] p_Result_43_fu_1162_p5;
wire   [31:0] p_Val2_34_fu_1174_p3;
wire   [15:0] tmp_61_fu_1200_p1;
wire   [15:0] ret_V_11_fu_1182_p4;
wire   [0:0] tmp_78_i_fu_1204_p2;
wire   [15:0] ret_V_12_fu_1210_p2;
wire   [0:0] tmp_60_fu_1192_p3;
wire   [15:0] p_5_i_fu_1216_p3;
wire   [31:0] p_Val2_11_i_fu_1232_p2;
wire   [31:0] p_Val2_35_fu_1236_p2;
wire   [15:0] tmp_62_fu_1242_p1;
wire   [0:0] tmp_i_i5_fu_1246_p2;
wire   [31:0] p_Result_44_fu_1252_p5;
wire   [31:0] p_Val2_36_fu_1264_p3;
wire   [15:0] tmp_64_fu_1290_p1;
wire   [15:0] ret_V_13_fu_1272_p4;
wire   [0:0] tmp_79_i_fu_1294_p2;
wire   [15:0] ret_V_14_fu_1300_p2;
wire   [0:0] tmp_63_fu_1282_p3;
wire   [15:0] p_6_i_fu_1306_p3;
wire   [31:0] p_Val2_37_fu_1322_p2;
wire   [15:0] tmp_65_fu_1327_p1;
wire   [0:0] tmp_i_i6_fu_1331_p2;
wire   [31:0] p_Result_45_fu_1337_p5;
wire   [31:0] p_Val2_38_fu_1349_p3;
wire   [15:0] tmp_67_fu_1375_p1;
wire   [15:0] ret_V_15_fu_1357_p4;
wire   [0:0] tmp_80_i_fu_1379_p2;
wire   [15:0] ret_V_16_fu_1385_p2;
wire   [0:0] tmp_66_fu_1367_p3;
wire   [15:0] p_7_i_fu_1391_p3;
wire   [0:0] tmp_68_fu_1407_p3;
wire   [14:0] tmp_51_fu_969_p1;
wire   [0:0] tmp_70_fu_1423_p3;
wire   [14:0] tmp_55_fu_1058_p1;
wire   [0:0] tmp_i_i_fu_1439_p2;
wire   [0:0] tmp_i68_i_fu_1451_p2;
wire   [15:0] x_assign_1_fu_1444_p3;
wire   [15:0] y_assign_fu_1455_p3;
wire   [0:0] tmp_i70_i_fu_1461_p2;
wire  signed [15:0] x_min_fu_1467_p3;
wire   [0:0] tmp_i72_i_fu_1479_p2;
wire   [0:0] tmp_i74_i_fu_1491_p2;
wire   [15:0] x_assign_2_fu_1484_p3;
wire   [15:0] y_assign_1_fu_1495_p3;
wire   [0:0] tmp_i76_i_fu_1501_p2;
wire  signed [15:0] y_min_fu_1507_p3;
wire   [0:0] tmp_i80_i_fu_1522_p2;
wire   [15:0] y_assign_2_fu_1526_p3;
wire   [15:0] tmp_i79_cast_i_fu_1519_p1;
wire   [0:0] tmp_i82_i_fu_1536_p2;
wire   [14:0] tmp_69_fu_1532_p1;
wire   [14:0] x_max_fu_1542_p3;
wire   [0:0] tmp_i86_i_fu_1556_p2;
wire   [15:0] y_assign_3_fu_1560_p3;
wire   [15:0] tmp_i85_cast_i_fu_1553_p1;
wire   [0:0] tmp_i88_i_fu_1570_p2;
wire   [14:0] tmp_71_fu_1566_p1;
wire   [14:0] y_max_fu_1576_p3;
wire   [15:0] tmp_i83_cast_i_fu_1549_p1;
wire   [15:0] tmp_89_i_fu_1587_p2;
wire   [16:0] tmp_89_cast_i_fu_1593_p1;
wire   [15:0] tmp_i89_cast_i_fu_1583_p1;
wire   [15:0] tmp_90_i_fu_1603_p2;
wire   [16:0] tmp_90_cast_i_fu_1609_p1;
wire   [15:0] tmp_fu_1619_p2;
wire   [15:0] tmp_1_fu_1624_p2;
wire   [0:0] tmp_2_fu_1629_p2;
wire   [15:0] smax_fu_1635_p3;
wire   [15:0] tmp_3_fu_1643_p2;
wire   [0:0] tmp_4_fu_1648_p2;
wire   [15:0] smax1_fu_1654_p3;
wire   [0:0] tmp_72_fu_1662_p3;
wire   [15:0] smax2_fu_1670_p3;
wire   [15:0] tmp15_fu_1678_p2;
wire   [15:0] tmp_8_fu_1684_p2;
wire   [16:0] tmp_9_fu_1690_p1;
wire   [15:0] tmp_11_fu_1700_p2;
wire   [15:0] tmp_12_fu_1705_p2;
wire   [0:0] tmp_13_fu_1710_p2;
wire   [15:0] smax3_fu_1716_p3;
wire   [15:0] tmp_14_fu_1724_p2;
wire   [0:0] tmp_15_fu_1729_p2;
wire   [15:0] smax4_fu_1735_p3;
wire   [0:0] tmp_73_fu_1743_p3;
wire   [15:0] smax5_fu_1751_p3;
wire   [15:0] tmp16_fu_1759_p2;
wire   [15:0] tmp_s_fu_1765_p2;
wire   [16:0] tmp_16_fu_1771_p1;
wire   [16:0] y_fu_1792_p2;
wire  signed [16:0] p_Val2_22_i_fu_1801_p0;
wire  signed [31:0] y_cast_i_fu_1797_p1;
wire  signed [16:0] p_Val2_6_i_fu_1806_p0;
wire   [9:0] tmp_74_fu_1811_p1;
wire   [16:0] x_fu_1834_p2;
wire  signed [16:0] p_Val2_7_i_fu_1843_p0;
wire  signed [31:0] x_cast_i_fu_1839_p1;
wire   [31:0] p_Val2_7_i_fu_1843_p2;
wire  signed [16:0] p_Val2_8_i_fu_1853_p0;
wire   [31:0] p_Val2_8_i_fu_1853_p2;
wire   [0:0] tmp_94_i_fu_1898_p2;
wire   [15:0] ret_V_18_fu_1903_p2;
wire   [0:0] tmp_75_fu_1891_p3;
wire   [15:0] p_8_i_fu_1908_p3;
wire  signed [15:0] p_15_i_fu_1915_p3;
wire   [0:0] tmp_95_i_fu_1937_p2;
wire   [15:0] ret_V_20_fu_1942_p2;
wire   [0:0] tmp_77_fu_1930_p3;
wire   [15:0] p_9_i_fu_1947_p3;
wire  signed [15:0] p_16_i_fu_1954_p3;
wire  signed [31:0] r0_fu_1922_p1;
wire   [0:0] slt_fu_1969_p2;
wire   [15:0] tmp_18_fu_1980_p2;
wire   [0:0] tmp_79_fu_1986_p3;
wire   [0:0] rev_fu_1974_p2;
wire   [0:0] or_cond_i_fu_1994_p2;
wire  signed [31:0] c0_fu_1961_p1;
wire   [0:0] tmp_97_i_fu_2006_p2;
wire   [0:0] or_cond1091_not_i_fu_2000_p2;
wire   [17:0] tmp_111_i_cast_fu_2017_p1;
wire   [17:0] tmp_29_fu_2021_p2;
wire   [31:0] tmp_99_i_fu_2031_p3;
wire   [31:0] tmp_101_i_fu_2044_p3;
wire  signed [31:0] p_Val2_47_fu_2065_p0;
wire  signed [31:0] p_Val2_47_fu_2065_p1;
wire   [47:0] p_Val2_47_fu_2065_p2;
wire   [9:0] tmp_80_fu_2081_p1;
wire   [9:0] tmp_81_fu_2084_p1;
wire   [9:0] tmp_82_fu_2088_p3;
wire  signed [17:0] tmp_186_0_i_cast_fu_2104_p1;
wire   [17:0] tmp_25_cast_fu_2096_p3;
wire   [17:0] tmp_19_fu_2108_p2;
wire  signed [16:0] c0_cast_i_fu_1965_p1;
wire  signed [16:0] c1_0_1_i_fu_2119_p2;
wire  signed [31:0] c1_0_1_cast_i_fu_2125_p1;
wire   [0:0] tmp_184_0_1_i_fu_2129_p2;
wire  signed [17:0] tmp_83_fu_2134_p1;
wire   [17:0] tmp_84_fu_2138_p1;
wire   [17:0] tmp_85_fu_2141_p3;
wire   [17:0] tmp_20_fu_2149_p2;
wire  signed [16:0] r0_cast_i_fu_1926_p1;
wire  signed [16:0] r1_i_fu_2160_p2;
wire  signed [31:0] r1_cast_i_fu_2166_p1;
wire   [0:0] slt1_fu_2170_p2;
wire   [0:0] rev1_fu_2175_p2;
wire   [9:0] tmp_86_fu_2181_p1;
wire   [9:0] tmp_87_fu_2185_p3;
wire   [17:0] tmp_34_cast_fu_2193_p3;
wire   [17:0] tmp_114_i_cast_fu_2213_p1;
wire   [31:0] p_Val2_26_i_fu_2222_p2;
wire   [31:0] p_Val2_29_i_fu_2227_p2;
wire  signed [31:0] p_Val2_44_fu_2240_p0;
wire  signed [47:0] OP2_V_cast_i_fu_2236_p1;
wire  signed [31:0] p_Val2_44_fu_2240_p1;
wire  signed [47:0] OP1_V_cast_i_fu_2232_p1;
wire   [47:0] p_Val2_44_fu_2240_p2;
wire  signed [31:0] p_Val2_45_fu_2256_p0;
wire  signed [31:0] p_Val2_45_fu_2256_p1;
wire   [47:0] p_Val2_45_fu_2256_p2;
wire  signed [31:0] p_Val2_46_fu_2271_p0;
wire  signed [31:0] p_Val2_46_fu_2271_p1;
wire   [47:0] p_Val2_46_fu_2271_p2;
wire   [7:0] p_Val2_63_0_i_fu_2297_p1;
wire   [7:0] p_Val2_63_0_1_i_fu_2305_p1;
wire   [7:0] p_Val2_63_1_i_fu_2314_p1;
wire   [7:0] p_Val2_63_1_1_i_fu_2323_p1;
wire   [31:0] p_Val2_63_1_i_fu_2314_p2;
wire   [31:0] p_Val2_63_1_1_i_fu_2323_p2;
wire   [31:0] tmp27_fu_2334_p2;
wire   [31:0] p_Val2_64_1_1_i_fu_2338_p2;
wire  signed [32:0] tmp_110_i_fu_2343_p1;
wire   [32:0] r_V_fu_2347_p2;
wire   [15:0] tmp_89_fu_2361_p1;
wire   [7:0] tmp_23_fu_2371_p4;
wire   [0:0] tmp_112_i_fu_2365_p2;
wire   [7:0] tmp_24_fu_2381_p2;
wire   [0:0] tmp_88_fu_2353_p3;
wire   [7:0] tmp_25_fu_2387_p3;
reg   [19:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] p_Val2_63_0_1_i_fu_2305_p10;
wire   [31:0] p_Val2_63_0_i_fu_2297_p10;
wire   [31:0] p_Val2_63_1_1_i_fu_2323_p10;
wire   [31:0] p_Val2_63_1_i_fu_2314_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_288_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_303_ap_start_reg = 1'b0;
end

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_288_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_288_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_288_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_288_ap_ready),
    .t_in(angle_reg_2434),
    .do_cos(grp_sin_or_cos_float_s_fu_288_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_288_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_303_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_303_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_303_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_303_ap_ready),
    .t_in(angle_reg_2434),
    .do_cos(grp_sin_or_cos_float_s_fu_303_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_303_ap_return)
);

Rotate_Core_fmul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Rotate_Core_fmul_kbM_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta_read_reg_2408),
    .din1(32'd1078530010),
    .ce(1'b1),
    .dout(grp_fu_318_p2)
);

Rotate_Core_fdiv_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Rotate_Core_fdiv_lbW_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_reg_2429),
    .din1(32'd1127481344),
    .ce(1'b1),
    .dout(grp_fu_323_p2)
);

Rotate_Core_fpextmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
Rotate_Core_fpextmb6_U47(
    .din0(grp_sin_or_cos_float_s_fu_288_ap_return),
    .dout(d_assign_3_fu_328_p1)
);

Rotate_Core_fpextmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
Rotate_Core_fpextmb6_U48(
    .din0(grp_sin_or_cos_float_s_fu_303_ap_return),
    .dout(d_assign_fu_332_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state18)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_288_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_sin_or_cos_float_s_fu_288_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_288_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_sin_or_cos_float_s_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_303_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i4_i_reg_265 <= i_reg_2631;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i4_i_reg_265 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd0))) begin
        j5_i_reg_276 <= 17'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_reg_2652 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j5_i_reg_276 <= j_reg_2656;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_reg_2652 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond1_i_fu_2011_p2 == 1'd1))) begin
        OP1_V_5_cast_i_reg_2716 <= OP1_V_5_cast_i_fu_2061_p1;
        OP2_V_4_cast_i_reg_2711 <= OP2_V_4_cast_i_fu_2057_p1;
        p_Val2_41_reg_2701 <= p_Val2_41_fu_2039_p2;
        p_Val2_43_reg_2706 <= p_Val2_43_fu_2052_p2;
        tmp_109_i_reg_2721 <= {{p_Val2_47_fu_2065_p2[47:16]}};
        tmp_21_reg_2736 <= tmp_21_fu_2201_p2;
        tmp_22_reg_2741 <= tmp_22_fu_2207_p2;
        tmp_27_reg_2746 <= tmp_27_fu_2217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        angle_reg_2434 <= grp_fu_323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (theta_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_reg_2422 <= src_cols_dout;
        rows_reg_2413 <= src_rows_dout;
        theta_read_reg_2408 <= theta_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        cos_t_V_reg_2484 <= cos_t_V_fu_618_p3;
        sin_t_V_reg_2492 <= sin_t_V_fu_836_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_2652 <= exitcond_fu_1823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
        exp_tmp_V_1_reg_2468 <= {{ireg_V_1_fu_372_p1[62:52]}};
        exp_tmp_V_reg_2446 <= {{ireg_V_fu_336_p1[62:52]}};
        isneg_1_reg_2462 <= ireg_V_1_fu_372_p1[32'd63];
        isneg_reg_2440 <= ireg_V_fu_336_p1[32'd63];
        tmp_34_reg_2451 <= tmp_34_fu_362_p1;
        tmp_44_reg_2473 <= tmp_44_fu_398_p1;
        tmp_45_i_reg_2456 <= tmp_45_i_fu_366_p2;
        tmp_61_i_reg_2478 <= tmp_61_i_fu_402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_op_assign_reg_2501 <= i_op_assign_fu_844_p2;
        p_Val2_10_i_reg_2528 <= p_Val2_10_i_fu_879_p2;
        p_Val2_2_i_reg_2512 <= p_Val2_2_i_fu_854_p2;
        p_Val2_3_i_reg_2518 <= p_Val2_3_i_fu_864_p2;
        p_Val2_5_i_reg_2523 <= p_Val2_5_i_fu_874_p2;
        p_Val2_i_reg_2506 <= p_Val2_i_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17))) begin
        i_reg_2631 <= i_fu_1786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_2656 <= j_fu_1828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_reg_2652 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_cond1_i_reg_2697 <= or_cond1_i_fu_2011_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_cond1_i_reg_2697_pp0_iter1_reg <= or_cond1_i_reg_2697;
        tmp_27_reg_2746_pp0_iter1_reg <= tmp_27_reg_2746;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_11_i_reg_2547 <= p_11_i_fu_1139_p3;
        p_12_i_reg_2556 <= p_12_i_fu_1224_p3;
        p_13_i_reg_2565 <= p_13_i_fu_1314_p3;
        p_14_i_reg_2574 <= p_14_i_fu_1399_p3;
        p_1_i_reg_2533 <= p_1_i_fu_961_p3;
        p_2_i_reg_2540 <= p_2_i_fu_1050_p3;
        x_assign_3_reg_2583 <= x_assign_3_fu_1415_p3;
        x_assign_4_reg_2589 <= x_assign_4_fu_1431_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd0))) begin
        p_Val2_22_i_reg_2636 <= p_Val2_22_i_fu_1801_p2;
        p_Val2_6_i_reg_2641 <= p_Val2_6_i_fu_1806_p2;
        tmp_20_cast_reg_2646[17 : 8] <= tmp_20_cast_fu_1815_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_fu_1823_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_39_reg_2661 <= p_Val2_39_fu_1848_p2;
        p_Val2_3_reg_2667 <= p_Val2_3_fu_1858_p2;
        ret_V_17_reg_2673 <= {{p_Val2_39_fu_1848_p2[31:16]}};
        ret_V_19_reg_2685 <= {{p_Val2_3_fu_1858_p2[31:16]}};
        tmp_76_reg_2680 <= tmp_76_fu_1873_p1;
        tmp_78_reg_2692 <= tmp_78_fu_1887_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond1_i_reg_2697 == 1'd1))) begin
        p_Val2_63_0_1_i_reg_2791 <= p_Val2_63_0_1_i_fu_2305_p2;
        p_Val2_63_0_i_reg_2786 <= p_Val2_63_0_i_fu_2297_p2;
        tmp28_reg_2796 <= tmp28_fu_2328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_cols_reg_2611 <= p_cols_fu_1613_p2;
        p_rows_reg_2605 <= p_rows_fu_1597_p2;
        tmp_10_reg_2617 <= tmp_10_fu_1694_p2;
        tmp_17_reg_2622 <= tmp_17_fu_1775_p2;
        tmp_i71_cast_i_reg_2595 <= tmp_i71_cast_i_fu_1475_p1;
        tmp_i77_cast_i_reg_2600 <= tmp_i77_cast_i_fu_1515_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond1_i_reg_2697 == 1'd1))) begin
        src_val_load_1_reg_2771 <= src_val_q1;
        src_val_load_reg_2766 <= src_val_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond1_i_reg_2697 == 1'd1))) begin
        tmp_103_i_reg_2751 <= {{p_Val2_44_fu_2240_p2[47:16]}};
        tmp_105_i_reg_2756 <= {{p_Val2_45_fu_2256_p2[47:16]}};
        tmp_107_i_reg_2761 <= {{p_Val2_46_fu_2271_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_i_reg_2429 <= grp_fu_318_p2;
    end
end

always @ (*) begin
    if ((exitcond_fu_1823_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_reg_2652 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j5_i_phi_fu_280_p4 = j_reg_2656;
    end else begin
        ap_phi_mux_j5_i_phi_fu_280_p4 = j5_i_reg_276;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_cols_out2_blk_n = dst_cols_out2_full_n;
    end else begin
        dst_cols_out2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_cols_out2_write = 1'b1;
    end else begin
        dst_cols_out2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_cols_out_blk_n = dst_cols_out_full_n;
    end else begin
        dst_cols_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_cols_out_write = 1'b1;
    end else begin
        dst_cols_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_rows_out1_blk_n = dst_rows_out1_full_n;
    end else begin
        dst_rows_out1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_rows_out1_write = 1'b1;
    end else begin
        dst_rows_out1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_rows_out_blk_n = dst_rows_out_full_n;
    end else begin
        dst_rows_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        dst_rows_out_write = 1'b1;
    end else begin
        dst_rows_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_val_address0 = tmp_37_cast_fu_2404_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        dst_val_address0 = tmp_38_cast_fu_2026_p1;
    end else begin
        dst_val_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dst_val_ce0 = 1'b1;
    end else begin
        dst_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_val_d0 = tmp_26_fu_2395_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        dst_val_d0 = 8'd0;
    end else begin
        dst_val_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_cond1_i_fu_2011_p2 == 1'd0) & (exitcond_reg_2652 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond1_i_reg_2697_pp0_iter1_reg == 1'd1)))) begin
        dst_val_we0 = 1'b1;
    end else begin
        dst_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_blk_n = src_cols_empty_n;
    end else begin
        src_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (theta_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_cols_read = 1'b1;
    end else begin
        src_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_blk_n = src_rows_empty_n;
    end else begin
        src_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (theta_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        src_rows_read = 1'b1;
    end else begin
        src_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_val_address0 = tmp_35_cast_fu_2286_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_val_address0 = tmp_26_cast_fu_2114_p1;
    end else begin
        src_val_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_val_address1 = tmp_36_cast_fu_2290_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_val_address1 = tmp_27_cast_fu_2155_p1;
    end else begin
        src_val_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_val_ce0 = 1'b1;
    end else begin
        src_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_val_ce1 = 1'b1;
    end else begin
        src_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        theta_blk_n = theta_empty_n;
    end else begin
        theta_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (theta_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        theta_read = 1'b1;
    end else begin
        theta_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (theta_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17) & (exitcond6_fu_1781_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_1823_p2 == 1'd1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_1823_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_653_p2 = (12'd1075 - tmp_59_i_fu_626_p1);

assign F2_fu_435_p2 = (12'd1075 - tmp_i_137_fu_408_p1);

assign OP1_V_5_cast_i_fu_2061_p1 = p_Val2_41_fu_2039_p2;

assign OP1_V_cast_i_fu_2232_p1 = $signed(p_Val2_26_i_fu_2222_p2);

assign OP2_V_4_cast_i_fu_2057_p1 = p_Val2_43_fu_2052_p2;

assign OP2_V_cast_i_fu_2236_p1 = $signed(p_Val2_29_i_fu_2227_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (theta_empty_n == 1'b0) | (src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_sin_or_cos_float_s_fu_303_ap_done == 1'b0) | (grp_sin_or_cos_float_s_fu_288_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state17 = (((dst_cols_out2_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_cols_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out1_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)) | ((dst_rows_out_full_n == 1'b0) & (exitcond6_fu_1781_p2 == 1'd1)));
end

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign c0_cast_i_fu_1965_p1 = p_16_i_fu_1954_p3;

assign c0_fu_1961_p1 = p_16_i_fu_1954_p3;

assign c1_0_1_cast_i_fu_2125_p1 = c1_0_1_i_fu_2119_p2;

assign c1_0_1_i_fu_2119_p2 = ($signed(17'd1) + $signed(c0_cast_i_fu_1965_p1));

assign cos_t_V_fu_618_p3 = ((sel_tmp11_fu_612_p2[0:0] === 1'b1) ? tmp_58_i_fu_524_p2 : sel_tmp5_fu_592_p3);

assign dst_cols_out2_din = p_cols_reg_2611;

assign dst_cols_out_din = p_cols_reg_2611;

assign dst_rows_out1_din = p_rows_reg_2605;

assign dst_rows_out_din = p_rows_reg_2605;

assign exitcond6_fu_1781_p2 = ((i4_i_reg_265 == tmp_17_reg_2622) ? 1'b1 : 1'b0);

assign exitcond_fu_1823_p2 = ((ap_phi_mux_j5_i_phi_fu_280_p4 == tmp_10_reg_2617) ? 1'b1 : 1'b0);

assign grp_sin_or_cos_float_s_fu_288_ap_start = grp_sin_or_cos_float_s_fu_288_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_288_do_cos = 1'd1;

assign grp_sin_or_cos_float_s_fu_303_ap_start = grp_sin_or_cos_float_s_fu_303_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_303_do_cos = 1'd0;

assign i_fu_1786_p2 = (i4_i_reg_265 + 17'd1);

assign i_op_assign_1_fu_859_p2 = (32'd1 - rows_reg_2413);

assign i_op_assign_2_fu_869_p2 = ($signed(32'd4294967295) + $signed(rows_reg_2413));

assign i_op_assign_fu_844_p2 = ($signed(32'd4294967295) + $signed(cols_reg_2422));

assign icmp1_fu_715_p2 = ((tmp_46_fu_705_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_497_p2 = ((tmp_40_fu_487_p4 == 7'd0) ? 1'b1 : 1'b0);

assign ireg_V_1_fu_372_p1 = d_assign_fu_332_p1;

assign ireg_V_fu_336_p1 = d_assign_3_fu_328_p1;

assign j_fu_1828_p2 = (ap_phi_mux_j5_i_phi_fu_280_p4 + 17'd1);

assign man_V_1_fu_422_p2 = (54'd0 - p_Result_46_fu_418_p1);

assign man_V_2_fu_428_p3 = ((isneg_reg_2440[0:0] === 1'b1) ? man_V_1_fu_422_p2 : p_Result_46_fu_418_p1);

assign man_V_4_fu_640_p2 = (54'd0 - p_Result_47_fu_636_p1);

assign man_V_5_fu_646_p3 = ((isneg_1_reg_2462[0:0] === 1'b1) ? man_V_4_fu_640_p2 : p_Result_47_fu_636_p1);

assign or_cond1091_not_i_fu_2000_p2 = (or_cond_i_fu_1994_p2 ^ 1'd1);

assign or_cond1_i_fu_2011_p2 = (tmp_97_i_fu_2006_p2 & or_cond1091_not_i_fu_2000_p2);

assign or_cond_i_fu_1994_p2 = (tmp_79_fu_1986_p3 | rev_fu_1974_p2);

assign p_0162_i_fu_517_p3 = ((isneg_reg_2440[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_0171_i_fu_735_p3 = ((isneg_1_reg_2462[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_11_i_fu_1139_p3 = ((tmp_57_fu_1107_p3[0:0] === 1'b1) ? p_4_i_fu_1131_p3 : ret_V_9_fu_1097_p4);

assign p_12_i_fu_1224_p3 = ((tmp_60_fu_1192_p3[0:0] === 1'b1) ? p_5_i_fu_1216_p3 : ret_V_11_fu_1182_p4);

assign p_13_i_fu_1314_p3 = ((tmp_63_fu_1282_p3[0:0] === 1'b1) ? p_6_i_fu_1306_p3 : ret_V_13_fu_1272_p4);

assign p_14_i_fu_1399_p3 = ((tmp_66_fu_1367_p3[0:0] === 1'b1) ? p_7_i_fu_1391_p3 : ret_V_15_fu_1357_p4);

assign p_15_i_fu_1915_p3 = ((tmp_75_fu_1891_p3[0:0] === 1'b1) ? p_8_i_fu_1908_p3 : ret_V_17_reg_2673);

assign p_16_i_fu_1954_p3 = ((tmp_77_fu_1930_p3[0:0] === 1'b1) ? p_9_i_fu_1947_p3 : ret_V_19_reg_2685);

assign p_1_i_fu_961_p3 = ((tmp_49_fu_929_p3[0:0] === 1'b1) ? p_i_fu_953_p3 : ret_V_fu_919_p4);

assign p_2_i_fu_1050_p3 = ((tmp_53_fu_1018_p3[0:0] === 1'b1) ? p_3_i_fu_1042_p3 : ret_V_7_fu_1008_p4);

assign p_3_i_fu_1042_p3 = ((tmp_76_i_fu_1030_p2[0:0] === 1'b1) ? ret_V_7_fu_1008_p4 : ret_V_8_fu_1036_p2);

assign p_4_i_fu_1131_p3 = ((tmp_77_i_fu_1119_p2[0:0] === 1'b1) ? ret_V_9_fu_1097_p4 : ret_V_10_fu_1125_p2);

assign p_5_i_fu_1216_p3 = ((tmp_78_i_fu_1204_p2[0:0] === 1'b1) ? ret_V_11_fu_1182_p4 : ret_V_12_fu_1210_p2);

assign p_6_i_fu_1306_p3 = ((tmp_79_i_fu_1294_p2[0:0] === 1'b1) ? ret_V_13_fu_1272_p4 : ret_V_14_fu_1300_p2);

assign p_7_i_fu_1391_p3 = ((tmp_80_i_fu_1379_p2[0:0] === 1'b1) ? ret_V_15_fu_1357_p4 : ret_V_16_fu_1385_p2);

assign p_8_i_fu_1908_p3 = ((tmp_94_i_fu_1898_p2[0:0] === 1'b1) ? ret_V_17_reg_2673 : ret_V_18_fu_1903_p2);

assign p_9_i_fu_1947_p3 = ((tmp_95_i_fu_1937_p2[0:0] === 1'b1) ? ret_V_19_reg_2685 : ret_V_20_fu_1942_p2);

assign p_Result_41_fu_988_p5 = {{p_Val2_29_fu_973_p2[31:16]}, {16'd0}};

assign p_Result_42_fu_1077_p5 = {{p_Val2_31_fu_1062_p2[31:16]}, {16'd0}};

assign p_Result_43_fu_1162_p5 = {{p_Val2_33_fu_1147_p2[31:16]}, {16'd0}};

assign p_Result_44_fu_1252_p5 = {{p_Val2_35_fu_1236_p2[31:16]}, {16'd0}};

assign p_Result_45_fu_1337_p5 = {{p_Val2_37_fu_1322_p2[31:16]}, {16'd0}};

assign p_Result_46_fu_418_p1 = tmp_36_i_fu_411_p3;

assign p_Result_47_fu_636_p1 = tmp_37_i_fu_629_p3;

assign p_Result_s_fu_899_p5 = {{p_Val2_27_fu_884_p2[31:16]}, {16'd0}};

assign p_Val2_10_i_fu_879_p2 = ($signed(i_op_assign_2_fu_869_p2) * $signed(sin_t_V_reg_2492));

assign p_Val2_11_i_fu_1232_p2 = (p_Val2_i_reg_2506 - p_Val2_10_i_reg_2528);

assign p_Val2_22_i_fu_1801_p0 = y_cast_i_fu_1797_p1;

assign p_Val2_22_i_fu_1801_p2 = ($signed(p_Val2_22_i_fu_1801_p0) * $signed(cos_t_V_reg_2484));

assign p_Val2_26_i_fu_2222_p2 = ($signed(32'd65536) - $signed(p_Val2_41_reg_2701));

assign p_Val2_27_fu_884_p2 = (32'd32768 + p_Val2_i_reg_2506);

assign p_Val2_28_fu_911_p3 = ((tmp_i_i1_fu_893_p2[0:0] === 1'b1) ? p_Val2_27_fu_884_p2 : p_Result_s_fu_899_p5);

assign p_Val2_29_fu_973_p2 = (32'd32768 + p_Val2_2_i_reg_2512);

assign p_Val2_29_i_fu_2227_p2 = ($signed(32'd65536) - $signed(p_Val2_43_reg_2706));

assign p_Val2_2_i_fu_854_p2 = ($signed(i_op_assign_fu_844_p2) * $signed(sin_t_V_reg_2492));

assign p_Val2_30_fu_1000_p3 = ((tmp_i_i2_fu_982_p2[0:0] === 1'b1) ? p_Val2_29_fu_973_p2 : p_Result_41_fu_988_p5);

assign p_Val2_31_fu_1062_p2 = (32'd32768 + p_Val2_3_i_reg_2518);

assign p_Val2_32_fu_1089_p3 = ((tmp_i_i3_fu_1071_p2[0:0] === 1'b1) ? p_Val2_31_fu_1062_p2 : p_Result_42_fu_1077_p5);

assign p_Val2_33_fu_1147_p2 = (32'd32768 + p_Val2_5_i_reg_2523);

assign p_Val2_34_fu_1174_p3 = ((tmp_i_i4_fu_1156_p2[0:0] === 1'b1) ? p_Val2_33_fu_1147_p2 : p_Result_43_fu_1162_p5);

assign p_Val2_35_fu_1236_p2 = (32'd32768 + p_Val2_11_i_fu_1232_p2);

assign p_Val2_36_fu_1264_p3 = ((tmp_i_i5_fu_1246_p2[0:0] === 1'b1) ? p_Val2_35_fu_1236_p2 : p_Result_44_fu_1252_p5);

assign p_Val2_37_fu_1322_p2 = (p_Val2_2_i_reg_2512 + p_Val2_33_fu_1147_p2);

assign p_Val2_38_fu_1349_p3 = ((tmp_i_i6_fu_1331_p2[0:0] === 1'b1) ? p_Val2_37_fu_1322_p2 : p_Result_45_fu_1337_p5);

assign p_Val2_39_fu_1848_p2 = (p_Val2_22_i_reg_2636 - p_Val2_7_i_fu_1843_p2);

assign p_Val2_3_fu_1858_p2 = (p_Val2_6_i_reg_2641 + p_Val2_8_i_fu_1853_p2);

assign p_Val2_3_i_fu_864_p2 = ($signed(i_op_assign_1_fu_859_p2) * $signed(sin_t_V_reg_2492));

assign p_Val2_41_fu_2039_p2 = (p_Val2_39_reg_2661 - tmp_99_i_fu_2031_p3);

assign p_Val2_43_fu_2052_p2 = (p_Val2_3_reg_2667 - tmp_101_i_fu_2044_p3);

assign p_Val2_44_fu_2240_p0 = OP2_V_cast_i_fu_2236_p1;

assign p_Val2_44_fu_2240_p1 = OP1_V_cast_i_fu_2232_p1;

assign p_Val2_44_fu_2240_p2 = ($signed(p_Val2_44_fu_2240_p0) * $signed(p_Val2_44_fu_2240_p1));

assign p_Val2_45_fu_2256_p0 = OP2_V_4_cast_i_reg_2711;

assign p_Val2_45_fu_2256_p1 = OP1_V_cast_i_fu_2232_p1;

assign p_Val2_45_fu_2256_p2 = ($signed(p_Val2_45_fu_2256_p0) * $signed(p_Val2_45_fu_2256_p1));

assign p_Val2_46_fu_2271_p0 = OP2_V_cast_i_fu_2236_p1;

assign p_Val2_46_fu_2271_p1 = OP1_V_5_cast_i_reg_2716;

assign p_Val2_46_fu_2271_p2 = ($signed(p_Val2_46_fu_2271_p0) * $signed(p_Val2_46_fu_2271_p1));

assign p_Val2_47_fu_2065_p0 = p_Val2_43_fu_2052_p2;

assign p_Val2_47_fu_2065_p1 = p_Val2_41_fu_2039_p2;

assign p_Val2_47_fu_2065_p2 = ($signed(p_Val2_47_fu_2065_p0) * $signed(p_Val2_47_fu_2065_p1));

assign p_Val2_5_i_fu_874_p2 = ($signed(i_op_assign_2_fu_869_p2) * $signed(cos_t_V_reg_2484));

assign p_Val2_63_0_1_i_fu_2305_p1 = p_Val2_63_0_1_i_fu_2305_p10;

assign p_Val2_63_0_1_i_fu_2305_p10 = src_val_load_1_reg_2771;

assign p_Val2_63_0_1_i_fu_2305_p2 = ($signed(tmp_105_i_reg_2756) * $signed({{1'b0}, {p_Val2_63_0_1_i_fu_2305_p1}}));

assign p_Val2_63_0_i_fu_2297_p1 = p_Val2_63_0_i_fu_2297_p10;

assign p_Val2_63_0_i_fu_2297_p10 = src_val_load_reg_2766;

assign p_Val2_63_0_i_fu_2297_p2 = ($signed(tmp_103_i_reg_2751) * $signed({{1'b0}, {p_Val2_63_0_i_fu_2297_p1}}));

assign p_Val2_63_1_1_i_fu_2323_p1 = p_Val2_63_1_1_i_fu_2323_p10;

assign p_Val2_63_1_1_i_fu_2323_p10 = src_val_q1;

assign p_Val2_63_1_1_i_fu_2323_p2 = ($signed(tmp_109_i_reg_2721) * $signed({{1'b0}, {p_Val2_63_1_1_i_fu_2323_p1}}));

assign p_Val2_63_1_i_fu_2314_p1 = p_Val2_63_1_i_fu_2314_p10;

assign p_Val2_63_1_i_fu_2314_p10 = src_val_q0;

assign p_Val2_63_1_i_fu_2314_p2 = ($signed(tmp_107_i_reg_2761) * $signed({{1'b0}, {p_Val2_63_1_i_fu_2314_p1}}));

assign p_Val2_64_1_1_i_fu_2338_p2 = (tmp28_reg_2796 + tmp27_fu_2334_p2);

assign p_Val2_6_i_fu_1806_p0 = y_cast_i_fu_1797_p1;

assign p_Val2_6_i_fu_1806_p2 = ($signed(p_Val2_6_i_fu_1806_p0) * $signed(sin_t_V_reg_2492));

assign p_Val2_7_i_fu_1843_p0 = x_cast_i_fu_1839_p1;

assign p_Val2_7_i_fu_1843_p2 = ($signed(p_Val2_7_i_fu_1843_p0) * $signed(sin_t_V_reg_2492));

assign p_Val2_8_i_fu_1853_p0 = x_cast_i_fu_1839_p1;

assign p_Val2_8_i_fu_1853_p2 = ($signed(p_Val2_8_i_fu_1853_p0) * $signed(cos_t_V_reg_2484));

assign p_Val2_i_fu_849_p2 = ($signed(i_op_assign_fu_844_p2) * $signed(cos_t_V_reg_2484));

assign p_cols_fu_1613_p2 = (17'd1 + tmp_90_cast_i_fu_1609_p1);

assign p_i_fu_953_p3 = ((tmp_75_i_fu_941_p2[0:0] === 1'b1) ? ret_V_fu_919_p4 : ret_V_6_fu_947_p2);

assign p_rows_fu_1597_p2 = (17'd1 + tmp_89_cast_i_fu_1593_p1);

assign r0_cast_i_fu_1926_p1 = p_15_i_fu_1915_p3;

assign r0_fu_1922_p1 = p_15_i_fu_1915_p3;

assign r1_cast_i_fu_2166_p1 = r1_i_fu_2160_p2;

assign r1_i_fu_2160_p2 = ($signed(17'd1) + $signed(r0_cast_i_fu_1926_p1));

assign r_V_fu_2347_p2 = ($signed(33'd32768) + $signed(tmp_110_i_fu_2343_p1));

assign ret_V_10_fu_1125_p2 = (16'd1 + ret_V_9_fu_1097_p4);

assign ret_V_11_fu_1182_p4 = {{p_Val2_34_fu_1174_p3[31:16]}};

assign ret_V_12_fu_1210_p2 = (16'd1 + ret_V_11_fu_1182_p4);

assign ret_V_13_fu_1272_p4 = {{p_Val2_36_fu_1264_p3[31:16]}};

assign ret_V_14_fu_1300_p2 = (16'd1 + ret_V_13_fu_1272_p4);

assign ret_V_15_fu_1357_p4 = {{p_Val2_38_fu_1349_p3[31:16]}};

assign ret_V_16_fu_1385_p2 = (16'd1 + ret_V_15_fu_1357_p4);

assign ret_V_18_fu_1903_p2 = (16'd1 + ret_V_17_reg_2673);

assign ret_V_20_fu_1942_p2 = (16'd1 + ret_V_19_reg_2685);

assign ret_V_6_fu_947_p2 = (16'd1 + ret_V_fu_919_p4);

assign ret_V_7_fu_1008_p4 = {{p_Val2_30_fu_1000_p3[31:16]}};

assign ret_V_8_fu_1036_p2 = (16'd1 + ret_V_7_fu_1008_p4);

assign ret_V_9_fu_1097_p4 = {{p_Val2_32_fu_1089_p3[31:16]}};

assign ret_V_fu_919_p4 = {{p_Val2_28_fu_911_p3[31:16]}};

assign rev1_fu_2175_p2 = (slt1_fu_2170_p2 ^ 1'd1);

assign rev_fu_1974_p2 = (slt_fu_1969_p2 ^ 1'd1);

assign sel_tmp10_fu_606_p2 = (sel_tmp21_demorgan_fu_600_p2 ^ 1'd1);

assign sel_tmp11_fu_612_p2 = (sel_tmp10_fu_606_p2 & icmp_fu_497_p2);

assign sel_tmp12_fu_748_p2 = (tmp_61_i_reg_2478 ^ 1'd1);

assign sel_tmp13_fu_753_p2 = (tmp_66_i_fu_689_p2 & sel_tmp12_fu_748_p2);

assign sel_tmp14_fu_759_p3 = ((sel_tmp13_fu_753_p2[0:0] === 1'b1) ? tmp_45_fu_695_p1 : 32'd0);

assign sel_tmp15_fu_772_p2 = (sel_tmp30_demorgan_fu_767_p2 ^ 1'd1);

assign sel_tmp16_fu_778_p2 = (tmp_63_i_fu_659_p2 & sel_tmp15_fu_772_p2);

assign sel_tmp17_fu_784_p2 = (tmp_68_i_fu_699_p2 ^ 1'd1);

assign sel_tmp18_fu_790_p2 = (sel_tmp17_fu_784_p2 & sel_tmp16_fu_778_p2);

assign sel_tmp19_fu_796_p3 = ((sel_tmp18_fu_790_p2[0:0] === 1'b1) ? p_0171_i_fu_735_p3 : sel_tmp14_fu_759_p3);

assign sel_tmp1_fu_530_p2 = (tmp_45_i_reg_2456 ^ 1'd1);

assign sel_tmp20_fu_804_p2 = (tmp_68_i_fu_699_p2 & sel_tmp16_fu_778_p2);

assign sel_tmp21_demorgan_fu_600_p2 = (tmp_47_i_fu_441_p2 | sel_tmp6_demorgan_fu_549_p2);

assign sel_tmp21_fu_810_p3 = ((sel_tmp20_fu_804_p2[0:0] === 1'b1) ? tmp_47_fu_731_p1 : sel_tmp19_fu_796_p3);

assign sel_tmp22_fu_824_p2 = (sel_tmp45_demorgan_fu_818_p2 ^ 1'd1);

assign sel_tmp23_fu_830_p2 = (sel_tmp22_fu_824_p2 & icmp1_fu_715_p2);

assign sel_tmp2_fu_535_p2 = (tmp_50_i_fu_471_p2 & sel_tmp1_fu_530_p2);

assign sel_tmp30_demorgan_fu_767_p2 = (tmp_66_i_fu_689_p2 | tmp_61_i_reg_2478);

assign sel_tmp3_fu_541_p3 = ((sel_tmp2_fu_535_p2[0:0] === 1'b1) ? tmp_39_fu_477_p1 : 32'd0);

assign sel_tmp45_demorgan_fu_818_p2 = (tmp_63_i_fu_659_p2 | sel_tmp30_demorgan_fu_767_p2);

assign sel_tmp4_fu_586_p2 = (tmp_52_i_fu_481_p2 & sel_tmp7_fu_560_p2);

assign sel_tmp5_fu_592_p3 = ((sel_tmp4_fu_586_p2[0:0] === 1'b1) ? tmp_41_fu_513_p1 : sel_tmp_fu_578_p3);

assign sel_tmp6_demorgan_fu_549_p2 = (tmp_50_i_fu_471_p2 | tmp_45_i_reg_2456);

assign sel_tmp6_fu_554_p2 = (sel_tmp6_demorgan_fu_549_p2 ^ 1'd1);

assign sel_tmp7_fu_560_p2 = (tmp_47_i_fu_441_p2 & sel_tmp6_fu_554_p2);

assign sel_tmp8_fu_566_p2 = (tmp_52_i_fu_481_p2 ^ 1'd1);

assign sel_tmp9_fu_572_p2 = (sel_tmp8_fu_566_p2 & sel_tmp7_fu_560_p2);

assign sel_tmp_fu_578_p3 = ((sel_tmp9_fu_572_p2[0:0] === 1'b1) ? p_0162_i_fu_517_p3 : sel_tmp3_fu_541_p3);

assign sh_amt_1_cast_i_fu_685_p1 = sh_amt_1_fu_677_p3;

assign sh_amt_1_fu_677_p3 = ((tmp_63_i_fu_659_p2[0:0] === 1'b1) ? tmp_64_i_fu_665_p2 : tmp_65_i_fu_671_p2);

assign sh_amt_cast_i_fu_467_p1 = sh_amt_fu_459_p3;

assign sh_amt_fu_459_p3 = ((tmp_47_i_fu_441_p2[0:0] === 1'b1) ? tmp_48_i_fu_447_p2 : tmp_49_i_fu_453_p2);

assign sin_t_V_fu_836_p3 = ((sel_tmp23_fu_830_p2[0:0] === 1'b1) ? tmp_74_i_fu_742_p2 : sel_tmp21_fu_810_p3);

assign slt1_fu_2170_p2 = (($signed(r1_cast_i_fu_2166_p1) < $signed(rows_reg_2413)) ? 1'b1 : 1'b0);

assign slt_fu_1969_p2 = (($signed(r0_fu_1922_p1) < $signed(rows_reg_2413)) ? 1'b1 : 1'b0);

assign smax1_fu_1654_p3 = ((tmp_4_fu_1648_p2[0:0] === 1'b1) ? smax_fu_1635_p3 : tmp_3_fu_1643_p2);

assign smax2_fu_1670_p3 = ((tmp_72_fu_1662_p3[0:0] === 1'b1) ? 16'd65535 : smax1_fu_1654_p3);

assign smax3_fu_1716_p3 = ((tmp_13_fu_1710_p2[0:0] === 1'b1) ? tmp_11_fu_1700_p2 : tmp_12_fu_1705_p2);

assign smax4_fu_1735_p3 = ((tmp_15_fu_1729_p2[0:0] === 1'b1) ? smax3_fu_1716_p3 : tmp_14_fu_1724_p2);

assign smax5_fu_1751_p3 = ((tmp_73_fu_1743_p3[0:0] === 1'b1) ? 16'd65535 : smax4_fu_1735_p3);

assign smax_fu_1635_p3 = ((tmp_2_fu_1629_p2[0:0] === 1'b1) ? tmp_fu_1619_p2 : tmp_1_fu_1624_p2);

assign start_out = real_start;

assign tmp15_fu_1678_p2 = (16'd1 + tmp_i89_cast_i_fu_1583_p1);

assign tmp16_fu_1759_p2 = (16'd1 + tmp_i83_cast_i_fu_1549_p1);

assign tmp27_fu_2334_p2 = (p_Val2_63_0_i_reg_2786 + p_Val2_63_0_1_i_reg_2791);

assign tmp28_fu_2328_p2 = (p_Val2_63_1_i_fu_2314_p2 + p_Val2_63_1_1_i_fu_2323_p2);

assign tmp_101_i_fu_2044_p3 = {{p_16_i_fu_1954_p3}, {16'd0}};

assign tmp_10_fu_1694_p2 = (17'd1 + tmp_9_fu_1690_p1);

assign tmp_110_i_fu_2343_p1 = $signed(p_Val2_64_1_1_i_fu_2338_p2);

assign tmp_111_i_cast_fu_2017_p1 = j5_i_reg_276;

assign tmp_112_i_fu_2365_p2 = ((tmp_89_fu_2361_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_114_i_cast_fu_2213_p1 = j5_i_reg_276;

assign tmp_11_fu_1700_p2 = (p_11_i_reg_2547 ^ 16'd65535);

assign tmp_12_fu_1705_p2 = (p_13_i_reg_2565 ^ 16'd65535);

assign tmp_13_fu_1710_p2 = (($signed(tmp_11_fu_1700_p2) > $signed(tmp_12_fu_1705_p2)) ? 1'b1 : 1'b0);

assign tmp_14_fu_1724_p2 = (p_1_i_reg_2533 ^ 16'd65535);

assign tmp_15_fu_1729_p2 = (($signed(smax3_fu_1716_p3) > $signed(tmp_14_fu_1724_p2)) ? 1'b1 : 1'b0);

assign tmp_16_fu_1771_p1 = tmp_s_fu_1765_p2;

assign tmp_17_fu_1775_p2 = (17'd1 + tmp_16_fu_1771_p1);

assign tmp_184_0_1_i_fu_2129_p2 = (($signed(c1_0_1_cast_i_fu_2125_p1) < $signed(cols_reg_2422)) ? 1'b1 : 1'b0);

assign tmp_186_0_i_cast_fu_2104_p1 = p_16_i_fu_1954_p3;

assign tmp_18_fu_1980_p2 = (p_16_i_fu_1954_p3 | p_15_i_fu_1915_p3);

assign tmp_19_fu_2108_p2 = ($signed(tmp_186_0_i_cast_fu_2104_p1) + $signed(tmp_25_cast_fu_2096_p3));

assign tmp_1_fu_1624_p2 = (p_14_i_reg_2574 ^ 16'd65535);

assign tmp_20_cast_fu_1815_p3 = {{tmp_74_fu_1811_p1}, {8'd0}};

assign tmp_20_fu_2149_p2 = (tmp_85_fu_2141_p3 + tmp_25_cast_fu_2096_p3);

assign tmp_21_fu_2201_p2 = ($signed(tmp_186_0_i_cast_fu_2104_p1) + $signed(tmp_34_cast_fu_2193_p3));

assign tmp_22_fu_2207_p2 = (tmp_85_fu_2141_p3 + tmp_34_cast_fu_2193_p3);

assign tmp_23_fu_2371_p4 = {{r_V_fu_2347_p2[23:16]}};

assign tmp_24_fu_2381_p2 = (8'd1 + tmp_23_fu_2371_p4);

assign tmp_25_cast_fu_2096_p3 = {{tmp_82_fu_2088_p3}, {8'd0}};

assign tmp_25_fu_2387_p3 = ((tmp_112_i_fu_2365_p2[0:0] === 1'b1) ? tmp_23_fu_2371_p4 : tmp_24_fu_2381_p2);

assign tmp_26_cast_fu_2114_p1 = $signed(tmp_19_fu_2108_p2);

assign tmp_26_fu_2395_p3 = ((tmp_88_fu_2353_p3[0:0] === 1'b1) ? tmp_25_fu_2387_p3 : tmp_23_fu_2371_p4);

assign tmp_27_cast_fu_2155_p1 = $signed(tmp_20_fu_2149_p2);

assign tmp_27_fu_2217_p2 = (tmp_114_i_cast_fu_2213_p1 + tmp_20_cast_reg_2646);

assign tmp_28_fu_340_p1 = ireg_V_fu_336_p1[62:0];

assign tmp_29_fu_2021_p2 = (tmp_20_cast_reg_2646 + tmp_111_i_cast_fu_2017_p1);

assign tmp_2_fu_1629_p2 = (($signed(tmp_fu_1619_p2) > $signed(tmp_1_fu_1624_p2)) ? 1'b1 : 1'b0);

assign tmp_34_cast_fu_2193_p3 = {{tmp_87_fu_2185_p3}, {8'd0}};

assign tmp_34_fu_362_p1 = ireg_V_fu_336_p1[51:0];

assign tmp_35_cast_fu_2286_p1 = $signed(tmp_21_reg_2736);

assign tmp_36_cast_fu_2290_p1 = $signed(tmp_22_reg_2741);

assign tmp_36_i_fu_411_p3 = {{1'd1}, {tmp_34_reg_2451}};

assign tmp_37_cast_fu_2404_p1 = tmp_27_reg_2746_pp0_iter1_reg;

assign tmp_37_i_fu_629_p3 = {{1'd1}, {tmp_44_reg_2473}};

assign tmp_38_cast_fu_2026_p1 = tmp_29_fu_2021_p2;

assign tmp_39_fu_477_p1 = man_V_2_fu_428_p3[31:0];

assign tmp_3_fu_1643_p2 = (p_2_i_reg_2540 ^ 16'd65535);

assign tmp_40_fu_487_p4 = {{sh_amt_fu_459_p3[11:5]}};

assign tmp_41_fu_513_p1 = tmp_56_i_fu_507_p2[31:0];

assign tmp_42_fu_376_p1 = ireg_V_1_fu_372_p1[62:0];

assign tmp_44_fu_398_p1 = ireg_V_1_fu_372_p1[51:0];

assign tmp_45_fu_695_p1 = man_V_5_fu_646_p3[31:0];

assign tmp_45_i_fu_366_p2 = ((tmp_28_fu_340_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_46_fu_705_p4 = {{sh_amt_1_fu_677_p3[11:5]}};

assign tmp_47_fu_731_p1 = tmp_72_i_fu_725_p2[31:0];

assign tmp_47_i_fu_441_p2 = (($signed(F2_fu_435_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_48_fu_889_p1 = p_Val2_27_fu_884_p2[15:0];

assign tmp_48_i_fu_447_p2 = ($signed(12'd4080) + $signed(F2_fu_435_p2));

assign tmp_49_fu_929_p3 = p_Val2_28_fu_911_p3[32'd31];

assign tmp_49_i_fu_453_p2 = (12'd16 - F2_fu_435_p2);

assign tmp_4_fu_1648_p2 = (($signed(smax_fu_1635_p3) > $signed(tmp_3_fu_1643_p2)) ? 1'b1 : 1'b0);

assign tmp_50_fu_937_p1 = p_Val2_28_fu_911_p3[15:0];

assign tmp_50_i_fu_471_p2 = ((F2_fu_435_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_51_fu_969_p1 = p_1_i_fu_961_p3[14:0];

assign tmp_52_fu_978_p1 = p_Val2_29_fu_973_p2[15:0];

assign tmp_52_i_fu_481_p2 = ((sh_amt_fu_459_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_53_fu_1018_p3 = p_Val2_30_fu_1000_p3[32'd31];

assign tmp_54_fu_1026_p1 = p_Val2_30_fu_1000_p3[15:0];

assign tmp_55_fu_1058_p1 = p_2_i_fu_1050_p3[14:0];

assign tmp_55_i_fu_503_p1 = $unsigned(sh_amt_cast_i_fu_467_p1);

assign tmp_56_fu_1067_p1 = p_Val2_31_fu_1062_p2[15:0];

assign tmp_56_i_fu_507_p2 = $signed(man_V_2_fu_428_p3) >>> tmp_55_i_fu_503_p1;

assign tmp_57_fu_1107_p3 = p_Val2_32_fu_1089_p3[32'd31];

assign tmp_58_fu_1115_p1 = p_Val2_32_fu_1089_p3[15:0];

assign tmp_58_i_fu_524_p2 = tmp_39_fu_477_p1 << sh_amt_cast_i_fu_467_p1;

assign tmp_59_fu_1152_p1 = p_Val2_33_fu_1147_p2[15:0];

assign tmp_59_i_fu_626_p1 = exp_tmp_V_1_reg_2468;

assign tmp_60_fu_1192_p3 = p_Val2_34_fu_1174_p3[32'd31];

assign tmp_61_fu_1200_p1 = p_Val2_34_fu_1174_p3[15:0];

assign tmp_61_i_fu_402_p2 = ((tmp_42_fu_376_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_62_fu_1242_p1 = p_Val2_35_fu_1236_p2[15:0];

assign tmp_63_fu_1282_p3 = p_Val2_36_fu_1264_p3[32'd31];

assign tmp_63_i_fu_659_p2 = (($signed(F2_1_fu_653_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_64_fu_1290_p1 = p_Val2_36_fu_1264_p3[15:0];

assign tmp_64_i_fu_665_p2 = ($signed(12'd4080) + $signed(F2_1_fu_653_p2));

assign tmp_65_fu_1327_p1 = p_Val2_37_fu_1322_p2[15:0];

assign tmp_65_i_fu_671_p2 = (12'd16 - F2_1_fu_653_p2);

assign tmp_66_fu_1367_p3 = p_Val2_38_fu_1349_p3[32'd31];

assign tmp_66_i_fu_689_p2 = ((F2_1_fu_653_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_67_fu_1375_p1 = p_Val2_38_fu_1349_p3[15:0];

assign tmp_68_fu_1407_p3 = p_1_i_fu_961_p3[32'd15];

assign tmp_68_i_fu_699_p2 = ((sh_amt_1_fu_677_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_69_fu_1532_p1 = y_assign_2_fu_1526_p3[14:0];

assign tmp_70_fu_1423_p3 = p_2_i_fu_1050_p3[32'd15];

assign tmp_71_fu_1566_p1 = y_assign_3_fu_1560_p3[14:0];

assign tmp_71_i_fu_721_p1 = $unsigned(sh_amt_1_cast_i_fu_685_p1);

assign tmp_72_fu_1662_p3 = smax1_fu_1654_p3[32'd15];

assign tmp_72_i_fu_725_p2 = $signed(man_V_5_fu_646_p3) >>> tmp_71_i_fu_721_p1;

assign tmp_73_fu_1743_p3 = smax4_fu_1735_p3[32'd15];

assign tmp_74_fu_1811_p1 = i4_i_reg_265[9:0];

assign tmp_74_i_fu_742_p2 = tmp_45_fu_695_p1 << sh_amt_1_cast_i_fu_685_p1;

assign tmp_75_fu_1891_p3 = p_Val2_39_reg_2661[32'd31];

assign tmp_75_i_fu_941_p2 = ((tmp_50_fu_937_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_76_fu_1873_p1 = p_Val2_39_fu_1848_p2[15:0];

assign tmp_76_i_fu_1030_p2 = ((tmp_54_fu_1026_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_77_fu_1930_p3 = p_Val2_3_reg_2667[32'd31];

assign tmp_77_i_fu_1119_p2 = ((tmp_58_fu_1115_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_78_fu_1887_p1 = p_Val2_3_fu_1858_p2[15:0];

assign tmp_78_i_fu_1204_p2 = ((tmp_61_fu_1200_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_79_fu_1986_p3 = tmp_18_fu_1980_p2[32'd15];

assign tmp_79_i_fu_1294_p2 = ((tmp_64_fu_1290_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_80_fu_2081_p1 = rows_reg_2413[9:0];

assign tmp_80_i_fu_1379_p2 = ((tmp_67_fu_1375_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_fu_2084_p1 = p_15_i_fu_1915_p3[9:0];

assign tmp_82_fu_2088_p3 = ((rev_fu_1974_p2[0:0] === 1'b1) ? tmp_80_fu_2081_p1 : tmp_81_fu_2084_p1);

assign tmp_83_fu_2134_p1 = c1_0_1_i_fu_2119_p2;

assign tmp_84_fu_2138_p1 = i_op_assign_reg_2501[17:0];

assign tmp_85_fu_2141_p3 = ((tmp_184_0_1_i_fu_2129_p2[0:0] === 1'b1) ? tmp_83_fu_2134_p1 : tmp_84_fu_2138_p1);

assign tmp_86_fu_2181_p1 = r1_i_fu_2160_p2[9:0];

assign tmp_87_fu_2185_p3 = ((rev1_fu_2175_p2[0:0] === 1'b1) ? tmp_80_fu_2081_p1 : tmp_86_fu_2181_p1);

assign tmp_88_fu_2353_p3 = r_V_fu_2347_p2[32'd32];

assign tmp_89_cast_i_fu_1593_p1 = tmp_89_i_fu_1587_p2;

assign tmp_89_fu_2361_p1 = r_V_fu_2347_p2[15:0];

assign tmp_89_i_fu_1587_p2 = ($signed(tmp_i83_cast_i_fu_1549_p1) - $signed(x_min_fu_1467_p3));

assign tmp_8_fu_1684_p2 = (smax2_fu_1670_p3 + tmp15_fu_1678_p2);

assign tmp_90_cast_i_fu_1609_p1 = tmp_90_i_fu_1603_p2;

assign tmp_90_i_fu_1603_p2 = ($signed(tmp_i89_cast_i_fu_1583_p1) - $signed(y_min_fu_1507_p3));

assign tmp_94_i_fu_1898_p2 = ((tmp_76_reg_2680 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_95_i_fu_1937_p2 = ((tmp_78_reg_2692 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_97_i_fu_2006_p2 = (($signed(c0_fu_1961_p1) < $signed(cols_reg_2422)) ? 1'b1 : 1'b0);

assign tmp_99_i_fu_2031_p3 = {{p_15_i_fu_1915_p3}, {16'd0}};

assign tmp_9_fu_1690_p1 = tmp_8_fu_1684_p2;

assign tmp_fu_1619_p2 = (p_12_i_reg_2556 ^ 16'd65535);

assign tmp_i68_i_fu_1451_p2 = (($signed(p_11_i_reg_2547) < $signed(p_13_i_reg_2565)) ? 1'b1 : 1'b0);

assign tmp_i70_i_fu_1461_p2 = (($signed(x_assign_1_fu_1444_p3) < $signed(y_assign_fu_1455_p3)) ? 1'b1 : 1'b0);

assign tmp_i71_cast_i_fu_1475_p1 = x_min_fu_1467_p3;

assign tmp_i72_i_fu_1479_p2 = (($signed(p_2_i_reg_2540) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_i74_i_fu_1491_p2 = (($signed(p_12_i_reg_2556) < $signed(p_14_i_reg_2574)) ? 1'b1 : 1'b0);

assign tmp_i76_i_fu_1501_p2 = (($signed(x_assign_2_fu_1484_p3) < $signed(y_assign_1_fu_1495_p3)) ? 1'b1 : 1'b0);

assign tmp_i77_cast_i_fu_1515_p1 = y_min_fu_1507_p3;

assign tmp_i79_cast_i_fu_1519_p1 = x_assign_3_reg_2583;

assign tmp_i80_i_fu_1522_p2 = (($signed(p_11_i_reg_2547) > $signed(p_13_i_reg_2565)) ? 1'b1 : 1'b0);

assign tmp_i82_i_fu_1536_p2 = (($signed(tmp_i79_cast_i_fu_1519_p1) > $signed(y_assign_2_fu_1526_p3)) ? 1'b1 : 1'b0);

assign tmp_i83_cast_i_fu_1549_p1 = x_max_fu_1542_p3;

assign tmp_i85_cast_i_fu_1553_p1 = x_assign_4_reg_2589;

assign tmp_i86_i_fu_1556_p2 = (($signed(p_12_i_reg_2556) > $signed(p_14_i_reg_2574)) ? 1'b1 : 1'b0);

assign tmp_i88_i_fu_1570_p2 = (($signed(tmp_i85_cast_i_fu_1553_p1) > $signed(y_assign_3_fu_1560_p3)) ? 1'b1 : 1'b0);

assign tmp_i89_cast_i_fu_1583_p1 = y_max_fu_1576_p3;

assign tmp_i_137_fu_408_p1 = exp_tmp_V_reg_2446;

assign tmp_i_i1_fu_893_p2 = ((tmp_48_fu_889_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i2_fu_982_p2 = ((tmp_52_fu_978_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i3_fu_1071_p2 = ((tmp_56_fu_1067_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i4_fu_1156_p2 = ((tmp_59_fu_1152_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i5_fu_1246_p2 = ((tmp_62_fu_1242_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i6_fu_1331_p2 = ((tmp_65_fu_1327_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1439_p2 = (($signed(p_1_i_reg_2533) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_s_fu_1765_p2 = (smax5_fu_1751_p3 + tmp16_fu_1759_p2);

assign x_assign_1_fu_1444_p3 = ((tmp_i_i_fu_1439_p2[0:0] === 1'b1) ? 16'd0 : p_1_i_reg_2533);

assign x_assign_2_fu_1484_p3 = ((tmp_i72_i_fu_1479_p2[0:0] === 1'b1) ? 16'd0 : p_2_i_reg_2540);

assign x_assign_3_fu_1415_p3 = ((tmp_68_fu_1407_p3[0:0] === 1'b1) ? 15'd0 : tmp_51_fu_969_p1);

assign x_assign_4_fu_1431_p3 = ((tmp_70_fu_1423_p3[0:0] === 1'b1) ? 15'd0 : tmp_55_fu_1058_p1);

assign x_cast_i_fu_1839_p1 = $signed(x_fu_1834_p2);

assign x_fu_1834_p2 = ($signed(tmp_i71_cast_i_reg_2595) + $signed(ap_phi_mux_j5_i_phi_fu_280_p4));

assign x_max_fu_1542_p3 = ((tmp_i82_i_fu_1536_p2[0:0] === 1'b1) ? x_assign_3_reg_2583 : tmp_69_fu_1532_p1);

assign x_min_fu_1467_p3 = ((tmp_i70_i_fu_1461_p2[0:0] === 1'b1) ? x_assign_1_fu_1444_p3 : y_assign_fu_1455_p3);

assign y_assign_1_fu_1495_p3 = ((tmp_i74_i_fu_1491_p2[0:0] === 1'b1) ? p_12_i_reg_2556 : p_14_i_reg_2574);

assign y_assign_2_fu_1526_p3 = ((tmp_i80_i_fu_1522_p2[0:0] === 1'b1) ? p_11_i_reg_2547 : p_13_i_reg_2565);

assign y_assign_3_fu_1560_p3 = ((tmp_i86_i_fu_1556_p2[0:0] === 1'b1) ? p_12_i_reg_2556 : p_14_i_reg_2574);

assign y_assign_fu_1455_p3 = ((tmp_i68_i_fu_1451_p2[0:0] === 1'b1) ? p_11_i_reg_2547 : p_13_i_reg_2565);

assign y_cast_i_fu_1797_p1 = $signed(y_fu_1792_p2);

assign y_fu_1792_p2 = ($signed(tmp_i77_cast_i_reg_2600) + $signed(i4_i_reg_265));

assign y_max_fu_1576_p3 = ((tmp_i88_i_fu_1570_p2[0:0] === 1'b1) ? x_assign_4_reg_2589 : tmp_71_fu_1566_p1);

assign y_min_fu_1507_p3 = ((tmp_i76_i_fu_1501_p2[0:0] === 1'b1) ? x_assign_2_fu_1484_p3 : y_assign_1_fu_1495_p3);

always @ (posedge ap_clk) begin
    tmp_20_cast_reg_2646[7:0] <= 8'b00000000;
end

endmodule //Rotate
