Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xilinx_synth.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : no

---- Target Parameters
Output File Name                   : "xilinx_synth"
Output Format                      : NGC
Target Device                      : x2vp30

---- Source Options
Top Module Name                    : ahir_system
Safe Implementation                : yes
Automatic FSM Extraction           : no
RAM Extraction                     : no
ROM Extraction                     : no
Mux Extraction                     : no
Decoder Extraction                 : yes
Priority Encoder Extraction        : yes
Shift Register Extraction          : yes
Logical Shifter Extraction         : yes
XOR Collapsing                     : yes
Resource Sharing                   : yes

---- Target Options
Optimize Instantiated Primitives   : no
Equivalent register Removal        : yes
Global Maximum Fanout              : 16
Register Duplication               : yes

---- General Options
Keep Hierarchy                     : no
Write Timing Constraints           : yes
Hierarchy Separator                : _
Bus Delimiter                      : <>
Optimization Goal                  : speed
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/madhav/ahirgit/AHIR/vhdl/release/ieee_proposed.vhdl" in Library ieee_proposed.
Package <math_utility_pkg> compiled.
Package <fixed_float_types> compiled.
Package <fixed_pkg> compiled.
Package <float_pkg> compiled.
Package body <float_pkg> compiled.
Compiling vhdl file "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" in Library ahir.
Package <Types> compiled.
Package <Utilities> compiled.
Package body <Utilities> compiled.
Package <Subprograms> compiled.
Package body <Subprograms> compiled.
Package <BaseComponents> compiled.
Package <Components> compiled.
Package <FloatOperatorPackage> compiled.
Package body <FloatOperatorPackage> compiled.
Package <OperatorPackage> compiled.
Package body <OperatorPackage> compiled.
Package <mem_component_pack> compiled.
Package <mem_function_pack> compiled.
Package body <mem_function_pack> compiled.
Package <memory_subsystem_package> compiled.
Package <merge_functions> compiled.
Package body <merge_functions> compiled.
Entity <base_bank> compiled.
Entity <base_bank> (Architecture <XilinxBramInfer>) compiled.
Entity <combinational_merge> compiled.
Entity <combinational_merge> (Architecture <combinational_merge>) compiled.
Entity <demerge_tree> compiled.
Entity <demerge_tree> (Architecture <Simple>) compiled.
Entity <demerge_tree_wrap> compiled.
Entity <demerge_tree_wrap> (Architecture <wrapper>) compiled.
Entity <dummy_read_only_memory_subsystem> compiled.
Entity <dummy_read_only_memory_subsystem> (Architecture <Default>) compiled.
Entity <dummy_write_only_memory_subsystem> compiled.
Entity <dummy_write_only_memory_subsystem> (Architecture <Default>) compiled.
Entity <mem_demux> compiled.
Entity <mem_demux> (Architecture <behave>) compiled.
Entity <memory_bank_base> compiled.
Entity <memory_bank_base> (Architecture <structural>) compiled.
Entity <memory_bank> compiled.
Entity <memory_bank> (Architecture <SimModel>) compiled.
Entity <memory_subsystem_core> compiled.
Entity <memory_subsystem_core> (Architecture <pipelined>) compiled.
Entity <memory_subsystem> compiled.
Entity <memory_subsystem> (Architecture <bufwrap>) compiled.
Entity <mem_repeater> compiled.
Entity <mem_repeater> (Architecture <behave>) compiled.
Entity <mem_shift_repeater> compiled.
Entity <mem_shift_repeater> (Architecture <behave>) compiled.
Entity <merge_box_with_repeater> compiled.
Entity <merge_box_with_repeater> (Architecture <behave>) compiled.
Entity <merge_tree> compiled.
Entity <merge_tree> (Architecture <pipelined>) compiled.
Entity <register_bank> compiled.
Entity <register_bank> (Architecture <Default>) compiled.
Entity <auto_run> compiled.
Entity <auto_run> (Architecture <default_arch>) compiled.
Entity <control_delay_element> compiled.
Entity <control_delay_element> (Architecture <default_arch>) compiled.
Entity <join2> compiled.
Entity <join2> (Architecture <default_arch>) compiled.
Entity <join> compiled.
Entity <join> (Architecture <default_arch>) compiled.
Entity <join_with_input> compiled.
Entity <join_with_input> (Architecture <default_arch>) compiled.
Entity <level_to_pulse> compiled.
Entity <level_to_pulse> (Architecture <default_arch>) compiled.
Entity <out_transition> compiled.
Entity <out_transition> (Architecture <default_arch>) compiled.
Entity <pipeline_interlock> compiled.
Entity <pipeline_interlock> (Architecture <default_arch>) compiled.
Entity <place> compiled.
Entity <place> (Architecture <default_arch>) compiled.
Entity <transition> compiled.
Entity <transition> (Architecture <default_arch>) compiled.
Entity <BinaryEncoder> compiled.
Entity <BinaryEncoder> (Architecture <LowLevel>) compiled.
Entity <BranchBase> compiled.
Entity <BranchBase> (Architecture <Behave>) compiled.
Entity <BypassRegister> compiled.
Entity <BypassRegister> (Architecture <behave>) compiled.
Entity <CallArbiterNoInargsNoOutargs> compiled.
Entity <CallArbiterNoInargsNoOutargs> (Architecture <Struct>) compiled.
Entity <CallArbiterNoInArgs> compiled.
Entity <CallArbiterNoInArgs> (Architecture <Struct>) compiled.
Entity <CallArbiterNoOutArgs> compiled.
Entity <CallArbiterNoOutArgs> (Architecture <Struct>) compiled.
Entity <CallArbiterUnitaryNoInargsNoOutargs> compiled.
Entity <CallArbiterUnitaryNoInargsNoOutargs> (Architecture <Struct>) compiled.
Entity <CallArbiterUnitaryNoInargs> compiled.
Entity <CallArbiterUnitaryNoInargs> (Architecture <Struct>) compiled.
Entity <CallArbiterUnitaryNoOutargs> compiled.
Entity <CallArbiterUnitaryNoOutargs> (Architecture <Struct>) compiled.
Entity <CallArbiterUnitary> compiled.
Entity <CallArbiterUnitary> (Architecture <Struct>) compiled.
Entity <CallArbiter> compiled.
Entity <CallArbiter> (Architecture <Struct>) compiled.
Entity <CallMediator> compiled.
Entity <CallMediator> (Architecture <Struct>) compiled.
Entity <GenericCombinationalOperator> compiled.
Entity <GenericCombinationalOperator> (Architecture <Vanilla>) compiled.
Entity <InputMuxBaseNoData> compiled.
Entity <InputMuxBaseNoData> (Architecture <Behave>) compiled.
Entity <InputMuxBase> compiled.
Entity <InputMuxBase> (Architecture <Behave>) compiled.
Entity <InputPortLevelNoData> compiled.
Entity <InputPortLevelNoData> (Architecture <default_arch>) compiled.
Entity <InputPortLevel> compiled.
Entity <InputPortLevel> (Architecture <default_arch>) compiled.
Entity <InputPortNoData> compiled.
Entity <InputPortNoData> (Architecture <Base>) compiled.
Entity <InputPort> compiled.
Entity <InputPort> (Architecture <Base>) compiled.
Entity <LoadCompleteShared> compiled.
Entity <LoadCompleteShared> (Architecture <Vanilla>) compiled.
Entity <LoadReqShared> compiled.
Entity <LoadReqShared> (Architecture <Vanilla>) compiled.
Entity <OutputDeMuxBaseNoData> compiled.
Entity <OutputDeMuxBaseNoData> (Architecture <Behave>) compiled.
Entity <OutputDeMuxBase> compiled.
Entity <OutputDeMuxBase> (Architecture <Behave>) compiled.
Entity <OutputPortLevelNoData> compiled.
Entity <OutputPortLevelNoData> (Architecture <Base>) compiled.
Entity <OutputPortLevel> compiled.
Entity <OutputPortLevel> (Architecture <Base>) compiled.
Entity <OutputPortNoData> compiled.
Entity <OutputPortNoData> (Architecture <Base>) compiled.
Entity <OutputPort> compiled.
Entity <OutputPort> (Architecture <Base>) compiled.
Entity <PhiBaseTB> compiled.
Entity <PhiBaseTB> (Architecture <Behave>) compiled.
Entity <PhiBase> compiled.
Entity <PhiBase> (Architecture <Behave>) compiled.
Entity <PipeBase> compiled.
Entity <PipeBase> (Architecture <default_arch>) compiled.
Entity <PortTB> compiled.
Entity <PortTB> (Architecture <Behave>) compiled.
Entity <PortTBWrap> compiled.
Entity <PortTBWrap> (Architecture <Wrap>) compiled.
Entity <Pulse_To_Level_Translate_Entity> compiled.
Entity <Pulse_To_Level_Translate_Entity> (Architecture <Behave>) compiled.
Entity <QueueBase> compiled.
Entity <QueueBase> (Architecture <behave>) compiled.
Entity <RegisterBase> compiled.
Entity <RegisterBase> (Architecture <arch>) compiled.
Entity <Request_Priority_Encode_Entity> compiled.
Entity <Request_Priority_Encode_Entity> (Architecture <Behave>) compiled.
Entity <SelectBase> compiled.
Entity <SelectBase> (Architecture <arch>) compiled.
Entity <Slicebase> compiled.
Entity <Slicebase> (Architecture <arch>) compiled.
Entity <SplitCallArbiterNoInArgsNoOutArgs> compiled.
Entity <SplitCallArbiterNoInArgsNoOutArgs> (Architecture <Struct>) compiled.
Entity <SplitCallArbiterNoInargs> compiled.
Entity <SplitCallArbiterNoInargs> (Architecture <Struct>) compiled.
Entity <SplitCallArbiterNoOutArgs> compiled.
Entity <SplitCallArbiterNoOutArgs> (Architecture <Struct>) compiled.
Entity <SplitCallArbiter> compiled.
Entity <SplitCallArbiter> (Architecture <Struct>) compiled.
Entity <SplitOperatorBase> compiled.
Entity <SplitOperatorBase> (Architecture <Vanilla>) compiled.
Entity <SplitOperatorSharedTB> compiled.
Entity <SplitOperatorSharedTB> (Architecture <Behave>) compiled.
Entity <SplitOperatorSharedTBWrap> compiled.
Entity <SplitOperatorSharedTBWrap> (Architecture <Behave>) compiled.
Entity <SplitOperatorShared> compiled.
Entity <SplitOperatorShared> (Architecture <Vanilla>) compiled.
Entity <StoreCompleteShared> compiled.
Entity <StoreCompleteShared> (Architecture <Behave>) compiled.
Entity <StoreReqShared> compiled.
Entity <StoreReqShared> (Architecture <Vanilla>) compiled.
Entity <UnsharedOperatorBase> compiled.
Entity <UnsharedOperatorBase> (Architecture <Vanilla>) compiled.
Compiling vhdl file "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" in Library work.
Package <vc_system_package> compiled.
Entity <a5init> compiled.
Entity <a5init> (Architecture <Default>) compiled.
Entity <a5reg> compiled.
Entity <a5reg> (Architecture <Default>) compiled.
Entity <main_inner> compiled.
Entity <main_inner> (Architecture <Default>) compiled.
Entity <ahir_system> compiled.
Entity <ahir_system> (Architecture <Default>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ahir_system> in library <work> (architecture <Default>).

Analyzing hierarchy for entity <SplitCallArbiterNoInargsNoOutargs> in library <ahir> (architecture <Struct>) with generics.
	callee_tag_length = 1
	caller_tag_length = 1
	num_reqs = 1

Analyzing hierarchy for entity <a5init> in library <work> (architecture <Default>) with generics.
	tag_length = 1

Analyzing hierarchy for entity <SplitCallArbiterNoInargs> in library <ahir> (architecture <Struct>) with generics.
	callee_tag_length = 2
	caller_tag_length = 1
	num_reqs = 2
	return_data_width = 32

Analyzing hierarchy for entity <a5reg> in library <work> (architecture <Default>) with generics.
	tag_length = 2

Analyzing hierarchy for entity <main_inner> in library <work> (architecture <Default>) with generics.
	tag_length = 1

Analyzing hierarchy for entity <PipeBase> in library <ahir> (architecture <default_arch>) with generics.
	data_width = 32
	depth = 1
	num_reads = 1
	num_writes = 1

Analyzing hierarchy for entity <register_bank> in library <ahir> (architecture <Default>) with generics.
	addr_width = 1
	data_width = 32
	num_loads = 3
	num_registers = 1
	num_stores = 3
	tag_width = 2

Analyzing hierarchy for entity <register_bank> in library <ahir> (architecture <Default>) with generics.
	addr_width = 2
	data_width = 32
	num_loads = 1
	num_registers = 2
	num_stores = 2
	tag_width = 1

Analyzing hierarchy for entity <register_bank> in library <ahir> (architecture <Default>) with generics.
	addr_width = 1
	data_width = 32
	num_loads = 1
	num_registers = 1
	num_stores = 1
	tag_width = 1

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 1
	owidth = 1

Analyzing hierarchy for entity <level_to_pulse> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 1
	queue_depth = 2

Analyzing hierarchy for entity <join2> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <join> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <join> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <join> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <join> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <PhiBase> in library <ahir> (architecture <Behave>) with generics.
	data_width = 8
	num_reqs = 2

Analyzing hierarchy for entity <PhiBase> in library <ahir> (architecture <Behave>) with generics.
	data_width = 32
	num_reqs = 2

Analyzing hierarchy for entity <RegisterBase> in library <ahir> (architecture <arch>) with generics.
	flow_through = false
	in_data_width = 2
	out_data_width = 32

Analyzing hierarchy for entity <RegisterBase> in library <ahir> (architecture <arch>) with generics.
	flow_through = true
	in_data_width = 32
	out_data_width = 2

Analyzing hierarchy for entity <RegisterBase> in library <ahir> (architecture <arch>) with generics.
	flow_through = true
	in_data_width = 2
	out_data_width = 2

Analyzing hierarchy for entity <RegisterBase> in library <ahir> (architecture <arch>) with generics.
	flow_through = true
	in_data_width = 8
	out_data_width = 8

Analyzing hierarchy for entity <RegisterBase> in library <ahir> (architecture <arch>) with generics.
	flow_through = true
	in_data_width = 32
	out_data_width = 32

Analyzing hierarchy for entity <BranchBase> in library <ahir> (architecture <Behave>) with generics.
	condition_width = 1

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000001111111111111111110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntOr"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010101"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010100"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntSHL"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000001111111111111111111110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000011111111111111111111110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <SplitOperatorShared> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	min_clock_period = true
	no_arbitration = true
	num_inputs = 1
	num_reqs = 2
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000001"
	constant_width = 8
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 8
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "01100100"
	constant_width = 8
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000101"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000011111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <SplitOperatorShared> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	min_clock_period = true
	no_arbitration = true
	num_inputs = 2
	num_reqs = 2
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010010"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000001101"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000001000000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <LoadReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 2
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 1

Analyzing hierarchy for entity <LoadCompleteShared> in library <ahir> (architecture <Vanilla>) with generics.
	data_width = 32
	no_arbitration = true
	num_reqs = 1
	tag_length = 1

Analyzing hierarchy for entity <LoadReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 1
	min_clock_period = true
	no_arbitration = true
	num_reqs = 2
	tag_length = 2

Analyzing hierarchy for entity <LoadCompleteShared> in library <ahir> (architecture <Vanilla>) with generics.
	data_width = 32
	no_arbitration = true
	num_reqs = 2
	tag_length = 2

Analyzing hierarchy for entity <LoadReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 1
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 1

Analyzing hierarchy for entity <StoreReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 1
	data_width = 32
	min_clock_period = true
	no_arbitration = true
	num_reqs = 2
	tag_length = 2

Analyzing hierarchy for entity <StoreCompleteShared> in library <ahir> (architecture <Behave>) with generics.
	num_reqs = 2
	tag_length = 2

Analyzing hierarchy for entity <InputMuxBaseNoData> in library <ahir> (architecture <Behave>) with generics.
	no_arbitration = true
	nreqs = 1
	twidth = 1

Analyzing hierarchy for entity <OutputDeMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 32
	no_arbitration = true
	nreqs = 1
	owidth = 32
	twidth = 1

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 2
	owidth = 2

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 2
	queue_depth = 2

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000001000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000001010"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntSub"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <LoadReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 1
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 2

Analyzing hierarchy for entity <LoadCompleteShared> in library <ahir> (architecture <Vanilla>) with generics.
	data_width = 32
	no_arbitration = true
	num_reqs = 1
	tag_length = 2

Analyzing hierarchy for entity <StoreReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 1
	data_width = 32
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 2

Analyzing hierarchy for entity <StoreCompleteShared> in library <ahir> (architecture <Behave>) with generics.
	num_reqs = 1
	tag_length = 2

Analyzing hierarchy for entity <join> in library <ahir> (architecture <default_arch>).

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000011111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntSHL"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <UnsharedOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000100000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <StoreReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 2
	data_width = 32
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 1

Analyzing hierarchy for entity <StoreCompleteShared> in library <ahir> (architecture <Behave>) with generics.
	num_reqs = 1
	tag_length = 1

Analyzing hierarchy for entity <StoreReqShared> in library <ahir> (architecture <Vanilla>) with generics.
	addr_width = 1
	data_width = 32
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 1

Analyzing hierarchy for entity <OutputPort> in library <ahir> (architecture <Base>) with generics.
	data_width = 32
	no_arbitration = true
	num_reqs = 4

Analyzing hierarchy for entity <OutputDeMuxBaseNoData> in library <ahir> (architecture <Behave>) with generics.
	no_arbitration = true
	nreqs = 1
	twidth = 1

Analyzing hierarchy for entity <OutputPortLevel> in library <ahir> (architecture <Base>) with generics.
	data_width = 32
	no_arbitration = false
	num_reqs = 1

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 32
	queue_depth = 1

Analyzing hierarchy for entity <InputPortLevel> in library <ahir> (architecture <default_arch>) with generics.
	data_width = 32
	no_arbitration = false
	num_reqs = 1

Analyzing hierarchy for entity <place> in library <ahir> (architecture <default_arch>) with generics.
	bypass = true
	marking = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000001111111111111111110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <BypassRegister> in library <ahir> (architecture <behave>) with generics.
	data_width = 32
	enable_bypass = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntOr"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010101"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010100"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntSHL"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000001111111111111111111110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000011111111111111111111110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 64
	no_arbitration = true
	nreqs = 2
	owidth = 32
	registered_output = true
	twidth = 1

Analyzing hierarchy for entity <SplitOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	twidth = 1
	use_constant = true
	zero_delay = false

Analyzing hierarchy for entity <OutputDeMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 32
	no_arbitration = true
	nreqs = 2
	owidth = 64
	twidth = 1

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true

Analyzing hierarchy for entity <BypassRegister> in library <ahir> (architecture <behave>) with generics.
	data_width = 1
	enable_bypass = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000001"
	constant_width = 8
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 8
	use_constant = true

Analyzing hierarchy for entity <BypassRegister> in library <ahir> (architecture <behave>) with generics.
	data_width = 8
	enable_bypass = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "01100100"
	constant_width = 8
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000101"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000011111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 128
	no_arbitration = true
	nreqs = 2
	owidth = 64
	registered_output = true
	twidth = 1

Analyzing hierarchy for entity <SplitOperatorBase> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	twidth = 1
	use_constant = false
	zero_delay = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010010"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000010000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000001101"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000001000000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 2
	no_arbitration = true
	nreqs = 1
	owidth = 2
	registered_output = true
	twidth = 1

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 2
	no_arbitration = true
	nreqs = 2
	owidth = 1
	registered_output = true
	twidth = 2

Analyzing hierarchy for entity <OutputDeMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 32
	no_arbitration = true
	nreqs = 2
	owidth = 64
	twidth = 2

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 1
	no_arbitration = true
	nreqs = 1
	owidth = 1
	registered_output = true
	twidth = 1

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 66
	no_arbitration = true
	nreqs = 2
	owidth = 33
	registered_output = true
	twidth = 2

Analyzing hierarchy for entity <OutputDeMuxBaseNoData> in library <ahir> (architecture <Behave>) with generics.
	no_arbitration = true
	nreqs = 2
	twidth = 2

Analyzing hierarchy for entity <Pulse_To_Level_Translate_Entity> in library <ahir> (architecture <Behave>).

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 1
	owidth = 1

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000001000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000001010"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntSub"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 1
	no_arbitration = true
	nreqs = 1
	owidth = 1
	registered_output = true
	twidth = 2

Analyzing hierarchy for entity <OutputDeMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 32
	no_arbitration = true
	nreqs = 1
	owidth = 32
	twidth = 2

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 33
	no_arbitration = true
	nreqs = 1
	owidth = 33
	registered_output = true
	twidth = 2

Analyzing hierarchy for entity <OutputDeMuxBaseNoData> in library <ahir> (architecture <Behave>) with generics.
	no_arbitration = true
	nreqs = 1
	twidth = 2

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000011111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntSHL"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "00000000000000000000000000100000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 34
	no_arbitration = true
	nreqs = 1
	owidth = 34
	registered_output = true
	twidth = 1

Analyzing hierarchy for entity <InputMuxBase> in library <ahir> (architecture <Behave>) with generics.
	iwidth = 33
	no_arbitration = true
	nreqs = 1
	owidth = 33
	registered_output = true
	twidth = 1

Analyzing hierarchy for entity <OutputPortLevel> in library <ahir> (architecture <Base>) with generics.
	data_width = 32
	no_arbitration = true
	num_reqs = 4

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 33
	queue_depth = 2

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 2
	owidth = 1

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 65
	queue_depth = 2

Analyzing hierarchy for entity <GenericCombinationalOperator> in library <ahir> (architecture <Vanilla>) with generics.
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 3
	queue_depth = 2

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 2
	owidth = 2

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 2
	queue_depth = 2

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 35
	queue_depth = 2

Analyzing hierarchy for entity <Pulse_To_Level_Translate_Entity> in library <ahir> (architecture <Behave>).

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 1
	owidth = 2

Analyzing hierarchy for entity <BinaryEncoder> in library <ahir> (architecture <LowLevel>) with generics.
	iwidth = 1
	owidth = 1

Analyzing hierarchy for entity <QueueBase> in library <ahir> (architecture <behave>) with generics.
	data_width = 34
	queue_depth = 2

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ahir_system> in library <work> (Architecture <Default>).
Entity <ahir_system> analyzed. Unit <ahir_system> generated.

Analyzing generic Entity <SplitCallArbiterNoInargsNoOutargs> in library <ahir> (Architecture <Struct>).
	callee_tag_length = 1
	caller_tag_length = 1
	num_reqs = 1
Entity <SplitCallArbiterNoInargsNoOutargs> analyzed. Unit <SplitCallArbiterNoInargsNoOutargs> generated.

Analyzing generic Entity <BinaryEncoder.1> in library <ahir> (Architecture <LowLevel>).
	iwidth = 1
	owidth = 1
Entity <BinaryEncoder.1> analyzed. Unit <BinaryEncoder.1> generated.

Analyzing generic Entity <a5init> in library <work> (Architecture <Default>).
	tag_length = 1
WARNING:Xst:753 - "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" line 608: Unconnected output port 'push_ack' of component 'QueueBase'.
WARNING:Xst:753 - "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" line 608: Unconnected output port 'pop_ack' of component 'QueueBase'.
Entity <a5init> analyzed. Unit <a5init> generated.

Analyzing Entity <level_to_pulse> in library <ahir> (Architecture <default_arch>).
Entity <level_to_pulse> analyzed. Unit <level_to_pulse> generated.

Analyzing generic Entity <QueueBase.1> in library <ahir> (Architecture <behave>).
	data_width = 1
	queue_depth = 2
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9844: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <queue_size>, <top_pointer>, <bottom_pointer>, <reset>, <push_req>, <pop_req>
Entity <QueueBase.1> analyzed. Unit <QueueBase.1> generated.

Analyzing Entity <join2> in library <ahir> (Architecture <default_arch>).
Entity <join2> analyzed. Unit <join2> generated.

Analyzing Entity <join.1> in library <ahir> (Architecture <default_arch>).
Entity <join.1> analyzed. Unit <join.1> generated.

Analyzing generic Entity <place> in library <ahir> (Architecture <default_arch>).
	bypass = true
	marking = false
Entity <place> analyzed. Unit <place> generated.

Analyzing Entity <join.2> in library <ahir> (Architecture <default_arch>).
Entity <join.2> analyzed. Unit <join.2> generated.

Analyzing Entity <join.3> in library <ahir> (Architecture <default_arch>).
Entity <join.3> analyzed. Unit <join.3> generated.

Analyzing Entity <join.4> in library <ahir> (Architecture <default_arch>).
Entity <join.4> analyzed. Unit <join.4> generated.

Analyzing generic Entity <PhiBase.1> in library <ahir> (Architecture <Behave>).
	data_width = 8
	num_reqs = 2
Entity <PhiBase.1> analyzed. Unit <PhiBase.1> generated.

Analyzing generic Entity <PhiBase.2> in library <ahir> (Architecture <Behave>).
	data_width = 32
	num_reqs = 2
Entity <PhiBase.2> analyzed. Unit <PhiBase.2> generated.

Analyzing generic Entity <RegisterBase.1> in library <ahir> (Architecture <arch>).
	flow_through = false
	in_data_width = 2
	out_data_width = 32
INFO:Xst:2679 - Register <dout<31>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<30>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<29>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<28>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<27>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<26>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<25>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<24>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<23>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<22>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<21>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<20>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<19>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<18>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<17>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<16>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<15>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<14>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<13>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<12>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<11>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<10>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<9>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<8>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<7>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<6>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<5>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<4>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<3>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dout<2>> in unit <RegisterBase.1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <RegisterBase.1> analyzed. Unit <RegisterBase.1> generated.

Analyzing generic Entity <RegisterBase.2> in library <ahir> (Architecture <arch>).
	flow_through = true
	in_data_width = 32
	out_data_width = 2
Entity <RegisterBase.2> analyzed. Unit <RegisterBase.2> generated.

Analyzing generic Entity <RegisterBase.3> in library <ahir> (Architecture <arch>).
	flow_through = true
	in_data_width = 2
	out_data_width = 2
Entity <RegisterBase.3> analyzed. Unit <RegisterBase.3> generated.

Analyzing generic Entity <RegisterBase.4> in library <ahir> (Architecture <arch>).
	flow_through = true
	in_data_width = 8
	out_data_width = 8
Entity <RegisterBase.4> analyzed. Unit <RegisterBase.4> generated.

Analyzing generic Entity <RegisterBase.5> in library <ahir> (Architecture <arch>).
	flow_through = true
	in_data_width = 32
	out_data_width = 32
Entity <RegisterBase.5> analyzed. Unit <RegisterBase.5> generated.

Analyzing generic Entity <BranchBase> in library <ahir> (Architecture <Behave>).
	condition_width = 1
Entity <BranchBase> analyzed. Unit <BranchBase> generated.

Analyzing generic Entity <UnsharedOperatorBase.1> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000001111111111111111110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.1> analyzed. Unit <UnsharedOperatorBase.1> generated.

Analyzing generic Entity <GenericCombinationalOperator.1> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000001111111111111111110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.1> analyzed. Unit <GenericCombinationalOperator.1> generated.

Analyzing generic Entity <BypassRegister.1> in library <ahir> (Architecture <behave>).
	data_width = 32
	enable_bypass = false
Entity <BypassRegister.1> analyzed. Unit <BypassRegister.1> generated.

Analyzing generic Entity <UnsharedOperatorBase.2> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false
Entity <UnsharedOperatorBase.2> analyzed. Unit <UnsharedOperatorBase.2> generated.

Analyzing generic Entity <GenericCombinationalOperator.2> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.2> analyzed. Unit <GenericCombinationalOperator.2> generated.

Analyzing generic Entity <UnsharedOperatorBase.3> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.3> analyzed. Unit <UnsharedOperatorBase.3> generated.

Analyzing generic Entity <GenericCombinationalOperator.3> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.3> analyzed. Unit <GenericCombinationalOperator.3> generated.

Analyzing generic Entity <UnsharedOperatorBase.4> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntOr"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false
Entity <UnsharedOperatorBase.4> analyzed. Unit <UnsharedOperatorBase.4> generated.

Analyzing generic Entity <GenericCombinationalOperator.4> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntOr"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.4> analyzed. Unit <GenericCombinationalOperator.4> generated.

Analyzing generic Entity <UnsharedOperatorBase.5> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010101"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.5> analyzed. Unit <UnsharedOperatorBase.5> generated.

Analyzing generic Entity <GenericCombinationalOperator.5> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010101"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.5> analyzed. Unit <GenericCombinationalOperator.5> generated.

Analyzing generic Entity <UnsharedOperatorBase.6> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010100"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.6> analyzed. Unit <UnsharedOperatorBase.6> generated.

Analyzing generic Entity <GenericCombinationalOperator.6> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010100"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.6> analyzed. Unit <GenericCombinationalOperator.6> generated.

Analyzing generic Entity <UnsharedOperatorBase.7> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntSHL"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.7> analyzed. Unit <UnsharedOperatorBase.7> generated.

Analyzing generic Entity <GenericCombinationalOperator.7> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntSHL"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.7> analyzed. Unit <GenericCombinationalOperator.7> generated.

Analyzing generic Entity <UnsharedOperatorBase.8> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000001111111111111111111110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.8> analyzed. Unit <UnsharedOperatorBase.8> generated.

Analyzing generic Entity <GenericCombinationalOperator.8> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000001111111111111111111110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.8> analyzed. Unit <GenericCombinationalOperator.8> generated.

Analyzing generic Entity <UnsharedOperatorBase.9> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.9> analyzed. Unit <UnsharedOperatorBase.9> generated.

Analyzing generic Entity <GenericCombinationalOperator.9> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.9> analyzed. Unit <GenericCombinationalOperator.9> generated.

Analyzing generic Entity <UnsharedOperatorBase.10> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.10> analyzed. Unit <UnsharedOperatorBase.10> generated.

Analyzing generic Entity <GenericCombinationalOperator.10> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.10> analyzed. Unit <GenericCombinationalOperator.10> generated.

Analyzing generic Entity <UnsharedOperatorBase.11> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000011111111111111111111110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.11> analyzed. Unit <UnsharedOperatorBase.11> generated.

Analyzing generic Entity <GenericCombinationalOperator.11> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000011111111111111111111110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.11> analyzed. Unit <GenericCombinationalOperator.11> generated.

Analyzing generic Entity <SplitOperatorShared.1> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	min_clock_period = true
	no_arbitration = true
	num_inputs = 1
	num_reqs = 2
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <SplitOperatorShared.1> analyzed. Unit <SplitOperatorShared.1> generated.

Analyzing generic Entity <InputMuxBase.1> in library <ahir> (Architecture <Behave>).
	iwidth = 64
	no_arbitration = true
	nreqs = 2
	owidth = 32
	registered_output = true
	twidth = 1
Entity <InputMuxBase.1> analyzed. Unit <InputMuxBase.1> generated.

Analyzing generic Entity <QueueBase.4> in library <ahir> (Architecture <behave>).
	data_width = 33
	queue_depth = 2
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9844: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <queue_size>, <top_pointer>, <bottom_pointer>, <reset>, <push_req>, <pop_req>
Entity <QueueBase.4> analyzed. Unit <QueueBase.4> generated.

Analyzing Entity <Pulse_To_Level_Translate_Entity> in library <ahir> (Architecture <Behave>).
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9760: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <pull_mode_state>, <reset>, <rL>, <aR>
Entity <Pulse_To_Level_Translate_Entity> analyzed. Unit <Pulse_To_Level_Translate_Entity> generated.

Analyzing generic Entity <BinaryEncoder.3> in library <ahir> (Architecture <LowLevel>).
	iwidth = 2
	owidth = 1
Entity <BinaryEncoder.3> analyzed. Unit <BinaryEncoder.3> generated.

Analyzing generic Entity <SplitOperatorBase.1> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	twidth = 1
	use_constant = true
	zero_delay = false
Entity <SplitOperatorBase.1> analyzed. Unit <SplitOperatorBase.1> generated.

Analyzing generic Entity <GenericCombinationalOperator.30> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.30> analyzed. Unit <GenericCombinationalOperator.30> generated.

Analyzing generic Entity <OutputDeMuxBase.2> in library <ahir> (Architecture <Behave>).
	iwidth = 32
	no_arbitration = true
	nreqs = 2
	owidth = 64
	twidth = 1
Entity <OutputDeMuxBase.2> analyzed. Unit <OutputDeMuxBase.2> generated.

Analyzing generic Entity <UnsharedOperatorBase.12> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.12> analyzed. Unit <UnsharedOperatorBase.12> generated.

Analyzing generic Entity <GenericCombinationalOperator.12> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010110"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.12> analyzed. Unit <GenericCombinationalOperator.12> generated.

Analyzing generic Entity <BypassRegister.2> in library <ahir> (Architecture <behave>).
	data_width = 1
	enable_bypass = false
Entity <BypassRegister.2> analyzed. Unit <BypassRegister.2> generated.

Analyzing generic Entity <UnsharedOperatorBase.13> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000001"
	constant_width = 8
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 8
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.13> analyzed. Unit <UnsharedOperatorBase.13> generated.

Analyzing generic Entity <GenericCombinationalOperator.13> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000001"
	constant_width = 8
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 8
	use_constant = true
Entity <GenericCombinationalOperator.13> analyzed. Unit <GenericCombinationalOperator.13> generated.

Analyzing generic Entity <BypassRegister.3> in library <ahir> (Architecture <behave>).
	data_width = 8
	enable_bypass = false
Entity <BypassRegister.3> analyzed. Unit <BypassRegister.3> generated.

Analyzing generic Entity <UnsharedOperatorBase.14> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "01100100"
	constant_width = 8
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.14> analyzed. Unit <UnsharedOperatorBase.14> generated.

Analyzing generic Entity <GenericCombinationalOperator.14> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "01100100"
	constant_width = 8
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 8
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.14> analyzed. Unit <GenericCombinationalOperator.14> generated.

Analyzing generic Entity <UnsharedOperatorBase.15> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000101"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.15> analyzed. Unit <UnsharedOperatorBase.15> generated.

Analyzing generic Entity <GenericCombinationalOperator.15> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000000101"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.15> analyzed. Unit <GenericCombinationalOperator.15> generated.

Analyzing generic Entity <UnsharedOperatorBase.16> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000011111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.16> analyzed. Unit <UnsharedOperatorBase.16> generated.

Analyzing generic Entity <GenericCombinationalOperator.16> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000011111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.16> analyzed. Unit <GenericCombinationalOperator.16> generated.

Analyzing generic Entity <SplitOperatorShared.2> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	min_clock_period = true
	no_arbitration = true
	num_inputs = 2
	num_reqs = 2
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false
Entity <SplitOperatorShared.2> analyzed. Unit <SplitOperatorShared.2> generated.

Analyzing generic Entity <InputMuxBase.2> in library <ahir> (Architecture <Behave>).
	iwidth = 128
	no_arbitration = true
	nreqs = 2
	owidth = 64
	registered_output = true
	twidth = 1
Entity <InputMuxBase.2> analyzed. Unit <InputMuxBase.2> generated.

Analyzing generic Entity <QueueBase.5> in library <ahir> (Architecture <behave>).
	data_width = 65
	queue_depth = 2
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9844: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <queue_size>, <top_pointer>, <bottom_pointer>, <reset>, <push_req>, <pop_req>
Entity <QueueBase.5> analyzed. Unit <QueueBase.5> generated.

Analyzing generic Entity <SplitOperatorBase.2> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	twidth = 1
	use_constant = false
	zero_delay = false
Entity <SplitOperatorBase.2> analyzed. Unit <SplitOperatorBase.2> generated.

Analyzing generic Entity <GenericCombinationalOperator.32> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.32> analyzed. Unit <GenericCombinationalOperator.32> generated.

Analyzing generic Entity <UnsharedOperatorBase.17> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010010"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.17> analyzed. Unit <UnsharedOperatorBase.17> generated.

Analyzing generic Entity <GenericCombinationalOperator.17> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010010"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.17> analyzed. Unit <GenericCombinationalOperator.17> generated.

Analyzing generic Entity <UnsharedOperatorBase.18> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010001"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.18> analyzed. Unit <UnsharedOperatorBase.18> generated.

Analyzing generic Entity <GenericCombinationalOperator.18> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010001"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.18> analyzed. Unit <GenericCombinationalOperator.18> generated.

Analyzing generic Entity <UnsharedOperatorBase.19> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.19> analyzed. Unit <UnsharedOperatorBase.19> generated.

Analyzing generic Entity <GenericCombinationalOperator.19> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000010000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.19> analyzed. Unit <GenericCombinationalOperator.19> generated.

Analyzing generic Entity <UnsharedOperatorBase.20> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000001101"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.20> analyzed. Unit <UnsharedOperatorBase.20> generated.

Analyzing generic Entity <GenericCombinationalOperator.20> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000001101"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.20> analyzed. Unit <GenericCombinationalOperator.20> generated.

Analyzing generic Entity <UnsharedOperatorBase.21> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000001000000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.21> analyzed. Unit <UnsharedOperatorBase.21> generated.

Analyzing generic Entity <GenericCombinationalOperator.21> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000001000000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntEq"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 1
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.21> analyzed. Unit <GenericCombinationalOperator.21> generated.

Analyzing generic Entity <LoadReqShared.1> in library <ahir> (Architecture <Vanilla>).
	addr_width = 2
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 1
Entity <LoadReqShared.1> analyzed. Unit <LoadReqShared.1> generated.

Analyzing generic Entity <InputMuxBase.3> in library <ahir> (Architecture <Behave>).
	iwidth = 2
	no_arbitration = true
	nreqs = 1
	owidth = 2
	registered_output = true
	twidth = 1
Entity <InputMuxBase.3> analyzed. Unit <InputMuxBase.3> generated.

Analyzing generic Entity <QueueBase.6> in library <ahir> (Architecture <behave>).
	data_width = 3
	queue_depth = 2
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9844: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <queue_size>, <top_pointer>, <bottom_pointer>, <reset>, <push_req>, <pop_req>
Entity <QueueBase.6> analyzed. Unit <QueueBase.6> generated.

Analyzing generic Entity <LoadCompleteShared.1> in library <ahir> (Architecture <Vanilla>).
	data_width = 32
	no_arbitration = true
	num_reqs = 1
	tag_length = 1
Entity <LoadCompleteShared.1> analyzed. Unit <LoadCompleteShared.1> generated.

Analyzing generic Entity <LoadReqShared.2> in library <ahir> (Architecture <Vanilla>).
	addr_width = 1
	min_clock_period = true
	no_arbitration = true
	num_reqs = 2
	tag_length = 2
Entity <LoadReqShared.2> analyzed. Unit <LoadReqShared.2> generated.

Analyzing generic Entity <InputMuxBase.4> in library <ahir> (Architecture <Behave>).
	iwidth = 2
	no_arbitration = true
	nreqs = 2
	owidth = 1
	registered_output = true
	twidth = 2
Entity <InputMuxBase.4> analyzed. Unit <InputMuxBase.4> generated.

Analyzing generic Entity <BinaryEncoder.2> in library <ahir> (Architecture <LowLevel>).
	iwidth = 2
	owidth = 2
Entity <BinaryEncoder.2> analyzed. Unit <BinaryEncoder.2> generated.

Analyzing generic Entity <LoadCompleteShared.2> in library <ahir> (Architecture <Vanilla>).
	data_width = 32
	no_arbitration = true
	num_reqs = 2
	tag_length = 2
Entity <LoadCompleteShared.2> analyzed. Unit <LoadCompleteShared.2> generated.

Analyzing generic Entity <OutputDeMuxBase.3> in library <ahir> (Architecture <Behave>).
	iwidth = 32
	no_arbitration = true
	nreqs = 2
	owidth = 64
	twidth = 2
Entity <OutputDeMuxBase.3> analyzed. Unit <OutputDeMuxBase.3> generated.

Analyzing generic Entity <LoadReqShared.3> in library <ahir> (Architecture <Vanilla>).
	addr_width = 1
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 1
Entity <LoadReqShared.3> analyzed. Unit <LoadReqShared.3> generated.

Analyzing generic Entity <InputMuxBase.5> in library <ahir> (Architecture <Behave>).
	iwidth = 1
	no_arbitration = true
	nreqs = 1
	owidth = 1
	registered_output = true
	twidth = 1
Entity <InputMuxBase.5> analyzed. Unit <InputMuxBase.5> generated.

Analyzing generic Entity <QueueBase.2> in library <ahir> (Architecture <behave>).
	data_width = 2
	queue_depth = 2
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9844: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <queue_size>, <top_pointer>, <bottom_pointer>, <reset>, <push_req>, <pop_req>
Entity <QueueBase.2> analyzed. Unit <QueueBase.2> generated.

Analyzing generic Entity <StoreReqShared.1> in library <ahir> (Architecture <Vanilla>).
	addr_width = 1
	data_width = 32
	min_clock_period = true
	no_arbitration = true
	num_reqs = 2
	tag_length = 2
Entity <StoreReqShared.1> analyzed. Unit <StoreReqShared.1> generated.

Analyzing generic Entity <InputMuxBase.6> in library <ahir> (Architecture <Behave>).
	iwidth = 66
	no_arbitration = true
	nreqs = 2
	owidth = 33
	registered_output = true
	twidth = 2
Entity <InputMuxBase.6> analyzed. Unit <InputMuxBase.6> generated.

Analyzing generic Entity <QueueBase.7> in library <ahir> (Architecture <behave>).
	data_width = 35
	queue_depth = 2
WARNING:Xst:819 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 9844: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <queue_size>, <top_pointer>, <bottom_pointer>, <reset>, <push_req>, <pop_req>
Entity <QueueBase.7> analyzed. Unit <QueueBase.7> generated.

Analyzing generic Entity <StoreCompleteShared.1> in library <ahir> (Architecture <Behave>).
	num_reqs = 2
	tag_length = 2
Entity <StoreCompleteShared.1> analyzed. Unit <StoreCompleteShared.1> generated.

Analyzing generic Entity <OutputDeMuxBaseNoData.2> in library <ahir> (Architecture <Behave>).
	no_arbitration = true
	nreqs = 2
	twidth = 2
Entity <OutputDeMuxBaseNoData.2> analyzed. Unit <OutputDeMuxBaseNoData.2> generated.

Analyzing generic Entity <InputMuxBaseNoData> in library <ahir> (Architecture <Behave>).
	no_arbitration = true
	nreqs = 1
	twidth = 1
Entity <InputMuxBaseNoData> analyzed. Unit <InputMuxBaseNoData> generated.

Analyzing generic Entity <OutputDeMuxBase.1> in library <ahir> (Architecture <Behave>).
	iwidth = 32
	no_arbitration = true
	nreqs = 1
	owidth = 32
	twidth = 1
Entity <OutputDeMuxBase.1> analyzed. Unit <OutputDeMuxBase.1> generated.

Analyzing generic Entity <SplitCallArbiterNoInargs> in library <ahir> (Architecture <Struct>).
	callee_tag_length = 2
	caller_tag_length = 1
	num_reqs = 2
	return_data_width = 32
Entity <SplitCallArbiterNoInargs> analyzed. Unit <SplitCallArbiterNoInargs> generated.

Analyzing generic Entity <a5reg> in library <work> (Architecture <Default>).
	tag_length = 2
WARNING:Xst:753 - "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" line 7414: Unconnected output port 'push_ack' of component 'QueueBase'.
WARNING:Xst:753 - "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" line 7414: Unconnected output port 'pop_ack' of component 'QueueBase'.
Entity <a5reg> analyzed. Unit <a5reg> generated.

Analyzing generic Entity <UnsharedOperatorBase.22> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false
Entity <UnsharedOperatorBase.22> analyzed. Unit <UnsharedOperatorBase.22> generated.

Analyzing generic Entity <GenericCombinationalOperator.22> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntAnd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
Entity <GenericCombinationalOperator.22> analyzed. Unit <GenericCombinationalOperator.22> generated.

Analyzing generic Entity <UnsharedOperatorBase.23> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000001000"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.23> analyzed. Unit <UnsharedOperatorBase.23> generated.

Analyzing generic Entity <GenericCombinationalOperator.23> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000001000"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.23> analyzed. Unit <GenericCombinationalOperator.23> generated.

Analyzing generic Entity <UnsharedOperatorBase.24> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.24> analyzed. Unit <UnsharedOperatorBase.24> generated.

Analyzing generic Entity <GenericCombinationalOperator.24> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntXor"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.24> analyzed. Unit <GenericCombinationalOperator.24> generated.

Analyzing generic Entity <UnsharedOperatorBase.25> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000001010"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.25> analyzed. Unit <UnsharedOperatorBase.25> generated.

Analyzing generic Entity <GenericCombinationalOperator.25> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "00000000000000000000000000001010"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntLSHR"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
WARNING:Xst:795 - "/home/madhav/ahirgit/AHIR/vhdl/release/ahir.vhdl" line 2994: Size of operands are different : result is <false>.
Entity <GenericCombinationalOperator.25> analyzed. Unit <GenericCombinationalOperator.25> generated.

Analyzing generic Entity <UnsharedOperatorBase.26> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntSub"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
	zero_delay = false
Entity <UnsharedOperatorBase.26> analyzed. Unit <UnsharedOperatorBase.26> generated.

Analyzing generic Entity <GenericCombinationalOperator.26> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "0"
	constant_width = 1
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 32
	num_inputs = 2
	operator_id = "ApIntSub"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = false
Entity <GenericCombinationalOperator.26> analyzed. Unit <GenericCombinationalOperator.26> generated.

Analyzing generic Entity <UnsharedOperatorBase.27> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	flow_through = false
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
	zero_delay = false
Entity <UnsharedOperatorBase.27> analyzed. Unit <UnsharedOperatorBase.27> generated.

Analyzing generic Entity <GenericCombinationalOperator.27> in library <ahir> (Architecture <Vanilla>).
	constant_operand = "11111111111111111111111111111111"
	constant_width = 32
	input1_characteristic_width = 0
	input1_is_int = true
	input1_mantissa_width = 0
	input2_characteristic_width = 0
	input2_is_int = true
	input2_mantissa_width = 0
	iwidth_1 = 32
	iwidth_2 = 0
	num_inputs = 1
	operator_id = "ApIntAdd"
	output_characteristic_width = 0
	output_is_int = true
	output_mantissa_width = 0
	owidth = 32
	use_constant = true
Entity <GenericCombinationalOperator.27> analyzed. Unit <GenericCombinationalOperator.27> generated.

Analyzing generic Entity <LoadReqShared.4> in library <ahir> (Architecture <Vanilla>).
	addr_width = 1
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 2
Entity <LoadReqShared.4> analyzed. Unit <LoadReqShared.4> generated.

Analyzing generic Entity <InputMuxBase.7> in library <ahir> (Architecture <Behave>).
	iwidth = 1
	no_arbitration = true
	nreqs = 1
	owidth = 1
	registered_output = true
	twidth = 2
Entity <InputMuxBase.7> analyzed. Unit <InputMuxBase.7> generated.

Analyzing generic Entity <BinaryEncoder.4> in library <ahir> (Architecture <LowLevel>).
	iwidth = 1
	owidth = 2
Entity <BinaryEncoder.4> analyzed. Unit <BinaryEncoder.4> generated.

Analyzing generic Entity <LoadCompleteShared.3> in library <ahir> (Architecture <Vanilla>).
	data_width = 32
	no_arbitration = true
	num_reqs = 1
	tag_length = 2
Entity <LoadCompleteShared.3> analyzed. Unit <LoadCompleteShared.3> generated.

Analyzing generic Entity <OutputDeMuxBase.4> in library <ahir> (Architecture <Behave>).
	iwidth = 32
	no_arbitration = true
	nreqs = 1
	owidth = 32
	twidth = 2
Entity <OutputDeMuxBase.4> analyzed. Unit <OutputDeMuxBase.4> generated.

Analyzing generic Entity <StoreReqShared.2> in library <ahir> (Architecture <Vanilla>).
	addr_width = 1
	data_width = 32
	min_clock_period = true
	no_arbitration = true
	num_reqs = 1
	tag_length = 2
Entity <StoreReqShared.2> analyzed. Unit <StoreReqShared.2> generated.

Analyzing generic Entity <InputMuxBase.8> in library <ahir> (Architecture <Behave>).
	iwidth = 33
	no_arbitration = true
	nreqs = 1
	owidth = 33
	registered_output = true
	twidth = 2
Entity <InputMuxBase.8> analyzed. Unit <InputMuxBase.8> generated.

Analyzing generic Entity <StoreCompleteShared.2> in library <ahir> (Architecture <Behave>).
	num_reqs = 1
	tag_length = 2
Entity <StoreCompleteShared.2> analyzed. Unit <StoreCompleteShared.2> generated.

Analyzing generic Entity <OutputDeMuxBaseNoData.3> in library <ahir> (Architecture <Behave>).
	no_arbitration = true
	nreqs = 1
	twidth = 2
Entity <OutputDeMuxBaseNoData.3> analyzed. Unit <OutputDeMuxBaseNoData.3> generated.

Analyzing generic Entity <main_inner> in library <work> (Architecture <Default>).
	tag_length = 1
WARNING:Xst:753 - "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" line 12625: Unconnected output port 'push_ack' of component 'QueueBase'.
WARNING:Xst:753 - "/home/madhav/ahirgit/AHIR/v2/CtestBench/examples/a5/vhdl/ahir_system.vhdl" line 12625: Unconnected output port 'pop_ack' of component 'QueueBase'.
