{"vcs1":{"timestamp_begin":1726412565.627794005, "rt":1.67, "ut":0.75, "st":0.30}}
{"vcselab":{"timestamp_begin":1726412567.381176130, "rt":0.76, "ut":0.25, "st":0.06}}
{"link":{"timestamp_begin":1726412568.227761736, "rt":0.43, "ut":0.27, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726412565.003049726}
{"VCS_COMP_START_TIME": 1726412565.003049726}
{"VCS_COMP_END_TIME": 1726412581.685054860}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353884}}
{"stitch_vcselab": {"peak_mem": 225840}}
