#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 10 10:19:37 2025
# Process ID: 12584
# Current directory: C:/Super_Mario/super_mario/super_mario.runs/impl_1
# Command line: vivado.exe -log mario_top_audio_xess.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mario_top_audio_xess.tcl -notrace
# Log file: C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess.vdi
# Journal file: C:/Super_Mario/super_mario/super_mario.runs/impl_1\vivado.jou
# Running On: Taurus, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 24, Host memory: 33777 MB
#-----------------------------------------------------------
source mario_top_audio_xess.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Super_Mario/super_mario/hdmi_tx_0_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado1/Vivado/2022.2/data/ip'.
Command: link_design -top mario_top_audio_xess -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'audio_ctrl/audio_fifo/audio_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_0_0/bd_mario_axi_gpio_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_2_0/bd_mario_axi_gpio_2_0.dcp' for cell 'bd_mario_i/bd_mario_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_3_0/bd_mario_axi_gpio_3_0.dcp' for cell 'bd_mario_i/bd_mario_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_timer_0_0/bd_mario_axi_timer_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_uartlite_0_0/bd_mario_axi_uartlite_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_clk_wiz_0_0/bd_mario_clk_wiz_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mdm_1_0/bd_mario_mdm_1_0.dcp' for cell 'bd_mario_i/bd_mario_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_0/bd_mario_microblaze_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_axi_intc_0/bd_mario_microblaze_0_axi_intc_0.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mig_7series_0_0/bd_mario_mig_7series_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rgb2dvi_0_0/bd_mario_rgb2dvi_0_0.dcp' for cell 'bd_mario_i/bd_mario_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_clk_wiz_0_124M_1/bd_mario_rst_clk_wiz_0_124M_1.dcp' for cell 'bd_mario_i/bd_mario_i/rst_clk_wiz_0_124M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_mig_7series_0_83M_0/bd_mario_rst_mig_7series_0_83M_0.dcp' for cell 'bd_mario_i/bd_mario_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0.dcp' for cell 'bd_mario_i/bd_mario_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_xbar_0/bd_mario_xbar_0.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_0/bd_mario_auto_pc_0.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_1/bd_mario_auto_pc_1.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_2/bd_mario_auto_pc_2.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_3/bd_mario_auto_pc_3.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_4/bd_mario_auto_pc_4.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_5/bd_mario_auto_pc_5.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_6/bd_mario_auto_pc_6.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_auto_pc_7/bd_mario_auto_pc_7.dcp' for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 994.281 ; gain = 5.316
INFO: [Netlist 29-17] Analyzing 3725 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_0/bd_mario_microblaze_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_0/bd_mario_microblaze_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/microblaze_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mig_7series_0_0/bd_mario_mig_7series_0_0/user_design/constraints/bd_mario_mig_7series_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: bd_mario_i/bd_mario_i/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mig_7series_0_0/bd_mario_mig_7series_0_0/user_design/constraints/bd_mario_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mig_7series_0_0/bd_mario_mig_7series_0_0/user_design/constraints/bd_mario_mig_7series_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/mig_7series_0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_axi_intc_0/bd_mario_microblaze_0_axi_intc_0.xdc] for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_axi_intc_0/bd_mario_microblaze_0_axi_intc_0.xdc] for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_mig_7series_0_83M_0/bd_mario_rst_mig_7series_0_83M_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_mig_7series_0_83M_0/bd_mario_rst_mig_7series_0_83M_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_mig_7series_0_83M_0/bd_mario_rst_mig_7series_0_83M_0.xdc] for cell 'bd_mario_i/bd_mario_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_mig_7series_0_83M_0/bd_mario_rst_mig_7series_0_83M_0.xdc] for cell 'bd_mario_i/bd_mario_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_uartlite_0_0/bd_mario_axi_uartlite_0_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_uartlite_0_0/bd_mario_axi_uartlite_0_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_uartlite_0_0/bd_mario_axi_uartlite_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_uartlite_0_0/bd_mario_axi_uartlite_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_timer_0_0/bd_mario_axi_timer_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_timer_0_0/bd_mario_axi_timer_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_timer_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_0_0/bd_mario_axi_gpio_0_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_0_0/bd_mario_axi_gpio_0_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_0_0/bd_mario_axi_gpio_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_0_0/bd_mario_axi_gpio_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_clk_wiz_0_0/bd_mario_clk_wiz_0_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_clk_wiz_0_0/bd_mario_clk_wiz_0_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/clk_wiz_0/inst'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_clk_wiz_0_0/bd_mario_clk_wiz_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_clk_wiz_0_0/bd_mario_clk_wiz_0_0.xdc] for cell 'bd_mario_i/bd_mario_i/clk_wiz_0/inst'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_clk_wiz_0_124M_1/bd_mario_rst_clk_wiz_0_124M_1_board.xdc] for cell 'bd_mario_i/bd_mario_i/rst_clk_wiz_0_124M/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_clk_wiz_0_124M_1/bd_mario_rst_clk_wiz_0_124M_1_board.xdc] for cell 'bd_mario_i/bd_mario_i/rst_clk_wiz_0_124M/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_clk_wiz_0_124M_1/bd_mario_rst_clk_wiz_0_124M_1.xdc] for cell 'bd_mario_i/bd_mario_i/rst_clk_wiz_0_124M/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rst_clk_wiz_0_124M_1/bd_mario_rst_clk_wiz_0_124M_1.xdc] for cell 'bd_mario_i/bd_mario_i/rst_clk_wiz_0_124M/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/spi_usb/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/spi_usb/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0.xdc] for cell 'bd_mario_i/bd_mario_i/spi_usb/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0.xdc] for cell 'bd_mario_i/bd_mario_i/spi_usb/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_2_0/bd_mario_axi_gpio_2_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_2_0/bd_mario_axi_gpio_2_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_2/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_2_0/bd_mario_axi_gpio_2_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_2_0/bd_mario_axi_gpio_2_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_2/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_3_0/bd_mario_axi_gpio_3_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_3_0/bd_mario_axi_gpio_3_0_board.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_3/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_3_0/bd_mario_axi_gpio_3_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_axi_gpio_3_0/bd_mario_axi_gpio_3_0.xdc] for cell 'bd_mario_i/bd_mario_i/axi_gpio_3/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'bd_mario_i/bd_mario_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'bd_mario_i/bd_mario_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1717.445 ; gain = 481.902
Finished Parsing XDC File [c:/Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'audio_ctrl/audio_fifo/audio_fifo_inst/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'audio_ctrl/audio_fifo/audio_fifo_inst/U0'
Parsing XDC File [C:/Super_Mario/super_mario/mario_constraints.xdc]
Finished Parsing XDC File [C:/Super_Mario/super_mario/mario_constraints.xdc]
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_axi_intc_0/bd_mario_microblaze_0_axi_intc_0_clocks.xdc] for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_microblaze_0_axi_intc_0/bd_mario_microblaze_0_axi_intc_0_clocks.xdc] for cell 'bd_mario_i/bd_mario_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mdm_1_0/bd_mario_mdm_1_0.xdc] for cell 'bd_mario_i/bd_mario_i/mdm_1/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_mdm_1_0/bd_mario_mdm_1_0.xdc] for cell 'bd_mario_i/bd_mario_i/mdm_1/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0_clocks.xdc] for cell 'bd_mario_i/bd_mario_i/spi_usb/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_spi_usb_0/bd_mario_spi_usb_0_clocks.xdc] for cell 'bd_mario_i/bd_mario_i/spi_usb/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'bd_mario_i/bd_mario_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/bd/bd_mario/ip/bd_mario_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'bd_mario_i/bd_mario_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'audio_ctrl/audio_fifo/audio_fifo_inst/U0'
Finished Parsing XDC File [c:/Super_Mario/super_mario/super_mario.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'audio_ctrl/audio_fifo/audio_fifo_inst/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
CRITICAL WARNING: [Memdata 28-127] data2mem failed because the ADDRESS_SPACE specification is incorrect or empty. Check the bmm file or the bmm_info_* properties. The design BRAM initialization strings have not been updated.
 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1717.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 120 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 110 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

40 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.445 ; gain = 1249.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1717.445 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bcda01c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1717.445 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/any_key_prev_i_1 into driver instance bd_mario_i/any_key_prev_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance bd_mario_i/bd_mario_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_1 into driver instance bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_FPU.mem_NanA_2_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_1 into driver instance bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_exception_from_ex_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_30__0 into driver instance bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_31__0, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1 into driver instance bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[10]_i_1 into driver instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[10]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot[10]_i_1__1 into driver instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[10]_i_2__1, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/i___33_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/i___33_i_3, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/i___52_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_i_1__3 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/i___57_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_i_1__4 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[5]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_i_1__5 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[6]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_i_1__6 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rb_hit_busies.rb_hit_busies_r_lcl[7]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][0]_srl8_i_1 into driver instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/memory_reg[7][0]_srl8_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1 into driver instance bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1 into driver instance bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/Red6_i_12 into driver instance game_engine/Red6_i_21, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/key_1_prev_i_1 into driver instance game_engine/key_1_prev_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/key_n_prev_i_1 into driver instance game_engine/key_n_prev_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/key_p_prev_i_1 into driver instance game_engine/key_p_prev_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/key_r_prev_i_1 into driver instance game_engine/key_r_prev_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/koopa_x[0][10]_i_251 into driver instance game_engine/koopa_x[0][4]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/luigi_x[7]_i_145 into driver instance game_engine/luigi_x[12]_i_6, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter game_engine/mario_x[12]_i_116 into driver instance game_engine/mario_x[12]_i_10, which resulted in an inversion of 20 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b97799ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 688 cells and removed 886 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 24 inverter(s) to 59 load pin(s).
Phase 2 Constant propagation | Checksum: 11c293a4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2038.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1592 cells and removed 4346 cells
INFO: [Opt 31-1021] In phase Constant propagation, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17e862438

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 3074 cells
INFO: [Opt 31-1021] In phase Sweep, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG audio_ctrl/sample_clk_reg_n_0_BUFG_inst to drive 92 load(s) on clock net audio_ctrl/sample_clk_reg_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG bd_mario_i/bd_mario_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net bd_mario_i/bd_mario_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1bd6241bc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.922 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bd6241bc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 168f374e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             688  |             886  |                                             30  |
|  Constant propagation         |            1592  |            4346  |                                              9  |
|  Sweep                        |               2  |            3074  |                                             22  |
|  BUFG optimization            |               2  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              9  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2038.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1719ade49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.922 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 9 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 1331c6086

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2391.996 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1331c6086

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2391.996 ; gain = 353.074

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23b2da75a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.996 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 23b2da75a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.996 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2391.996 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23b2da75a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2391.996 ; gain = 674.551
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mario_top_audio_xess_drc_opted.rpt -pb mario_top_audio_xess_drc_opted.pb -rpx mario_top_audio_xess_drc_opted.rpx
Command: report_drc -file mario_top_audio_xess_drc_opted.rpt -pb mario_top_audio_xess_drc_opted.pb -rpx mario_top_audio_xess_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1616fbddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2391.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcca5fd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a9c518e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a9c518e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a9c518e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11e48075d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e1e1e6c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d55c544a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16161150f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 131 LUTNM shape to break, 1700 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 27, two critical 104, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 695 nets or LUTs. Breaked 0 LUT, combined 695 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_mario_i/bd_mario_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2391.996 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            695  |                   695  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           10  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |            695  |                   696  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21b02ee5d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: cdb90b74

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 2 Global Placement | Checksum: cdb90b74

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fb72b9dd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19981fba6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10b94c1fc

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c901a99b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 105f19718

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 228fc0eaf

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d2da6686

Time (s): cpu = 00:01:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dccce4af

Time (s): cpu = 00:01:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a22e04a2

Time (s): cpu = 00:01:46 ; elapsed = 00:01:22 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a22e04a2

Time (s): cpu = 00:01:46 ; elapsed = 00:01:23 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 152fa7cac

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.253 | TNS=-6146.476 |
Phase 1 Physical Synthesis Initialization | Checksum: 15477fa04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13690bd68

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 152fa7cac

Time (s): cpu = 00:01:58 ; elapsed = 00:01:30 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.349. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d29af3eb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2391.996 ; gain = 0.000

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d29af3eb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d29af3eb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d29af3eb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:45 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d29af3eb

Time (s): cpu = 00:02:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2391.996 ; gain = 0.000

Time (s): cpu = 00:02:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2391.996 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18593da5b

Time (s): cpu = 00:02:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2391.996 ; gain = 0.000
Ending Placer Task | Checksum: 9636a564

Time (s): cpu = 00:02:14 ; elapsed = 00:01:46 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:47 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mario_top_audio_xess_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mario_top_audio_xess_utilization_placed.rpt -pb mario_top_audio_xess_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mario_top_audio_xess_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2391.996 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 7.00s |  WALL: 4.32s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2391.996 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.349 | TNS=-5949.259 |
Phase 1 Physical Synthesis Initialization | Checksum: 126f1823f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.349 | TNS=-5949.259 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 126f1823f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.349 | TNS=-5949.259 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.345 | TNS=-5949.248 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.338 | TNS=-5949.175 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.337 | TNS=-5948.958 |
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0.  Re-placed instance bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_4
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.332 | TNS=-5948.887 |
INFO: [Physopt 32-663] Processed net game_engine/invincible_timer_reg_n_0_[7].  Re-placed instance game_engine/invincible_timer_reg[7]
INFO: [Physopt 32-735] Processed net game_engine/invincible_timer_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.327 | TNS=-5948.735 |
INFO: [Physopt 32-702] Processed net game_engine/invincible_timer_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/invincible_timer[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell game_engine/invincible_timer[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net game_engine/invincible_timer[6]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.319 | TNS=-5947.289 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0.  Re-placed instance bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.311 | TNS=-5947.269 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.299 | TNS=-5947.216 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net game_engine/vid_pData_0[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[9]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_16_comp.
INFO: [Physopt 32-735] Processed net game_engine/blue[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.276 | TNS=-5946.855 |
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net game_engine/vid_pData_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.273 | TNS=-5946.464 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net game_engine/vid_pData_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.268 | TNS=-5946.438 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.258 | TNS=-5946.347 |
INFO: [Physopt 32-601] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0. Net driver bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2 was replaced.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.254 | TNS=-5946.125 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net game_engine/vid_pData_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.253 | TNS=-5946.125 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.252 | TNS=-5945.929 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[5]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_20_comp.
INFO: [Physopt 32-735] Processed net game_engine/green[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.247 | TNS=-5945.734 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_engine/green[0].  Re-placed instance game_engine/bd_mario_i_i_53
INFO: [Physopt 32-735] Processed net game_engine/green[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.245 | TNS=-5945.506 |
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.244 | TNS=-5945.486 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_x_reg_n_0_[10].  Re-placed instance game_engine/luigi_x_reg[10]
INFO: [Physopt 32-735] Processed net game_engine/luigi_x_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.244 | TNS=-5945.265 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_x_reg_n_0_[6].  Re-placed instance game_engine/luigi_x_reg[6]
INFO: [Physopt 32-735] Processed net game_engine/luigi_x_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.244 | TNS=-5945.044 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_x_reg_n_0_[8].  Re-placed instance game_engine/luigi_x_reg[8]
INFO: [Physopt 32-735] Processed net game_engine/luigi_x_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.243 | TNS=-5944.823 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.229 | TNS=-5944.669 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.225 | TNS=-5944.486 |
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net game_engine/vid_pData_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.223 | TNS=-5944.483 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[1]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_24_comp_2.
INFO: [Physopt 32-735] Processed net game_engine/green[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.219 | TNS=-5943.885 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net game_engine/vid_pData_0[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[11]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_14_comp_1.
INFO: [Physopt 32-735] Processed net game_engine/blue[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.210 | TNS=-5943.282 |
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0.  Re-placed instance bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_comp
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.199 | TNS=-5943.262 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_x_reg_n_0_[11].  Re-placed instance game_engine/luigi_x_reg[11]
INFO: [Physopt 32-735] Processed net game_engine/luigi_x_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.199 | TNS=-5943.086 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_x_reg_n_0_[12].  Re-placed instance game_engine/luigi_x_reg[12]
INFO: [Physopt 32-735] Processed net game_engine/luigi_x_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.199 | TNS=-5942.942 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_x_reg_n_0_[4].  Re-placed instance game_engine/luigi_x_reg[4]
INFO: [Physopt 32-735] Processed net game_engine/luigi_x_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.190 | TNS=-5942.798 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[2]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_23_comp_1.
INFO: [Physopt 32-735] Processed net game_engine/green[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.179 | TNS=-5942.130 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[4]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_21_comp.
INFO: [Physopt 32-735] Processed net game_engine/green[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.177 | TNS=-5941.534 |
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net game_engine/vid_pData_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.171 | TNS=-5941.423 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_y_reg_n_0_[1].  Re-placed instance game_engine/luigi_y_reg[1]
INFO: [Physopt 32-735] Processed net game_engine/luigi_y_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.158 | TNS=-5941.291 |
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[5]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_20_comp_1.
INFO: [Physopt 32-735] Processed net game_engine/bd_mario_i_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.127 | TNS=-5940.107 |
INFO: [Physopt 32-134] Processed net game_engine/vid_pData_0[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[15]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_10_comp.
INFO: [Physopt 32-735] Processed net game_engine/blue[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.122 | TNS=-5939.525 |
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[1]. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.120 | TNS=-5939.484 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_y_reg_n_0_[4].  Re-placed instance game_engine/luigi_y_reg[4]
INFO: [Physopt 32-735] Processed net game_engine/luigi_y_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.120 | TNS=-5939.580 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_y_reg_n_0_[5].  Re-placed instance game_engine/luigi_y_reg[5]
INFO: [Physopt 32-735] Processed net game_engine/luigi_y_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.120 | TNS=-5939.676 |
INFO: [Physopt 32-663] Processed net game_engine/luigi_y_reg_n_0_[6].  Re-placed instance game_engine/luigi_y_reg[6]
INFO: [Physopt 32-735] Processed net game_engine/luigi_y_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.114 | TNS=-5939.839 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.113 | TNS=-5939.831 |
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net game_engine/vid_pData_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.111 | TNS=-5939.834 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[10]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_15_comp.
INFO: [Physopt 32-735] Processed net game_engine/blue[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.110 | TNS=-5939.397 |
INFO: [Physopt 32-663] Processed net game_engine/p_1_in[0].  Re-placed instance game_engine/mario_y_reg[0]
INFO: [Physopt 32-735] Processed net game_engine/p_1_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.110 | TNS=-5939.001 |
INFO: [Physopt 32-663] Processed net game_engine/p_1_in[4].  Re-placed instance game_engine/mario_y_reg[4]
INFO: [Physopt 32-735] Processed net game_engine/p_1_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.106 | TNS=-5938.605 |
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[3]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_22_comp_2.
INFO: [Physopt 32-735] Processed net game_engine/green[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5937.881 |
INFO: [Physopt 32-663] Processed net sd_card_inst/bitCnt_v_reg_n_0_[0].  Re-placed instance sd_card_inst/bitCnt_v_reg[0]
INFO: [Physopt 32-735] Processed net sd_card_inst/bitCnt_v_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5937.462 |
INFO: [Physopt 32-663] Processed net sd_card_inst/bitCnt_v_reg_n_0_[3].  Re-placed instance sd_card_inst/bitCnt_v_reg[3]
INFO: [Physopt 32-735] Processed net sd_card_inst/bitCnt_v_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5937.043 |
INFO: [Physopt 32-663] Processed net sd_card_inst/bitCnt_v_reg_n_0_[6].  Re-placed instance sd_card_inst/bitCnt_v_reg[6]
INFO: [Physopt 32-735] Processed net sd_card_inst/bitCnt_v_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5936.624 |
INFO: [Physopt 32-663] Processed net sd_card_inst/bitCnt_v_reg_n_0_[4].  Re-placed instance sd_card_inst/bitCnt_v_reg[4]
INFO: [Physopt 32-735] Processed net sd_card_inst/bitCnt_v_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5936.228 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[10].  Re-placed instance game_engine/keycode2_stable_reg[10]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5934.978 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[11].  Re-placed instance game_engine/keycode2_stable_reg[11]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5933.824 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[7].  Re-placed instance game_engine/keycode2_stable_reg[7]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5932.590 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[9].  Re-placed instance game_engine/keycode2_stable_reg[9]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5931.314 |
INFO: [Physopt 32-663] Processed net sd_card_inst/bitCnt_v_reg_n_0_[1].  Re-placed instance sd_card_inst/bitCnt_v_reg[1]
INFO: [Physopt 32-735] Processed net sd_card_inst/bitCnt_v_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5931.224 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[11].  Re-placed instance game_engine/keycode_stable_reg[11]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5929.908 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[15].  Re-placed instance game_engine/keycode2_stable_reg[15]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5928.430 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[1].  Re-placed instance game_engine/keycode2_stable_reg[1]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5926.940 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[2].  Re-placed instance game_engine/keycode2_stable_reg[2]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5925.456 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[30].  Re-placed instance game_engine/keycode_stable_reg[30]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5924.287 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[31].  Re-placed instance game_engine/keycode_stable_reg[31]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5923.090 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[9].  Re-placed instance game_engine/keycode_stable_reg[9]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5921.818 |
INFO: [Physopt 32-663] Processed net sd_card_inst/tx_v_reg_n_0_[27].  Re-placed instance sd_card_inst/tx_v_reg[27]
INFO: [Physopt 32-735] Processed net sd_card_inst/tx_v_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5921.142 |
INFO: [Physopt 32-663] Processed net sd_card_inst/tx_v_reg_n_0_[28].  Re-placed instance sd_card_inst/tx_v_reg[28]
INFO: [Physopt 32-735] Processed net sd_card_inst/tx_v_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5920.466 |
INFO: [Physopt 32-663] Processed net sd_card_inst/tx_v_reg_n_0_[29].  Re-placed instance sd_card_inst/tx_v_reg[29]
INFO: [Physopt 32-735] Processed net sd_card_inst/tx_v_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5919.790 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[13].  Re-placed instance game_engine/keycode_stable_reg[13]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5919.066 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[27].  Re-placed instance game_engine/keycode_stable_reg[27]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5918.885 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[28].  Re-placed instance game_engine/keycode_stable_reg[28]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5918.516 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[29].  Re-placed instance game_engine/keycode_stable_reg[29]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5918.350 |
INFO: [Physopt 32-702] Processed net sd_card_inst/bitCnt_v_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/bitCnt_v[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/bitCnt_v[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net sd_card_inst/bitCnt_v[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5916.270 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[22].  Re-placed instance game_engine/keycode_stable_reg[22]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5915.498 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[4].  Re-placed instance game_engine/keycode_stable_reg[4]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5914.824 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[8].  Re-placed instance game_engine/keycode_stable_reg[8]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5914.275 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[5].  Re-placed instance game_engine/keycode_stable_reg[5]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5913.436 |
INFO: [Physopt 32-663] Processed net game_engine/key_n_prev.  Re-placed instance game_engine/key_n_prev_reg
INFO: [Physopt 32-735] Processed net game_engine/key_n_prev. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5911.545 |
INFO: [Physopt 32-663] Processed net game_engine/key_r_prev.  Re-placed instance game_engine/key_r_prev_reg
INFO: [Physopt 32-735] Processed net game_engine/key_r_prev. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5909.654 |
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[4].  Re-placed instance game_engine/keycode2_stable_reg[4]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5908.570 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[0].  Re-placed instance game_engine/keycode_stable_reg[0]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5908.140 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[10].  Re-placed instance game_engine/keycode_stable_reg[10]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5907.464 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[19].  Re-placed instance game_engine/keycode_stable_reg[19]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5907.075 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[23].  Re-placed instance game_engine/keycode_stable_reg[23]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5906.933 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[25].  Re-placed instance game_engine/keycode_stable_reg[25]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5906.698 |
INFO: [Physopt 32-702] Processed net game_engine/keycode_stable_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_mario_i/bbstub_init_calib_complete. Replicated 8 times.
INFO: [Physopt 32-735] Processed net bd_mario_i/bbstub_init_calib_complete. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5806.747 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[14].  Re-placed instance game_engine/keycode_stable_reg[14]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5805.951 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[15].  Re-placed instance game_engine/keycode_stable_reg[15]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5805.866 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[15].  Re-placed instance game_engine/keycode_stable_reg[15]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5805.296 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[1].  Re-placed instance game_engine/keycode_stable_reg[1]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5805.135 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[1].  Re-placed instance game_engine/keycode_stable_reg[1]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5804.616 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[24].  Re-placed instance game_engine/keycode_stable_reg[24]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5804.218 |
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[24].  Re-placed instance game_engine/keycode_stable_reg[24]
INFO: [Physopt 32-735] Processed net game_engine/keycode_stable_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5803.777 |
INFO: [Physopt 32-81] Processed net bd_mario_i/bbstub_init_calib_complete_repN_1. Replicated 8 times.
INFO: [Physopt 32-735] Processed net bd_mario_i/bbstub_init_calib_complete_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5781.269 |
INFO: [Physopt 32-663] Processed net game_engine/score_reg_n_0_[20].  Re-placed instance game_engine/score_reg[20]
INFO: [Physopt 32-735] Processed net game_engine/score_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5779.900 |
INFO: [Physopt 32-702] Processed net game_engine/keycode_stable_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_13 was not replicated.
INFO: [Physopt 32-663] Processed net bd_mario_i/bbstub_init_calib_complete_repN_13.  Re-placed instance bd_mario_i/current_level[2]_i_2_replica_13
INFO: [Physopt 32-735] Processed net bd_mario_i/bbstub_init_calib_complete_repN_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5781.345 |
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_13 was not replicated.
INFO: [Physopt 32-81] Processed net bd_mario_i/bbstub_init_calib_complete_repN_13. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_mario_i/bbstub_init_calib_complete_repN_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5804.012 |
INFO: [Physopt 32-663] Processed net game_engine/level[1].  Re-placed instance game_engine/current_level_reg[1]
INFO: [Physopt 32-735] Processed net game_engine/level[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5802.773 |
INFO: [Physopt 32-663] Processed net game_engine/time_tick_reg[2].  Re-placed instance game_engine/time_tick_reg[2]
INFO: [Physopt 32-735] Processed net game_engine/time_tick_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5801.646 |
INFO: [Physopt 32-663] Processed net game_engine/time_tick_reg[3].  Re-placed instance game_engine/time_tick_reg[3]
INFO: [Physopt 32-735] Processed net game_engine/time_tick_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-5800.518 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net game_engine/time_tick_reg[4].  Re-placed instance game_engine/time_tick_reg[4]
INFO: [Physopt 32-735] Processed net game_engine/time_tick_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net game_engine/time_tick_reg[5].  Re-placed instance game_engine/time_tick_reg[5]
INFO: [Physopt 32-735] Processed net game_engine/time_tick_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[3].  Re-placed instance game_engine/keycode2_stable_reg[3]
INFO: [Physopt 32-735] Processed net game_engine/keycode2_stable_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net bd_mario_i/bbstub_init_calib_complete_repN_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]. Replicated 5 times.
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]_repN_4.  Re-placed instance bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_replica_4
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[15].  Re-placed instance game_engine/keycode_stable_reg[15]
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[1].  Re-placed instance game_engine/keycode_stable_reg[1]
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[24].  Re-placed instance game_engine/keycode_stable_reg[24]
INFO: [Physopt 32-702] Processed net game_engine/keycode2_stable_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_14 was not replicated.
INFO: [Physopt 32-663] Processed net bd_mario_i/bbstub_init_calib_complete_repN_14.  Re-placed instance bd_mario_i/current_level[2]_i_2_replica_14
INFO: [Physopt 32-663] Processed net game_engine/p_0_in268_in.  Re-placed instance game_engine/anim_counter_reg[2]
INFO: [Physopt 32-663] Processed net game_engine/current_level_reg[0]_rep_n_0.  Re-placed instance game_engine/current_level_reg[0]_rep
INFO: [Physopt 32-663] Processed net game_engine/current_level_reg[2]_rep_n_0.  Re-placed instance game_engine/current_level_reg[2]_rep
INFO: [Physopt 32-663] Processed net game_engine/current_level_reg[2]_rep__0_n_0.  Re-placed instance game_engine/current_level_reg[2]_rep__0
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[14].  Re-placed instance game_engine/keycode_stable_reg[14]
INFO: [Physopt 32-663] Processed net game_engine/keycode_stable_reg_n_0_[14].  Re-placed instance game_engine/keycode_stable_reg[14]
INFO: [Physopt 32-663] Processed net game_engine/keycode_prev_reg[29]_0[8].  Re-placed instance game_engine/keycode_prev_reg[8]
INFO: [Physopt 32-663] Processed net game_engine/keycode_prev_reg[29]_0[9].  Re-placed instance game_engine/keycode_prev_reg[9]
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_14 was not replicated.
INFO: [Physopt 32-702] Processed net bd_mario_i/bbstub_init_calib_complete_repN_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]_repN. Replicated 1 times.
INFO: [Physopt 32-663] Processed net game_engine/keycode2_stable_reg_n_0_[13].  Re-placed instance game_engine/keycode2_stable_reg[13]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[0].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[4].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[10]_0[0].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[10]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[1].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[3].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[3]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[8].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[8]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg_n_0_[0].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[0]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg_n_0_[1].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[1]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg_n_0_[2].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[2]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg_n_0_[0].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg_n_0_[1].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[2].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[6].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[6]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[9].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[9]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg_n_0_[0].  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_5_in.  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[1]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_6_in.  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[2]
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_8_in.  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[4]
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot0.  Re-placed instance bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[4]_i_3__0
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-242] Processed net bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot0. Rewired (signal push) bd_mario_i/bd_mario_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[4]_i_5__0_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net game_engine/luigi_y_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/luigi_y[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/luigi_y[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/blue[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/platform_w[0][4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/green[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_302_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_653_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_1136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_1787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_2648_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_3586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_4309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_4988_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_5795_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_6677_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_7405_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_8326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/v_count_reg[6]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i_i_6532. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Red21844_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/Red6_i_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/game_engine/Red21847_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net game_engine/blocker_x_reg[0]_4[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/blocker_x. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/blocker_x[1][12]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/blocker_x[1][12]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_8296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_9063_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10154[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10487_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_9707_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net game_engine/platform_w[0][4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i_i_7380_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i_i_10510_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10198[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10550_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_9732_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10160_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10173_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10816_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10559_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_11169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_11165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10783_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10791_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10787_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net game_engine/game_state01575_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/luigi_y[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10552_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10204_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10831_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10827_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10541_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10788_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10782_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10664_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10681_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_11208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_11204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/Red6__4_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10790_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10786_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10778_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10779_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_11100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10797_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_11303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_11299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/Red6__1_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/bitCnt_v_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sd_card_inst/getCmdResponse_v. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/tx_v_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/tx_v[39]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/byteCnt_v[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/keycode2_stable_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bbstub_init_calib_complete_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/tx_v[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bbstub_init_calib_complete_repN_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]_repN_5. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 145f14af0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 2391.996 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net game_engine/luigi_y_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/luigi_y[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell game_engine/luigi_y[10]_i_1_comp.
INFO: [Physopt 32-702] Processed net game_engine/luigi_x_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net game_engine/luigi_x. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net game_engine/luigi_x. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/luigi_x. Critical path length was reduced through logic transformation on cell game_engine/luigi_x[7]_i_2_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[7]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_18_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[20]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_5_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[13]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_12_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[2]. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1_comp.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[6]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_19_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_comp_2.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/vid_pData_0[22]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_3_comp.
INFO: [Physopt 32-702] Processed net game_engine/blocker_x_reg[0]_4[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/blocker_x[0][12]_i_1_n_0. Critical path length was reduced through logic transformation on cell game_engine/blocker_x[0][12]_i_1_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_comp_1.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/blue[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net game_engine/blue[6]. Critical path length was reduced through logic transformation on cell game_engine/bd_mario_i_i_39_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/tx_v_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[39]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[39]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/bitCnt_v_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/bitCnt_v[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/bitCnt_v[7]_i_1_comp_1.
INFO: [Physopt 32-710] Processed net sd_card_inst/bitCnt_v[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/bitCnt_v[7]_i_1_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/bitCnt_v[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/bitCnt_v[7]_i_1_comp_2.
INFO: [Physopt 32-702] Processed net sd_card_inst/sd_hndshk_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/hndShk_r_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_3_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_3_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[39]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[39]_i_1_comp_1.
INFO: [Physopt 32-702] Processed net game_engine/keycode2_stable_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_mario_i/bbstub_init_calib_complete_repN_12. Replicated 1 times.
INFO: [Physopt 32-702] Processed net sd_card_inst/byteCnt_v[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/byteCnt_v[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/byteCnt_v[9]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/tx_v_reg_n_0_[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[47]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[47]_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sd_card_inst/hndShk_r_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_5_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_5_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/hndShk_r_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_4_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_4_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/SD_CS_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/cs_bo11_out. Critical path length was reduced through logic transformation on cell sd_card_inst/cs_bo_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/getCmdResponse_v. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/getCmdResponse_v_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/getCmdResponse_v_i_1_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_5_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_5_comp_1.
INFO: [Physopt 32-702] Processed net sd_card_inst/rtnState_v_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/rtnState_v[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/rtnState_v[3]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/doDeselect_v. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/doDeselect_v_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/doDeselect_v_i_1_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[38]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[38]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/tx_v[47]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[47]_i_3_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[47]_i_3_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/byteCnt_v[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/byteCnt_v[9]_i_1_comp_1.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[47]_i_3_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[47]_i_3_comp_1.
INFO: [Physopt 32-702] Processed net sd_card_inst/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/data_o[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/data_o[7]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/SD_MOSI_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/mosi_o5_out. Critical path length was reduced through logic transformation on cell sd_card_inst/mosi_o_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/rtnData_v_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/rtnData_v_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/rtnData_v_i_1_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/cs_bo11_out. Critical path length was reduced through logic transformation on cell sd_card_inst/cs_bo_i_1_comp_1.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/cs_bo11_out. Critical path length was reduced through logic transformation on cell sd_card_inst/cs_bo_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/rx_v_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/rx_v[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/rx_v[7]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/SD_SCLK_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/sclk_r_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/sclk_r_i_1_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_3_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_3_comp_1.
INFO: [Physopt 32-710] Processed net sd_card_inst/rtnState_v[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/rtnState_v[3]_i_1_comp_1.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[47]_i_3_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[47]_i_3_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/hndShk_r_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_2_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_2_comp_2.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/hndShk_r_i_3_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/hndShk_r_i_3_comp.
INFO: [Physopt 32-710] Processed net sd_card_inst/rtnData_v_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/rtnData_v_i_1_comp_1.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/rtnState_v[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/rtnState_v[3]_i_1_comp.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/tx_v[39]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/tx_v[39]_i_1_comp.
INFO: [Physopt 32-702] Processed net sd_card_inst/clkDivider_v_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sd_card_inst/clkDivider_v[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/clkDivider_v[5]_i_1_comp.
INFO: [Physopt 32-571] Net bd_mario_i/bbstub_init_calib_complete_repN_4 was not replicated.
INFO: [Physopt 32-710] Processed net sd_card_inst/bitCnt_v[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell sd_card_inst/bitCnt_v[7]_i_1_comp.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz/inst/clk_out1_clk_wiz_0_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net game_engine/luigi_vy_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/luigi_y[10]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/platform_w[0][4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/platform_w[0][4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/game_state01575_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/any_key_prev_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net game_engine/koopa_x_reg_n_0_[1][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/koopa_x[1][12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_706_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_722_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_1184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_1860_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_2771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_3678_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_4369_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_5099_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_6031_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_7139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_6282_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/v_count_reg[6]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i_i_6532. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Red21844_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_8296_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_9063_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10447_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10154[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10160_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10740_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i_i_10736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10173_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10664_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_10681_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_11208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_11204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/Red6__4_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_11006_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/red[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_265_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_694_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_1163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_1839_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/bd_mario_i_i_2744_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net game_engine/vid_pData_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/p_1_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/mario_y[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/platform_w[0][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/mario_y[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_engine/keycode_stable_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bbstub_init_calib_complete_repN_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]_repN_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/SD_SCLK_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net audio_ctrl/pwm_out/sample_counter_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/byteCnt_v[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bbstub_init_calib_complete_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sd_card_inst/sclk_r_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[23]_repN_1. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 20d32d3a3

Time (s): cpu = 00:02:16 ; elapsed = 00:01:26 . Memory (MB): peak = 2391.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.104 | TNS=-4989.713 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.246  |        959.546  |           24  |              0  |                   418  |           0  |           2  |  00:01:24  |
|  Total          |          1.246  |        959.546  |           24  |              0  |                   418  |           0  |           3  |  00:01:24  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2391.996 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 110bbd2d7

Time (s): cpu = 00:02:17 ; elapsed = 00:01:27 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
922 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4530da4d ConstDB: 0 ShapeSum: 72bd7e29 RouteDB: 0
Post Restoration Checksum: NetGraph: 81214058 NumContArr: 597ac9a2 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: da9c09fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2455.223 ; gain = 63.227

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: da9c09fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2456.695 ; gain = 64.699

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: da9c09fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2456.695 ; gain = 64.699
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e670cfe1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2527.023 ; gain = 135.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.970 | TNS=-4780.771| WHS=-0.383 | THS=-296.144|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 21759e9f9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2646.273 ; gain = 254.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.970 | TNS=-4775.989| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 21759e9f9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2646.273 ; gain = 254.277

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0188153 %
  Global Horizontal Routing Utilization  = 0.00208225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39337
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39335
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2782b9685

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2646.273 ; gain = 254.277

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2782b9685

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2646.273 ; gain = 254.277
Phase 3 Initial Routing | Checksum: 1d4dbd774

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2646.273 ; gain = 254.277

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8358
 Number of Nodes with overlaps = 1913
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.133 | TNS=-5192.367| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1828fa96c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2646.273 ; gain = 254.277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.595 | TNS=-5155.206| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f7be8798

Time (s): cpu = 00:01:38 ; elapsed = 00:01:17 . Memory (MB): peak = 2646.273 ; gain = 254.277

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.329 | TNS=-5146.214| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 58740861

Time (s): cpu = 00:01:43 ; elapsed = 00:01:21 . Memory (MB): peak = 2646.273 ; gain = 254.277

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.510 | TNS=-5145.048| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1c4ef6a2f

Time (s): cpu = 00:01:44 ; elapsed = 00:01:22 . Memory (MB): peak = 2646.273 ; gain = 254.277
Phase 4 Rip-up And Reroute | Checksum: 1c4ef6a2f

Time (s): cpu = 00:01:44 ; elapsed = 00:01:22 . Memory (MB): peak = 2646.273 ; gain = 254.277

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a75859df

Time (s): cpu = 00:01:47 ; elapsed = 00:01:24 . Memory (MB): peak = 2646.273 ; gain = 254.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.316 | TNS=-5144.198| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f3b43f86

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2651.383 ; gain = 259.387

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3b43f86

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2651.383 ; gain = 259.387
Phase 5 Delay and Skew Optimization | Checksum: 1f3b43f86

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 2651.383 ; gain = 259.387

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17d5c4fba

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2651.383 ; gain = 259.387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.220 | TNS=-5133.065| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 265e724a4

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2651.383 ; gain = 259.387
Phase 6 Post Hold Fix | Checksum: 265e724a4

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2651.383 ; gain = 259.387

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.3386 %
  Global Horizontal Routing Utilization  = 24.4984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y137 -> INT_L_X18Y137
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 25907fc45

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2651.383 ; gain = 259.387

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25907fc45

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 2651.383 ; gain = 259.387

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d3f3c1d6

Time (s): cpu = 00:01:54 ; elapsed = 00:01:31 . Memory (MB): peak = 2651.383 ; gain = 259.387

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.220 | TNS=-5133.065| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d3f3c1d6

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 2651.383 ; gain = 259.387
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:57 ; elapsed = 00:01:32 . Memory (MB): peak = 2651.383 ; gain = 259.387

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
943 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:34 . Memory (MB): peak = 2651.383 ; gain = 259.387
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2651.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2651.383 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mario_top_audio_xess_drc_routed.rpt -pb mario_top_audio_xess_drc_routed.pb -rpx mario_top_audio_xess_drc_routed.rpx
Command: report_drc -file mario_top_audio_xess_drc_routed.rpt -pb mario_top_audio_xess_drc_routed.pb -rpx mario_top_audio_xess_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mario_top_audio_xess_methodology_drc_routed.rpt -pb mario_top_audio_xess_methodology_drc_routed.pb -rpx mario_top_audio_xess_methodology_drc_routed.rpx
Command: report_methodology -file mario_top_audio_xess_methodology_drc_routed.rpt -pb mario_top_audio_xess_methodology_drc_routed.pb -rpx mario_top_audio_xess_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Super_Mario/super_mario/super_mario.runs/impl_1/mario_top_audio_xess_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2660.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file mario_top_audio_xess_power_routed.rpt -pb mario_top_audio_xess_power_summary_routed.pb -rpx mario_top_audio_xess_power_routed.rpx
Command: report_power -file mario_top_audio_xess_power_routed.rpt -pb mario_top_audio_xess_power_summary_routed.pb -rpx mario_top_audio_xess_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
955 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.441 ; gain = 22.945
INFO: [runtcl-4] Executing : report_route_status -file mario_top_audio_xess_route_status.rpt -pb mario_top_audio_xess_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mario_top_audio_xess_timing_summary_routed.rpt -pb mario_top_audio_xess_timing_summary_routed.pb -rpx mario_top_audio_xess_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mario_top_audio_xess_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mario_top_audio_xess_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mario_top_audio_xess_bus_skew_routed.rpt -pb mario_top_audio_xess_bus_skew_routed.pb -rpx mario_top_audio_xess_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bd_mario_i/bd_mario_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force mario_top_audio_xess.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6 input game_engine/Red6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6 input game_engine/Red6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__0 input game_engine/Red6__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__0 input game_engine/Red6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__1 input game_engine/Red6__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__1 input game_engine/Red6__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__2 input game_engine/Red6__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__2 input game_engine/Red6__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__3 input game_engine/Red6__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__3 input game_engine/Red6__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__4 input game_engine/Red6__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP game_engine/Red6__4 input game_engine/Red6__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of bd_mario_i/bd_mario_i/mig_7series_0/u_bd_mario_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 6 net(s) have no routable loads. The problem bus(es) and/or net(s) are audio_ctrl/audio_fifo/audio_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], and audio_ctrl/audio_fifo/audio_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mario_top_audio_xess.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3215.039 ; gain = 521.723
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 10:26:40 2025...
