563f8598cbc2 ("spi: cadence-qspi: minimise register accesses on each op if !DTR")
f453f293979f ("spi: cadence-quadspi: Add DTR support")
