# LED_Driver

The following design is implemented on Arty Z7-20 board.

<img src="LED_Driver.jpg" width=800>

The mem module is initially an 4-bit wide ROM with 8 words. This submodule will be created using a two-dimensional array of a Verilog reg data type and procedural assignment statements.

I/O constraints file for the board is included, and uncommented the required resources for this project. 

![ArtyZ7-20_gif1](https://user-images.githubusercontent.com/74507096/166289908-97679adb-4e87-476a-999f-1d5965771030.gif)
