<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Nov 30 05:38:43 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     vga_leds
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_update]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81  (from \mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_update +)
   Destination:    FD1S3AX    D              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81  (to \mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_update -)

   Delay:                   2.641ns  (32.2% logic, 67.8% route), 2 logic levels.

 Constraint Details:

      2.641ns data_path \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.213ns

 Path Details: \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_81 (from \mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_update)
Route         2   e 1.002                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle
LUT4        ---     0.448              A to Z              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_I_0_1_lut
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/jtag_reg_d_7__I_0/rx_toggle_N_2930
                  --------
                    2.641  (32.2% logic, 67.8% route), 2 logic levels.

Report: 2.787 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \r_3__I_0/w_hsync]
            246 items scored, 193 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.944ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \r_3__I_0/u_hvsync/line_count__i7  (from \r_3__I_0/w_hsync +)
   Destination:    FD1S3DX    D              \r_3__I_0/u_hvsync/line_count__i0  (to \r_3__I_0/w_hsync +)

   Delay:                   7.798ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      7.798ns data_path \r_3__I_0/u_hvsync/line_count__i7 to \r_3__I_0/u_hvsync/line_count__i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.944ns

 Path Details: \r_3__I_0/u_hvsync/line_count__i7 to \r_3__I_0/u_hvsync/line_count__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \r_3__I_0/u_hvsync/line_count__i7 (from \r_3__I_0/w_hsync)
Route        10   e 1.388                                  \r_3__I_0/w_line_count[7]
LUT4        ---     0.448              B to Z              \r_3__I_0/u_hvsync/i1_2_lut_rep_435
Route         7   e 1.255                                  \r_3__I_0/n41522
LUT4        ---     0.448              A to Z              \r_3__I_0/u_hvsync/i2_4_lut_adj_508
Route         1   e 0.788                                  \r_3__I_0/u_hvsync/n38869
LUT4        ---     0.448              C to Z              \r_3__I_0/u_hvsync/i29991_4_lut_4_lut
Route        12   e 1.384                                  \r_3__I_0/u_hvsync/n32575
LUT4        ---     0.448              A to Z              \r_3__I_0/u_hvsync/i1_2_lut
Route         1   e 0.788                                  \r_3__I_0/u_hvsync/n24
                  --------
                    7.798  (28.1% logic, 71.9% route), 5 logic levels.


Error:  The following path violates requirements by 2.944ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \r_3__I_0/u_hvsync/line_count__i7  (from \r_3__I_0/w_hsync +)
   Destination:    FD1S3DX    D              \r_3__I_0/u_hvsync/line_count__i11  (to \r_3__I_0/w_hsync +)

   Delay:                   7.798ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      7.798ns data_path \r_3__I_0/u_hvsync/line_count__i7 to \r_3__I_0/u_hvsync/line_count__i11 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.944ns

 Path Details: \r_3__I_0/u_hvsync/line_count__i7 to \r_3__I_0/u_hvsync/line_count__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \r_3__I_0/u_hvsync/line_count__i7 (from \r_3__I_0/w_hsync)
Route        10   e 1.388                                  \r_3__I_0/w_line_count[7]
LUT4        ---     0.448              B to Z              \r_3__I_0/u_hvsync/i1_2_lut_rep_435
Route         7   e 1.255                                  \r_3__I_0/n41522
LUT4        ---     0.448              A to Z              \r_3__I_0/u_hvsync/i2_4_lut_adj_508
Route         1   e 0.788                                  \r_3__I_0/u_hvsync/n38869
LUT4        ---     0.448              C to Z              \r_3__I_0/u_hvsync/i29991_4_lut_4_lut
Route        12   e 1.384                                  \r_3__I_0/u_hvsync/n32575
LUT4        ---     0.448              B to Z              \r_3__I_0/u_hvsync/i28867_2_lut
Route         1   e 0.788                                  \r_3__I_0/u_hvsync/n13
                  --------
                    7.798  (28.1% logic, 71.9% route), 5 logic levels.


Error:  The following path violates requirements by 2.944ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             \r_3__I_0/u_hvsync/line_count__i7  (from \r_3__I_0/w_hsync +)
   Destination:    FD1S3DX    D              \r_3__I_0/u_hvsync/line_count__i10  (to \r_3__I_0/w_hsync +)

   Delay:                   7.798ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      7.798ns data_path \r_3__I_0/u_hvsync/line_count__i7 to \r_3__I_0/u_hvsync/line_count__i10 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.944ns

 Path Details: \r_3__I_0/u_hvsync/line_count__i7 to \r_3__I_0/u_hvsync/line_count__i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \r_3__I_0/u_hvsync/line_count__i7 (from \r_3__I_0/w_hsync)
Route        10   e 1.388                                  \r_3__I_0/w_line_count[7]
LUT4        ---     0.448              B to Z              \r_3__I_0/u_hvsync/i1_2_lut_rep_435
Route         7   e 1.255                                  \r_3__I_0/n41522
LUT4        ---     0.448              A to Z              \r_3__I_0/u_hvsync/i2_4_lut_adj_508
Route         1   e 0.788                                  \r_3__I_0/u_hvsync/n38869
LUT4        ---     0.448              C to Z              \r_3__I_0/u_hvsync/i29991_4_lut_4_lut
Route        12   e 1.384                                  \r_3__I_0/u_hvsync/n32575
LUT4        ---     0.448              B to Z              \r_3__I_0/u_hvsync/i28868_2_lut
Route         1   e 0.788                                  \r_3__I_0/u_hvsync/n14
                  --------
                    7.798  (28.1% logic, 71.9% route), 5 logic levels.

Warning: 7.944 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets w_clk_video]
            1493 items scored, 1493 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.707ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1  (from w_clk_video +)
   Destination:    FD1S3AX    D              \r_3__I_0/color_fixed_i0  (to w_clk_video +)

   Delay:                  14.561ns  (34.8% logic, 65.2% route), 13 logic levels.

 Constraint Details:

     14.561ns data_path \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1 to \r_3__I_0/color_fixed_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 9.707ns

 Path Details: \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1 to \r_3__I_0/color_fixed_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1 (from w_clk_video)
Route         5   e 1.222                                  \r_3__I_0/w_pixel_count[0]
LUT4        ---     0.448              A to Z              \r_3__I_0/i20253_2_lut_rep_431
Route         3   e 1.051                                  \r_3__I_0/n41518
LUT4        ---     0.448              D to Z              \r_3__I_0/i1_2_lut_rep_331_3_lut_4_lut
Route         7   e 1.255                                  \r_3__I_0/n41418
LUT4        ---     0.448              A to Z              \r_3__I_0/i20216_2_lut_rep_281_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n41368
LUT4        ---     0.448              B to Z              \r_3__I_0/i1_4_lut_adj_531
Route         5   e 1.174                                  \r_3__I_0/n4_adj_3976
LUT4        ---     0.448              B to Z              \r_3__I_0/mux_175_i1_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1843
LUT4        ---     0.448              A to Z              \r_3__I_0/mux_176_i1_3_lut
Route         1   e 0.020                                  \r_3__I_0/n1847
MUXL5       ---     0.212           ALUT to Z              \r_3__I_0/mux_177_i1
Route         1   e 0.788                                  \r_3__I_0/n1851
LUT4        ---     0.448              A to Z              \r_3__I_0/mux_180_i1_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1863
LUT4        ---     0.448              D to Z              \r_3__I_0/i37630_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1875
LUT4        ---     0.448              C to Z              \r_3__I_0/i37635_3_lut_4_lut_4_lut
Route         1   e 0.020                                  \r_3__I_0/n2108
MUXL5       ---     0.212           BLUT to Z              \r_3__I_0/mux_201_i1
Route         1   e 0.020                                  \r_3__I_0/n2112
MUXL5       ---     0.212             D0 to Z              \r_3__I_0/i36509
Route         1   e 0.788                                  \r_3__I_0/color[0]
                  --------
                   14.561  (34.8% logic, 65.2% route), 13 logic levels.


Error:  The following path violates requirements by 9.707ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \r_3__I_0/u_hvsync/pixel_count_19667_19668__i2  (from w_clk_video +)
   Destination:    FD1S3AX    D              \r_3__I_0/color_fixed_i0  (to w_clk_video +)

   Delay:                  14.561ns  (34.8% logic, 65.2% route), 13 logic levels.

 Constraint Details:

     14.561ns data_path \r_3__I_0/u_hvsync/pixel_count_19667_19668__i2 to \r_3__I_0/color_fixed_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 9.707ns

 Path Details: \r_3__I_0/u_hvsync/pixel_count_19667_19668__i2 to \r_3__I_0/color_fixed_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \r_3__I_0/u_hvsync/pixel_count_19667_19668__i2 (from w_clk_video)
Route         5   e 1.222                                  \r_3__I_0/w_pixel_count[1]
LUT4        ---     0.448              B to Z              \r_3__I_0/i20253_2_lut_rep_431
Route         3   e 1.051                                  \r_3__I_0/n41518
LUT4        ---     0.448              D to Z              \r_3__I_0/i1_2_lut_rep_331_3_lut_4_lut
Route         7   e 1.255                                  \r_3__I_0/n41418
LUT4        ---     0.448              A to Z              \r_3__I_0/i20216_2_lut_rep_281_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n41368
LUT4        ---     0.448              B to Z              \r_3__I_0/i1_4_lut_adj_531
Route         5   e 1.174                                  \r_3__I_0/n4_adj_3976
LUT4        ---     0.448              B to Z              \r_3__I_0/mux_175_i1_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1843
LUT4        ---     0.448              A to Z              \r_3__I_0/mux_176_i1_3_lut
Route         1   e 0.020                                  \r_3__I_0/n1847
MUXL5       ---     0.212           ALUT to Z              \r_3__I_0/mux_177_i1
Route         1   e 0.788                                  \r_3__I_0/n1851
LUT4        ---     0.448              A to Z              \r_3__I_0/mux_180_i1_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1863
LUT4        ---     0.448              D to Z              \r_3__I_0/i37630_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1875
LUT4        ---     0.448              C to Z              \r_3__I_0/i37635_3_lut_4_lut_4_lut
Route         1   e 0.020                                  \r_3__I_0/n2108
MUXL5       ---     0.212           BLUT to Z              \r_3__I_0/mux_201_i1
Route         1   e 0.020                                  \r_3__I_0/n2112
MUXL5       ---     0.212             D0 to Z              \r_3__I_0/i36509
Route         1   e 0.788                                  \r_3__I_0/color[0]
                  --------
                   14.561  (34.8% logic, 65.2% route), 13 logic levels.


Error:  The following path violates requirements by 9.581ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1  (from w_clk_video +)
   Destination:    FD1S3AX    D              \r_3__I_0/color_fixed_i0  (to w_clk_video +)

   Delay:                  14.435ns  (32.9% logic, 67.1% route), 12 logic levels.

 Constraint Details:

     14.435ns data_path \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1 to \r_3__I_0/color_fixed_i0 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 9.581ns

 Path Details: \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1 to \r_3__I_0/color_fixed_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \r_3__I_0/u_hvsync/pixel_count_19667_19668__i1 (from w_clk_video)
Route         5   e 1.222                                  \r_3__I_0/w_pixel_count[0]
LUT4        ---     0.448              A to Z              \r_3__I_0/i20253_2_lut_rep_431
Route         3   e 1.051                                  \r_3__I_0/n41518
LUT4        ---     0.448              D to Z              \r_3__I_0/i1_2_lut_rep_331_3_lut_4_lut
Route         7   e 1.255                                  \r_3__I_0/n41418
LUT4        ---     0.448              A to Z              \r_3__I_0/i20170_2_lut_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n16_adj_3983
LUT4        ---     0.448              C to Z              \r_3__I_0/i1_4_lut_adj_541
Route         6   e 1.218                                  \r_3__I_0/vl_seg_line0
LUT4        ---     0.448              C to Z              \r_3__I_0/i38090_2_lut_3_lut_4_lut
Route         2   e 0.954                                  \r_3__I_0/n39292
MOFX0       ---     0.344             C0 to Z              \r_3__I_0/mux_177_i1
Route         1   e 0.788                                  \r_3__I_0/n1851
LUT4        ---     0.448              A to Z              \r_3__I_0/mux_180_i1_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1863
LUT4        ---     0.448              D to Z              \r_3__I_0/i37630_3_lut_4_lut
Route         1   e 0.788                                  \r_3__I_0/n1875
LUT4        ---     0.448              C to Z              \r_3__I_0/i37635_3_lut_4_lut_4_lut
Route         1   e 0.020                                  \r_3__I_0/n2108
MUXL5       ---     0.212           BLUT to Z              \r_3__I_0/mux_201_i1
Route         1   e 0.020                                  \r_3__I_0/n2112
MUXL5       ---     0.212             D0 to Z              \r_3__I_0/i36509
Route         1   e 0.788                                  \r_3__I_0/color[0]
                  --------
                   14.435  (32.9% logic, 67.1% route), 12 logic levels.

Warning: 14.707 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets w_clk_cpu]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 22.370ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1  (from w_clk_cpu +)
   Destination:    FD1P3AX    D              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31  (to w_clk_cpu +)

   Delay:                  27.224ns  (34.4% logic, 65.6% route), 21 logic levels.

 Constraint Details:

     27.224ns data_path \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 22.370ns

 Path Details: \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 (from w_clk_cpu)
Route        76   e 2.101                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[0]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_0
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[4]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_1
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[4]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_2
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mco_2
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_3
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mco_3
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mco_4
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[14]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[16]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[16]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_8
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mco_8
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_9
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mco_9
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_10
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_22
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_11
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_24
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_12
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_0_25
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_13
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_1_26
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_8_12
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_26
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_10
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_25
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_13_28
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_29
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_8
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_31
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_9
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_31__N_2324[31]
                  --------
                   27.224  (34.4% logic, 65.6% route), 21 logic levels.


Error:  The following path violates requirements by 22.370ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1  (from w_clk_cpu +)
   Destination:    FD1P3AX    D              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31  (to w_clk_cpu +)

   Delay:                  27.224ns  (34.4% logic, 65.6% route), 21 logic levels.

 Constraint Details:

     27.224ns data_path \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 22.370ns

 Path Details: \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 (from w_clk_cpu)
Route        76   e 2.101                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[0]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_0
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_0_2
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/Cadd_mult_32u_32u_0_0_1
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_4
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_2
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_6
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_3
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_8
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_10
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/co_mult_32u_32u_0_0_5
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_13
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_0_14
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_8_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/co_mult_32u_32u_0_12_3
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_16
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/co_mult_32u_32u_0_12_5
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_20
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_22
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_8
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_21
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_13_24
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_25
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_13_28
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_29
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_8
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_31
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_9
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_31__N_2324[31]
                  --------
                   27.224  (34.4% logic, 65.6% route), 21 logic levels.


Error:  The following path violates requirements by 22.370ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1  (from w_clk_cpu +)
   Destination:    FD1P3AX    D              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31  (to w_clk_cpu +)

   Delay:                  27.224ns  (34.4% logic, 65.6% route), 21 logic levels.

 Constraint Details:

     27.224ns data_path \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 22.370ns

 Path Details: \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 to \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_i0_i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/operand_1_x_i0_i1 (from w_clk_cpu)
Route        76   e 2.101                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[0]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_0
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/muliplicand[4]
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_mult_0_1
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_4
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_2
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_6
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_3
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_8
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_10
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/co_mult_32u_32u_0_0_5
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_pp_1_13
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_0_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_0_14
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_8_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/co_mult_32u_32u_0_12_3
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_16
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/co_mult_32u_32u_0_12_5
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_20
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_9_22
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/mult_32u_32u_0_add_12_8
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_21
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_4
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_13_24
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_5
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_25
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_6
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_13_28
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_7
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_29
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_8
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/s_mult_32u_32u_0_12_31
LUT4        ---     0.448                to                \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/t_mult_32u_32u_0_add_14_9
Route         1   e 0.788                                  \mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/multiplier/product_31__N_2324[31]
                  --------
                   27.224  (34.4% logic, 65.6% route), 21 logic levels.

Warning: 27.370 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/jtag_|             |             |
update]                                 |     5.000 ns|     2.787 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \r_3__I_0/w_hsync]       |     5.000 ns|     7.944 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets w_clk_video]             |     5.000 ns|    14.707 ns|    13 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets w_clk_cpu]               |     5.000 ns|    27.370 ns|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
uliplicand[4]                           |      36|    6564|     99.00%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
uliplicand[0]                           |      39|    4096|     70.84%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/product_31__N_2324[31]        |       1|    4096|     70.84%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_12_31        |       1|    4096|     70.84%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_12_29        |       1|    3981|     68.85%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_13_28        |       1|    3716|     64.27%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_12_25        |       1|    3666|     63.40%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_13_24        |       1|    3071|     53.11%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_12_21        |       1|    2923|     50.55%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/co_mult_32u_32u_0_12_5        |       1|    2899|     50.14%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_9_16         |       1|    2663|     46.06%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_9_20         |       1|    2516|     43.51%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mco_2                         |       1|    2470|     42.72%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/co_mult_32u_32u_0_12_3        |       1|    2242|     38.78%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
uliplicand[16]                          |      23|    2048|     35.42%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mco_3                         |       1|    2026|     35.04%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_9_22         |       1|    1918|     33.17%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_10        |       1|    1851|     32.01%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_8         |       1|    1758|     30.40%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/co_mult_32u_32u_0_0_5         |       1|    1743|     30.15%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mco_4                         |       1|    1654|     28.61%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/co_t_mult_32u_32u_0_14_2      |       1|    1607|     27.79%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_6         |       1|    1546|     26.74%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_13        |       1|    1475|     25.51%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_2_11         |       1|    1407|     24.33%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
uliplicand[14]                          |      26|    1362|     23.56%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_0_14         |       1|    1151|     19.91%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_4         |       1|    1110|     19.20%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_4_9         |       1|     929|     16.07%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_8_17        |       1|     907|     15.69%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_9_26         |       1|     753|     13.02%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_9_23         |       1|     730|     12.63%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mco_8                         |       1|     726|     12.56%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_18        |       1|     662|     11.45%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/mult_32u_32u_0_pp_1_15        |       1|     640|     11.07%
                                        |        |        |
\r_3__I_0/color[0]                      |       1|     630|     10.90%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_1_18         |       1|     601|     10.39%
                                        |        |        |
\r_3__I_0/color[1]                      |       1|     599|     10.36%
                                        |        |        |
\mico_cpu_inst/LM32I_ADR_O_31__I_0/cpu/m|        |        |
ultiplier/s_mult_32u_32u_0_1_7          |       1|     591|     10.22%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 5782  Score: 98873289

Constraints cover  32416749 paths, 4785 nets, and 14304 connections (85.9% coverage)


Peak memory: 134377472 bytes, TRCE: 21217280 bytes, DLYMAN: 1314816 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
