library verilog;
use verilog.vl_types.all;
entity Keep is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        enable_i        : in     vl_logic;
        Jump_i          : in     vl_logic;
        CauseEPCWrite_i : in     vl_logic;
        Cause_i         : in     vl_logic_vector(1 downto 0);
        Key_o           : out    vl_logic
    );
end Keep;
