Analysis & Synthesis report for vedic_multiplier
Sat Dec  9 19:59:49 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Port Connectivity Checks: "twentyfour_bit_product:mult|sixteen_bit_product:mult3"
 11. Port Connectivity Checks: "twentyfour_bit_product:mult|sixteen_bit_product:mult2"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec  9 19:59:49 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; vedic_multiplier                            ;
; Top-level Entity Name           ; vedic_multiplier                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 96                                          ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 96                                          ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vedic_multiplier   ; vedic_multiplier   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+-------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                   ; Library ;
+-------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+---------+
; ../src/vedic_multiplier.vhdl        ; yes             ; User VHDL File  ; /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl        ;         ;
; ../src/two_bit_product.vhdl         ; yes             ; User VHDL File  ; /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl         ;         ;
; ../src/twentyfour_bits_product.vhdl ; yes             ; User VHDL File  ; /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl ;         ;
; ../src/sixteen_bit_product.vhdl     ; yes             ; User VHDL File  ; /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl     ;         ;
; ../src/four_bit_product.vhdl        ; yes             ; User VHDL File  ; /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl        ;         ;
; ../src/eight_bit_product.vhdl       ; yes             ; User VHDL File  ; /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl       ;         ;
+-------------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 728           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 1192          ;
;     -- 7 input functions                    ; 31            ;
;     -- 6 input functions                    ; 89            ;
;     -- 5 input functions                    ; 96            ;
;     -- 4 input functions                    ; 295           ;
;     -- <=3 input functions                  ; 681           ;
;                                             ;               ;
; Dedicated logic registers                   ; 96            ;
;                                             ;               ;
; Virtual pins                                ; 96            ;
; I/O pins                                    ; 2             ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; input_reg[23] ;
; Maximum fan-out                             ; 273           ;
; Total fan-out                               ; 4594          ;
; Average fan-out                             ; 3.31          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name            ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |vedic_multiplier                               ; 1192 (0)            ; 96 (96)                   ; 0                 ; 0          ; 2    ; 96           ; |vedic_multiplier                                                                                                                                     ; vedic_multiplier       ; work         ;
;    |twentyfour_bit_product:mult|                ; 1192 (154)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult                                                                                                         ; twentyfour_bit_product ; work         ;
;       |eight_bit_product:mult4|                 ; 106 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4                                                                                 ; eight_bit_product      ; work         ;
;          |four_bit_product:mult1|               ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1                                                          ; four_bit_product       ; work         ;
;             |two_bit_product:first_product|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:first_product                            ; two_bit_product        ; work         ;
;             |two_bit_product:fourth_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:fourth_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:second_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:second_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:third_product|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:third_product                            ; two_bit_product        ; work         ;
;          |four_bit_product:mult2|               ; 20 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2                                                          ; four_bit_product       ; work         ;
;             |two_bit_product:first_product|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:first_product                            ; two_bit_product        ; work         ;
;             |two_bit_product:fourth_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:fourth_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:second_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:second_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:third_product|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:third_product                            ; two_bit_product        ; work         ;
;          |four_bit_product:mult3|               ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3                                                          ; four_bit_product       ; work         ;
;             |two_bit_product:first_product|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:first_product                            ; two_bit_product        ; work         ;
;             |two_bit_product:fourth_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:fourth_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:second_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:second_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:third_product|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:third_product                            ; two_bit_product        ; work         ;
;          |four_bit_product:mult4|               ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult4                                                          ; four_bit_product       ; work         ;
;             |two_bit_product:first_product|     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:first_product                            ; two_bit_product        ; work         ;
;             |two_bit_product:fourth_product|    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:fourth_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:second_product|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:second_product                           ; two_bit_product        ; work         ;
;             |two_bit_product:third_product|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:third_product                            ; two_bit_product        ; work         ;
;       |sixteen_bit_product:mult1|               ; 471 (41)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1                                                                               ; sixteen_bit_product    ; work         ;
;          |eight_bit_product:mult1|              ; 108 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 22 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;          |eight_bit_product:mult2|              ; 106 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 20 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;          |eight_bit_product:mult3|              ; 106 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 20 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;          |eight_bit_product:mult4|              ; 110 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 22 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;       |sixteen_bit_product:mult2|               ; 232 (17)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2                                                                               ; sixteen_bit_product    ; work         ;
;          |eight_bit_product:mult1|              ; 107 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 20 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 22 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;          |eight_bit_product:mult3|              ; 108 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 22 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;       |sixteen_bit_product:mult3|               ; 229 (17)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3                                                                               ; sixteen_bit_product    ; work         ;
;          |eight_bit_product:mult1|              ; 106 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 20 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
;          |eight_bit_product:mult2|              ; 106 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2                                                       ; eight_bit_product      ; work         ;
;             |four_bit_product:mult1|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult2|            ; 20 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult3|            ; 21 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3|two_bit_product:third_product  ; two_bit_product        ; work         ;
;             |four_bit_product:mult4|            ; 23 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult4                                ; four_bit_product       ; work         ;
;                |two_bit_product:first_product|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:first_product  ; two_bit_product        ; work         ;
;                |two_bit_product:fourth_product| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:fourth_product ; two_bit_product        ; work         ;
;                |two_bit_product:second_product| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:second_product ; two_bit_product        ; work         ;
;                |two_bit_product:third_product|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vedic_multiplier|twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult4|two_bit_product:third_product  ; two_bit_product        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                           ;    ;
+---------------------------------------------------------------------------------------------------------------------------+----+
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1|middle_product2[4]~0                           ;    ;
; twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult1|Add1~0                                         ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3|middle_product2[4]~0                           ;    ;
; twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2|middle_product2[4]~0                           ;    ;
; twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult3|Add1~0                                         ;    ;
; twentyfour_bit_product:mult|eight_bit_product:mult4|four_bit_product:mult2|Add1~0                                         ;    ;
; rtl~0                                                                                                                     ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult2|Add1~0               ;    ;
; rtl~1                                                                                                                     ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult2|four_bit_product:mult2|Add1~0               ;    ;
; rtl~2                                                                                                                     ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult4|four_bit_product:mult2|Add1~0               ;    ;
; rtl~3                                                                                                                     ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult1|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult3|four_bit_product:mult2|Add1~0               ;    ;
; rtl~4                                                                                                                     ;    ;
; rtl~5                                                                                                                     ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult1|four_bit_product:mult2|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult1|four_bit_product:mult2|Add1~0               ;    ;
; rtl~6                                                                                                                     ;    ;
; rtl~7                                                                                                                     ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2|middle_product2[4]~0 ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult2|eight_bit_product:mult3|four_bit_product:mult2|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult3|Add1~0               ;    ;
; twentyfour_bit_product:mult|sixteen_bit_product:mult3|eight_bit_product:mult2|four_bit_product:mult2|Add1~0               ;    ;
; rtl~8                                                                                                                     ;    ;
; rtl~9                                                                                                                     ;    ;
; Number of logic cells representing combinational loops                                                                    ; 62 ;
+---------------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "twentyfour_bit_product:mult|sixteen_bit_product:mult3" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; b[15..8] ; Input ; Info     ; Stuck at GND                                        ;
+----------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "twentyfour_bit_product:mult|sixteen_bit_product:mult2" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; a[15..8] ; Input ; Info     ; Stuck at GND                                        ;
+----------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     CLR               ; 96                          ;
; arriav_lcell_comb     ; 1192                        ;
;     arith             ; 394                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 26                          ;
;     extend            ; 31                          ;
;         7 data inputs ; 31                          ;
;     normal            ; 551                         ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 250                         ;
;         5 data inputs ; 70                          ;
;         6 data inputs ; 89                          ;
;     shared            ; 216                         ;
;         0 data inputs ; 72                          ;
;         3 data inputs ; 144                         ;
; boundary_port         ; 98                          ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 12.83                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec  9 19:59:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vedic_multiplier -c vedic_multiplier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl
    Info (12022): Found design unit 1: vedic_multiplier-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 14
    Info (12023): Found entity 1: vedic_multiplier File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl
    Info (12022): Found design unit 1: two_bit_product-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl Line: 13
    Info (12023): Found entity 1: two_bit_product File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/two_bit_product.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl
    Info (12022): Found design unit 1: twentyfour_bit_product-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl Line: 13
    Info (12023): Found entity 1: twentyfour_bit_product File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl
    Info (12022): Found design unit 1: sixteen_bit_product-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl Line: 13
    Info (12023): Found entity 1: sixteen_bit_product File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl
    Info (12022): Found design unit 1: rca-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl Line: 17
    Info (12023): Found entity 1: rca File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/rca.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl
    Info (12022): Found design unit 1: half_adder-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl Line: 13
    Info (12023): Found entity 1: half_adder File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/half_adder.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl
    Info (12022): Found design unit 1: full_adder-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl Line: 15
    Info (12023): Found entity 1: full_adder File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/full_adder.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl
    Info (12022): Found design unit 1: four_bit_product-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl Line: 13
    Info (12023): Found entity 1: four_bit_product File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl
    Info (12022): Found design unit 1: eight_bit_product-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl Line: 13
    Info (12023): Found entity 1: eight_bit_product File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl
    Info (12022): Found design unit 1: csa-rtl File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl Line: 18
    Info (12023): Found entity 1: csa File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/csa.vhdl Line: 5
Info (12127): Elaborating entity "vedic_multiplier" for the top level hierarchy
Info (12128): Elaborating entity "twentyfour_bit_product" for hierarchy "twentyfour_bit_product:mult" File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 18
Info (12128): Elaborating entity "sixteen_bit_product" for hierarchy "twentyfour_bit_product:mult|sixteen_bit_product:mult1" File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/twentyfour_bits_product.vhdl Line: 35
Info (12128): Elaborating entity "eight_bit_product" for hierarchy "twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1" File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/sixteen_bit_product.vhdl Line: 23
Info (12128): Elaborating entity "four_bit_product" for hierarchy "twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1" File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/eight_bit_product.vhdl Line: 23
Info (12128): Elaborating entity "two_bit_product" for hierarchy "twentyfour_bit_product:mult|sixteen_bit_product:mult1|eight_bit_product:mult1|four_bit_product:mult1|two_bit_product:first_product" File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/four_bit_product.vhdl Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 96 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "product[0]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[1]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[2]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[3]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[4]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[5]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[6]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[7]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[8]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[9]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[10]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[11]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[12]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[13]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[14]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[15]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[16]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[17]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[18]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[19]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[20]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[21]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[22]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[23]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[24]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[25]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[26]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[27]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[28]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[29]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[30]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[31]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[32]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[33]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[34]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[35]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[36]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[37]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[38]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[39]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[40]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[41]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[42]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[43]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[44]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[45]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[46]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15719): Pin "product[47]" is virtual output pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 27
    Info (15718): Pin "inputs[23]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[24]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[0]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[1]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[25]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[26]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[2]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[3]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[27]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[32]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[33]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[40]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[16]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[17]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[41]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[4]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[28]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[29]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[5]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[8]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[9]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[34]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[35]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[42]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[18]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[19]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[43]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[44]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[20]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[21]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[45]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[22]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[47]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[46]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[30]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[6]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[31]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[7]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[10]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[11]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[36]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[37]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[39]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[38]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[12]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[13]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[14]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
    Info (15718): Pin "inputs[15]" is virtual input pin File: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/vedic_multiplier/src/vedic_multiplier.vhdl Line: 9
Info (21057): Implemented 1290 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 1288 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1033 megabytes
    Info: Processing ended: Sat Dec  9 19:59:49 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:47


