#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020a5cd28560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020a5cd286f0 .scope module, "RU_Tb" "RU_Tb" 3 1;
 .timescale 0 0;
v0000020a5cd80550_0 .var "DataWr_tb", 31 0;
v0000020a5cd802d0_0 .var "clk_tb", 0 0;
v0000020a5cd80410_0 .var "rd_tb", 4 0;
v0000020a5cd820a0_0 .var "rs1_tb", 4 0;
v0000020a5cd81ce0_0 .var "rs2_tb", 4 0;
v0000020a5cd81f60_0 .net "ruRs1_tb", 31 0, L_0000020a5cd825a0;  1 drivers
v0000020a5cd817e0_0 .net "ruRs2_tb", 31 0, L_0000020a5cd81a60;  1 drivers
v0000020a5cd81060_0 .var "ruWr_tb", 0 0;
S_0000020a5ccf2510 .scope module, "RU_inst" "RU" 3 11, 4 1 0, S_0000020a5cd286f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ruWr";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "DataWr";
    .port_info 6 /OUTPUT 32 "ruRs1";
    .port_info 7 /OUTPUT 32 "ruRs2";
v0000020a5cd28880_0 .net "DataWr", 31 0, v0000020a5cd80550_0;  1 drivers
v0000020a5cd28920_0 .net *"_ivl_0", 31 0, L_0000020a5cd81100;  1 drivers
v0000020a5ccf2830_0 .net *"_ivl_10", 31 0, L_0000020a5cd81920;  1 drivers
v0000020a5cd80730_0 .net *"_ivl_12", 6 0, L_0000020a5cd82c80;  1 drivers
L_0000020a5cd83100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020a5cd80190_0 .net *"_ivl_15", 1 0, L_0000020a5cd83100;  1 drivers
v0000020a5cd80e10_0 .net *"_ivl_18", 31 0, L_0000020a5cd81880;  1 drivers
L_0000020a5cd83148 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a5cd80910_0 .net *"_ivl_21", 26 0, L_0000020a5cd83148;  1 drivers
L_0000020a5cd83190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a5cd805f0_0 .net/2u *"_ivl_22", 31 0, L_0000020a5cd83190;  1 drivers
v0000020a5cd80370_0 .net *"_ivl_24", 0 0, L_0000020a5cd816a0;  1 drivers
L_0000020a5cd831d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a5cd809b0_0 .net/2u *"_ivl_26", 31 0, L_0000020a5cd831d8;  1 drivers
v0000020a5cd80a50_0 .net *"_ivl_28", 31 0, L_0000020a5cd81d80;  1 drivers
L_0000020a5cd83028 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a5cd804b0_0 .net *"_ivl_3", 26 0, L_0000020a5cd83028;  1 drivers
v0000020a5cd80d70_0 .net *"_ivl_30", 6 0, L_0000020a5cd82d20;  1 drivers
L_0000020a5cd83220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020a5cd80c30_0 .net *"_ivl_33", 1 0, L_0000020a5cd83220;  1 drivers
L_0000020a5cd83070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a5cd807d0_0 .net/2u *"_ivl_4", 31 0, L_0000020a5cd83070;  1 drivers
v0000020a5cd80690_0 .net *"_ivl_6", 0 0, L_0000020a5cd821e0;  1 drivers
L_0000020a5cd830b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a5cd80eb0_0 .net/2u *"_ivl_8", 31 0, L_0000020a5cd830b8;  1 drivers
v0000020a5cd80f50_0 .net "clk", 0 0, v0000020a5cd802d0_0;  1 drivers
v0000020a5cd80870_0 .net "rd", 4 0, v0000020a5cd80410_0;  1 drivers
v0000020a5cd80af0 .array "registers", 31 0, 31 0;
v0000020a5cd80b90_0 .net "rs1", 4 0, v0000020a5cd820a0_0;  1 drivers
v0000020a5cd80cd0_0 .net "rs2", 4 0, v0000020a5cd81ce0_0;  1 drivers
v0000020a5cd80050_0 .net "ruRs1", 31 0, L_0000020a5cd825a0;  alias, 1 drivers
v0000020a5cd800f0_0 .net "ruRs2", 31 0, L_0000020a5cd81a60;  alias, 1 drivers
v0000020a5cd80230_0 .net "ruWr", 0 0, v0000020a5cd81060_0;  1 drivers
E_0000020a5cd1c300 .event posedge, v0000020a5cd80f50_0;
L_0000020a5cd81100 .concat [ 5 27 0 0], v0000020a5cd820a0_0, L_0000020a5cd83028;
L_0000020a5cd821e0 .cmp/eq 32, L_0000020a5cd81100, L_0000020a5cd83070;
L_0000020a5cd81920 .array/port v0000020a5cd80af0, L_0000020a5cd82c80;
L_0000020a5cd82c80 .concat [ 5 2 0 0], v0000020a5cd820a0_0, L_0000020a5cd83100;
L_0000020a5cd825a0 .functor MUXZ 32, L_0000020a5cd81920, L_0000020a5cd830b8, L_0000020a5cd821e0, C4<>;
L_0000020a5cd81880 .concat [ 5 27 0 0], v0000020a5cd81ce0_0, L_0000020a5cd83148;
L_0000020a5cd816a0 .cmp/eq 32, L_0000020a5cd81880, L_0000020a5cd83190;
L_0000020a5cd81d80 .array/port v0000020a5cd80af0, L_0000020a5cd82d20;
L_0000020a5cd82d20 .concat [ 5 2 0 0], v0000020a5cd81ce0_0, L_0000020a5cd83220;
L_0000020a5cd81a60 .functor MUXZ 32, L_0000020a5cd81d80, L_0000020a5cd831d8, L_0000020a5cd816a0, C4<>;
S_0000020a5ccf26a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 15, 4 15 0, S_0000020a5ccf2510;
 .timescale 0 0;
v0000020a5cd1b7d0_0 .var/2s "i", 31 0;
    .scope S_0000020a5ccf2510;
T_0 ;
    %fork t_1, S_0000020a5ccf26a0;
    %jmp t_0;
    .scope S_0000020a5ccf26a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a5cd1b7d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000020a5cd1b7d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020a5cd1b7d0_0;
    %store/vec4a v0000020a5cd80af0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020a5cd1b7d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000020a5cd1b7d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000020a5ccf2510;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0000020a5ccf2510;
T_1 ;
    %wait E_0000020a5cd1c300;
    %load/vec4 v0000020a5cd80230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0000020a5cd80870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020a5cd28880_0;
    %load/vec4 v0000020a5cd80870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a5cd80af0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020a5cd286f0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000020a5cd802d0_0;
    %inv;
    %store/vec4 v0000020a5cd802d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020a5cd286f0;
T_3 ;
    %vpi_call/w 3 25 "$dumpfile", "RU_tb.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a5cd286f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a5cd802d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a5cd81060_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000020a5cd81ce0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000020a5cd80410_0, 0, 5;
    %pushi/vec4 1734829927, 0, 32;
    %store/vec4 v0000020a5cd80550_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000020a5cd820a0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000020a5cd80410_0, 0, 5;
    %pushi/vec4 1734829920, 0, 32;
    %store/vec4 v0000020a5cd80550_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000020a5cd820a0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000020a5cd80410_0, 0, 5;
    %pushi/vec4 1734371175, 0, 32;
    %store/vec4 v0000020a5cd80550_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000020a5cd820a0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000020a5cd80410_0, 0, 5;
    %pushi/vec4 1735157735, 0, 32;
    %store/vec4 v0000020a5cd80550_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000020a5cd820a0_0, 0, 5;
    %delay 10, 0;
    %vpi_call/w 3 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "RU_Tb.sv";
    "RU.sv";
