<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE ibis [
<!ELEMENT ibis (part, pin+)>
<!ELEMENT part EMPTY>
<!ELEMENT pin EMPTY>
<!ATTLIST part
  arch   CDATA #REQUIRED
  device CDATA #REQUIRED
  spg    CDATA #REQUIRED
  pkg    CDATA #REQUIRED>
<!ATTLIST pin
  nm     CDATA #REQUIRED
  no     CDATA #REQUIRED
  iostd  (LVTTL|SSTL3_I|LVCMOS33|LVCMOS25|SSTL2_I|LVCMOS18|LVCMOS15|HSTL_I|NA) "NA"
  sr     (SLOW|FAST|slow|fast) "SLOW"
  dir    (BIDIR|bidir|INPUT|input|OUTPUT|output) "BIDIR">
]>
<ibis><part pkg="VQ100" spg="-6" arch="xbr" device="XC2C256"/><pin nm="FPGA_D&lt;0&gt;" no="35" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;1&gt;" no="40" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;2&gt;" no="41" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;3&gt;" no="77" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;4&gt;" no="78" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;5&gt;" no="79" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;6&gt;" no="81" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_D&lt;7&gt;" no="89" dir="input" iostd="LVCMOS18"/><pin nm="FPGA_MOSI" no="50" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="FPGA_cclk" no="97" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;1&gt;" no="99" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;2&gt;" no="96" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;3&gt;" no="95" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;4&gt;" no="94" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;5&gt;" no="1" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;6&gt;" no="2" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;7&gt;" no="3" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="LEDs&lt;8&gt;" no="4" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="Mode&lt;0&gt;" no="36" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="Mode&lt;1&gt;" no="39" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="Mode&lt;2&gt;" no="42" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="Variant&lt;0&gt;" no="30" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="Variant&lt;1&gt;" no="33" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="Variant&lt;2&gt;" no="34" sr="fast" dir="output" iostd="LVCMOS18"/><pin nm="mclk_ce" no="70" sr="fast" dir="output" iostd="LVCMOS18"/></ibis>
