# RTL_Design_and_Synthesis_using_SKY130PDK_Yosys_iVerilog
This repo is to document the 5day "RTL Design and Synthesis using Verilog and Sky130 library" which was conducted by VLSI System Design Corp.
