<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title> Configuration Report </title>
<separator/>
<table>
<header>
 <cell>Configurator UI label</cell>
 <cell>User selection</cell>
 <cell>TCL parameter name</cell>
</header>
<row>
 <cell>General</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>PCIe Controller (PCIE 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_CONTROLLER_ENABLED</cell>
</row>
<row>
 <cell>PCIe Controller (PCIe 1)</cell>
 <cell>Enabled</cell>
 <cell>UI_PCIE_1_CONTROLLER_ENABLED</cell>
</row>
<row>
 <cell>Port type (PCIe 0)</cell>
 <cell>End Point</cell>
 <cell>UI_PCIE_0_PORT_TYPE</cell>
</row>
<row>
 <cell>Port type (PCIe 1)</cell>
 <cell>End Point</cell>
 <cell>UI_PCIE_1_PORT_TYPE</cell>
</row>
<row>
 <cell>Number of lanes (PCIe 0)</cell>
 <cell>x1</cell>
 <cell>UI_PCIE_0_NUMBER_OF_LANES</cell>
</row>
<row>
 <cell>Number of lanes (PCIe 1)</cell>
 <cell>x4</cell>
 <cell>UI_PCIE_1_NUMBER_OF_LANES</cell>
</row>
<row>
 <cell>Lane Rate (PCIe 0)</cell>
 <cell>Gen1 (2.5 Gbps)</cell>
 <cell>UI_PCIE_0_LANE_RATE</cell>
</row>
<row>
 <cell>Lane Rate (PCIe 1)</cell>
 <cell>Gen2 (5.0 Gbps)</cell>
 <cell>UI_PCIE_1_LANE_RATE</cell>
</row>
<row>
 <cell>Reference Clock Frequency (PCIe 0)</cell>
 <cell>100</cell>
 <cell>UI_PCIE_0_REF_CLK_FREQ</cell>
</row>
<row>
 <cell>Reference Clock Frequency (PCIe 1)</cell>
 <cell>100</cell>
 <cell>UI_PCIE_1_REF_CLK_FREQ</cell>
</row>
<row>
 <cell>CDR Reference Clock Source (PCIe 0)</cell>
 <cell>Dedicated</cell>
 <cell>UI_PCIE_0_CDR_REF_CLK_SOURCE</cell>
</row>
<row>
 <cell>CDR Reference Clock Source (PCIe 1)</cell>
 <cell>Dedicated</cell>
 <cell>UI_PCIE_1_CDR_REF_CLK_SOURCE</cell>
</row>
<row>
 <cell>Number of CDR Reference Clocks (PCIe 0)</cell>
 <cell>1</cell>
 <cell>UI_PCIE_0_CDR_REF_CLK_NUMBER</cell>
</row>
<row>
 <cell>Number of CDR Reference Clocks (PCIe 1)</cell>
 <cell>1</cell>
 <cell>UI_PCIE_1_CDR_REF_CLK_NUMBER</cell>
</row>
<row>
 <cell>Use embedded DLL in fabric interface</cell>
 <cell>true</cell>
 <cell>UI_USE_EMBEDDED_DLL</cell>
</row>
<row>
 <cell>Embedded DLL Jitter Range</cell>
 <cell>Low</cell>
 <cell>UI_DLL_JITTER_TOLERANCE</cell>
</row>
<row>
 <cell>Enable APB slave interface (PCIe controller access)</cell>
 <cell>true</cell>
 <cell>UI_EXPOSE_PCIE_APBLINK_PORTS</cell>
</row>
<row>
 <cell>Enable Dynamic Reconfiguration Interface (DRI) for XCVR lane access</cell>
 <cell>false</cell>
 <cell>UI_EXPOSE_LANE_DRI_PORTS</cell>
</row>
<row>
 <cell>Identification</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>Vendor ID (PCIe 0)</cell>
 <cell>0x11AA</cell>
 <cell>UI_PCIE_0_VENDOR_ID</cell>
</row>
<row>
 <cell>Vendor ID (PCIe 1)</cell>
 <cell>0x11AA</cell>
 <cell>UI_PCIE_1_VENDOR_ID</cell>
</row>
<row>
 <cell>Sub System Vendor ID (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SUB_VENDOR_ID</cell>
</row>
<row>
 <cell>Sub System Vendor ID (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SUB_VENDOR_ID</cell>
</row>
<row>
 <cell>Revision ID (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_REVISION_ID</cell>
</row>
<row>
 <cell>Revision ID (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_REVISION_ID</cell>
</row>
<row>
 <cell>Device ID (PCIe 0)</cell>
 <cell>0x1556</cell>
 <cell>UI_PCIE_0_DEVICE_ID</cell>
</row>
<row>
 <cell>Device ID (PCIe 1)</cell>
 <cell>0x1556</cell>
 <cell>UI_PCIE_1_DEVICE_ID</cell>
</row>
<row>
 <cell>Sub System Device ID (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SUB_SYSTEM_ID</cell>
</row>
<row>
 <cell>Sub System Device ID (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SUB_SYSTEM_ID</cell>
</row>
<row>
 <cell>Class Code (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_CLASS_CODE</cell>
</row>
<row>
 <cell>Class Code (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_CLASS_CODE</cell>
</row>
<row>
 <cell>Power Management</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>Number of FTS (PCIe 0)</cell>
 <cell>63</cell>
 <cell>UI_PCIE_0_NUM_FTS</cell>
</row>
<row>
 <cell>Number of FTS (PCIe 1)</cell>
 <cell>63</cell>
 <cell>UI_PCIE_1_NUM_FTS</cell>
</row>
<row>
 <cell>L0s Acceptable Latency (PCIe 0)</cell>
 <cell>No limit</cell>
 <cell>UI_PCIE_0_L0_ACC_LATENCY</cell>
</row>
<row>
 <cell>L0s Acceptable Latency (PCIe 1)</cell>
 <cell>No limit</cell>
 <cell>UI_PCIE_1_L0_ACC_LATENCY</cell>
</row>
<row>
 <cell>Enable L1 Capability (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_L1_ENABLE</cell>
</row>
<row>
 <cell>Enable L1 Capability (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_L1_ENABLE</cell>
</row>
<row>
 <cell>L1 Acceptable Latency (PCIe 0)</cell>
 <cell>No limit</cell>
 <cell>UI_PCIE_0_L1_ACC_LATENCY</cell>
</row>
<row>
 <cell>L1 Acceptable Latency (PCIe 1)</cell>
 <cell>No limit</cell>
 <cell>UI_PCIE_1_L1_ACC_LATENCY</cell>
</row>
<row>
 <cell>L1 Exit Latency (PCIe 0)</cell>
 <cell>16 us to less than 32 us</cell>
 <cell>UI_PCIE_0_L1_EXIT_LATENCY</cell>
</row>
<row>
 <cell>L1 Exit Latency (PCIe 1)</cell>
 <cell>16 us to less than 32 us</cell>
 <cell>UI_PCIE_1_L1_EXIT_LATENCY</cell>
</row>
<row>
 <cell>Interrupt and Auxiliary Settings</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>PHY Reference Clock Slot (PCIe 0)</cell>
 <cell>Slot</cell>
 <cell>UI_PCIE_0_PHY_REF_CLK_SLOT</cell>
</row>
<row>
 <cell>PHY Reference Clock Slot (PCIe 1)</cell>
 <cell>Slot</cell>
 <cell>UI_PCIE_1_PHY_REF_CLK_SLOT</cell>
</row>
<row>
 <cell>Interrupts (PCIe 0)</cell>
 <cell>MSI4</cell>
 <cell>UI_PCIE_0_INTERRUPTS</cell>
</row>
<row>
 <cell>Interrupts (PCIe 1)</cell>
 <cell>MSI4</cell>
 <cell>UI_PCIE_1_INTERRUPTS</cell>
</row>
<row>
 <cell>Expose Wake Signal (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_EXPOSE_WAKE_SIG</cell>
</row>
<row>
 <cell>Expose Wake Signal (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_EXPOSE_WAKE_SIG</cell>
</row>
<row>
 <cell>Transmit Swing (PCIe 0)</cell>
 <cell>Full Swing</cell>
 <cell>UI_PCIE_0_TRANSMIT_SWING</cell>
</row>
<row>
 <cell>Transmit Swing (PCIe 1)</cell>
 <cell>Full Swing</cell>
 <cell>UI_PCIE_1_TRANSMIT_SWING</cell>
</row>
<row>
 <cell>De-Emphasis (PCIe 0)</cell>
 <cell>-3.5 dB</cell>
 <cell>UI_PCIE_0_DE_EMPHASIS</cell>
</row>
<row>
 <cell>De-Emphasis (PCIe 1)</cell>
 <cell>-3.5 dB</cell>
 <cell>UI_PCIE_1_DE_EMPHASIS</cell>
</row>
<row>
 <cell>Bar 0</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>BAR Type (PCIe 0)</cell>
 <cell>64-bit prefetchable memory</cell>
 <cell>UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE</cell>
</row>
<row>
 <cell>BAR Type (PCIe 1)</cell>
 <cell>64-bit prefetchable memory</cell>
 <cell>UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 1)</cell>
 <cell>64 KB</cell>
 <cell>UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x03000000</cell>
 <cell>UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE</cell>
</row>
<row>
 <cell>Bar 1</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>BAR Type (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE</cell>
</row>
<row>
 <cell>BAR Type (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE</cell>
</row>
<row>
 <cell>Bar 2</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>BAR Type (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE</cell>
</row>
<row>
 <cell>BAR Type (PCIe 1)</cell>
 <cell>64-bit prefetchable memory</cell>
 <cell>UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 1)</cell>
 <cell>1 MB</cell>
 <cell>UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x10000000</cell>
 <cell>UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE</cell>
</row>
<row>
 <cell>Bar 3</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>BAR Type (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE</cell>
</row>
<row>
 <cell>BAR Type (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE</cell>
</row>
<row>
 <cell>Bar 4</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>BAR Type (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE</cell>
</row>
<row>
 <cell>BAR Type (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE</cell>
</row>
<row>
 <cell>Bar 5</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>BAR Type (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE</cell>
</row>
<row>
 <cell>BAR Type (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE</cell>
</row>
<row>
 <cell>BAR Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE</cell>
</row>
<row>
 <cell>Slave 0</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>State (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_SLAVE_STATE_TABLE_0</cell>
</row>
<row>
 <cell>State (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_SLAVE_STATE_TABLE_0</cell>
</row>
<row>
 <cell>Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_SLAVE_SIZE_TABLE_0</cell>
</row>
<row>
 <cell>Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_SLAVE_SIZE_TABLE_0</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0</cell>
</row>
<row>
 <cell>Translation Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0</cell>
</row>
<row>
 <cell>Translation Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0</cell>
</row>
<row>
 <cell>Slave 1</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>State (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_SLAVE_STATE_TABLE_1</cell>
</row>
<row>
 <cell>State (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_SLAVE_STATE_TABLE_1</cell>
</row>
<row>
 <cell>Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_SLAVE_SIZE_TABLE_1</cell>
</row>
<row>
 <cell>Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_SLAVE_SIZE_TABLE_1</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1</cell>
</row>
<row>
 <cell>Translation Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1</cell>
</row>
<row>
 <cell>Translation Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1</cell>
</row>
<row>
 <cell>Slave 2</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>State (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_SLAVE_STATE_TABLE_2</cell>
</row>
<row>
 <cell>State (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_SLAVE_STATE_TABLE_2</cell>
</row>
<row>
 <cell>Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_SLAVE_SIZE_TABLE_2</cell>
</row>
<row>
 <cell>Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_SLAVE_SIZE_TABLE_2</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2</cell>
</row>
<row>
 <cell>Translation Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2</cell>
</row>
<row>
 <cell>Translation Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2</cell>
</row>
<row>
 <cell>Slave 3</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>State (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_SLAVE_STATE_TABLE_3</cell>
</row>
<row>
 <cell>State (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_SLAVE_STATE_TABLE_3</cell>
</row>
<row>
 <cell>Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_SLAVE_SIZE_TABLE_3</cell>
</row>
<row>
 <cell>Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_SLAVE_SIZE_TABLE_3</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3</cell>
</row>
<row>
 <cell>Translation Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3</cell>
</row>
<row>
 <cell>Translation Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3</cell>
</row>
<row>
 <cell>Slave 4</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>State (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_SLAVE_STATE_TABLE_4</cell>
</row>
<row>
 <cell>State (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_SLAVE_STATE_TABLE_4</cell>
</row>
<row>
 <cell>Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_SLAVE_SIZE_TABLE_4</cell>
</row>
<row>
 <cell>Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_SLAVE_SIZE_TABLE_4</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4</cell>
</row>
<row>
 <cell>Translation Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4</cell>
</row>
<row>
 <cell>Translation Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4</cell>
</row>
<row>
 <cell>Slave 5</cell>
 <cell> </cell>
 <cell> </cell>
</row>
<row>
 <cell>State (PCIe 0)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_0_SLAVE_STATE_TABLE_5</cell>
</row>
<row>
 <cell>State (PCIe 1)</cell>
 <cell>Disabled</cell>
 <cell>UI_PCIE_1_SLAVE_STATE_TABLE_5</cell>
</row>
<row>
 <cell>Size (PCIe 0)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_0_SLAVE_SIZE_TABLE_5</cell>
</row>
<row>
 <cell>Size (PCIe 1)</cell>
 <cell>4 KB</cell>
 <cell>UI_PCIE_1_SLAVE_SIZE_TABLE_5</cell>
</row>
<row>
 <cell>AXI Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5</cell>
</row>
<row>
 <cell>AXI Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5</cell>
</row>
<row>
 <cell>Translation Address (PCIe 0)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5</cell>
</row>
<row>
 <cell>Translation Address (PCIe 1)</cell>
 <cell>0x0000</cell>
 <cell>UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5</cell>
</row>
</table>
</doc>
