<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>pwm_test</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pwm_test_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>50c59041</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pwm_test_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a8826407</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0654deeb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42755af9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>e_out_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.E_OUT_VECTOR_SIZE&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>e_in_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.E_IN_VECTOR_SIZE&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>E_OUT_VECTOR_SIZE</spirit:name>
        <spirit:displayName>E Out Vector Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.E_OUT_VECTOR_SIZE">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>E_IN_VECTOR_SIZE</spirit:name>
        <spirit:displayName>E In Vector Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.E_IN_VECTOR_SIZE">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pwm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_test_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_test_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_da5a7fe5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/pwm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_test_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_test_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/pwm_test_v1_0/data/pwm_test.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_test_v1_0/data/pwm_test.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_test_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_test_v1_0/src/pwm_test.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_test_v1_0/src/pwm_test.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_test_v1_0/src/pwm_test_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/pwm_test_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_42755af9</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pwm_test_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>E_OUT_VECTOR_SIZE</spirit:name>
      <spirit:displayName>Out Vector Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.E_OUT_VECTOR_SIZE">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>E_IN_VECTOR_SIZE</spirit:name>
      <spirit:displayName>In Vector Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.E_IN_VECTOR_SIZE">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pwm_test_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-09-06T14:33:27Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d1be29_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18621d50_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538960c2_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2840967b_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cf928b_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417883fd_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795f1f26_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd4e4f1_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd06e05_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d06c31_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e059d7_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75738a94_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cfbe2f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12af6de2_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d09ab1a_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12459a11_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178ae04c_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d222c6f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590d1850_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ff8621_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c7e33f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e03cbd_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8d8ce3_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d95bd69_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3ea47b_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ffb200_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5795345c_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24123bdc_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344874c4_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54801ec0_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f699e78_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2314c874_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374864f9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e73f52_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b99bb45_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da01d86_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cecf199_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5716464d_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68450869_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f316b7d_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd05919_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cb9a35_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbbabef_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bb1d98_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131fbe3d_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a233547_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78eaa20a_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13572a55_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acc4d74_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ded7ac9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b925d35_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728c00ae_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3a371a_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f217c38_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11306ab2_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a591852_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78693e38_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b653d9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6797046d_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbf38e2_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d26d7_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b985a6_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405677a9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b534f8_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5469a7f1_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7ed2aa_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479b8b1d_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de2c722_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c8bd7c_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67984d09_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4674c_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c73d49f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db9ef91_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f996cd4_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b9330_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dacb9b_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fed6994_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5d57e3_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adee203_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cf4675_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55762ab4_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcc56a8_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255f4784_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ae185_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468ed774_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e7e20f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ae0d18_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3973a1e9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318d56c6_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e45a05_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b876cd_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f0d1f5_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5994f70c_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd1e363_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec51d35_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc1434f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb9e6b1_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6064e4d0_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6100f827_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf95537_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c02d97_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565bd9aa_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ea44de_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25aef39e_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11beeee8_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a875b93_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231d1470_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636d1553_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e06170e_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6024f1d1_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704d3db9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ebc7af_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ec7e2c_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccef63e_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e56865_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2feca266_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26dd5d25_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d59878d_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bf933f_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f269b3_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c95bb06_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442b3410_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0a8365_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae555c1_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53390313_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43adbc59_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184080eb_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf90432_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9f6abf_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c4f0c8_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0560dc_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd639b2_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4217352a_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72861ce9_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9ec2e8_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d04948_ARCHIVE_LOCATION">/home/nevarez/work/vivado/ip_repo/pwm_test_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c85b37c1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bf9e83a9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0eb0670a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c89fd51f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
