# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_Prototyping_CH6.srcs/sources_1/new/binary_to_BCD.v" \
"../../../../FPGA_Prototyping_CH6.srcs/sim_1/new/binary_to_BCD_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
