// Seed: 3306002036
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  assign id_1.id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_6, id_7, id_8;
  initial $display(1, 1, (id_1) & id_5, id_6, "" - 1, id_2);
  assign id_2 = id_2;
  module_0(
      id_8
  );
  for (id_9 = 1; 1; id_5 = id_5) assign id_9 = id_4;
  supply0 id_10, id_11;
  tri0 id_12, id_13 = id_13;
  wire id_14;
  assign id_13 = id_10;
  assign id_13 = 1;
  assign id_2  = 1;
  tri1 id_15 = 1;
  wire id_16, id_17, id_18, id_19;
endmodule
