// Seed: 463143123
module module_0 (
    input wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri0 id_4
);
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_17 = 32'd82,
    parameter id_24 = 32'd45,
    parameter id_4  = 32'd14
) (
    input tri0 id_0,
    output uwire id_1,
    output wor id_2,
    input wor id_3,
    input supply1 _id_4#(.id_21(1)),
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10
    , id_22,
    input wire id_11,
    output tri id_12,
    input tri1 id_13,
    output tri id_14,
    input wand id_15,
    input supply1 id_16
    , id_23,
    input wor _id_17,
    output supply1 id_18,
    output tri0 id_19
);
  wire _id_24, id_25;
  wire id_26;
  wor  id_27 = -1;
  module_0 modCall_1 (
      id_7,
      id_19,
      id_18,
      id_13,
      id_12
  );
  wire [id_17 : 1  ==  id_24  .  id_4] id_28;
endmodule
