Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov  2 23:37:42 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLLA'

1. Summary
----------

SUCCESS in the upgrade of PLLA (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov  2 23:37:32 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_delay_right'

1. Summary
----------

SUCCESS in the upgrade of fifo_delay_right (xilinx.com:ip:fifo_generator:13.2) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov  2 23:37:26 2025
| Host         : PC-1000-times running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_delay_left'

1. Summary
----------

SUCCESS in the upgrade of fifo_delay_left (xilinx.com:ip:fifo_generator:13.2) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 19 22:37:00 2025
| Host         : DESKTOP-OCAJ433 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_delay_right'

1. Summary
----------

SUCCESS in the conversion of fifo_delay_right (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 19 22:36:50 2025
| Host         : DESKTOP-OCAJ433 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_delay_left'

1. Summary
----------

SUCCESS in the conversion of fifo_delay_left (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 19 22:36:40 2025
| Host         : DESKTOP-OCAJ433 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PLLA'

1. Summary
----------

SUCCESS in the conversion of PLLA (xilinx.com:ip:clk_wiz:6.0 (Rev. 2)) to Vivado generation flows.

