# D Flip-Flop realization

This is the first project of FPGA course, written in Verilog language.

## How it works

First of all, `SR Latch` is considered to understand how it works.
In short, here is it:

![name](https://steamuserimages-a.akamaihd.net/ugc/263836971403353556/F6AAAC5B777F2732937EB1D7FF96BCBA571C8486/)
