#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 06 15:25:19 2023
# Process ID: 3784
# Log file: D:/study/Grade3/hardware/REAL/TOP/TOP_DESIGN/project_1/vivado.log
# Journal file: D:/study/Grade3/hardware/REAL/TOP/TOP_DESIGN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project D:/study/Grade3/hardware/REAL/TOP/TOP_DESIGN/project_1/project_1.xprIINFO: [Project 1-313] Project file moved from 'D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1' since last save.Scanning sources...
FFinished scanning sourcesWARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/study/Grade3/hardware/REAL/IP/ip_repo'.
IINFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/study/Grade3/hardware/REAL/IP/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.IINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/study/Grade3/hardware/REAL/IP_XFH'.IINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/study/Grade3/hardware/REAL/IP_LZK'.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/softwares/Vivado/Vivado/2015.2/data/ip'.WWARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_UART_LITE_TX_0_2
design_1_SPI_MOSI_0_0
design_1_ASR_rcv_0_0
oopen_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 795.246 ; gain = 221.219oexit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 15:26:49 2023...
ject_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - TTS
Adding component instance block -- xilinx.com:user:SPI_MOSI:1.0 - OLED
Adding component instance block -- xilinx.com:user:DHT11_IP:1.0 - DHT11
Adding component instance block -- xilinx.com:user:jiaquan:1.0 - JQ
Adding component instance block -- xilinx.com:user:PM:1.0 - PM
Adding component instance block -- xilinx.com:user:UART_xfh:1.0 - ASR_UART_RX
Adding component instance block -- xilinx.com:user:UART_xfh:1.0 - JQ_UART_RX
Adding component instance block -- xilinx.com:user:UART_xfh:1.0 - PM_UART_RX
Adding component instance block -- xilinx.com:user:ASR_rcv:1.0 - ASR
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/study/Grade3/hardware/REAL/TOP/TOP_DESIGN/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 835.867 ; gain = 12.188
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 15:26:16 2023...
