$date
	Wed May 14 08:06:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module afc_fsm_tb $end
$var wire 6 ! state_out [5:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 3 $ comp_in [2:0] $end
$var reg 1 % rst_n $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 3 & comp_in [2:0] $end
$var wire 1 % rst_n $end
$var parameter 3 ' FAST $end
$var parameter 3 ( FREEZE $end
$var parameter 5 ) IDLE_BAND $end
$var parameter 3 * SLOW $end
$var reg 5 + band [4:0] $end
$var reg 1 , finish $end
$var reg 5 - high [4:0] $end
$var reg 5 . low [4:0] $end
$var reg 5 / mid [4:0] $end
$var reg 6 0 state_out [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 *
b10000 )
b1 (
b100 '
b1010 "
$end
#0
$dumpvars
b10000 0
b10000 /
b0 .
b11111 -
0,
b10000 +
b0 &
0%
b0 $
0#
b10000 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1%
#25000
1#
#30000
0#
#35000
1#
#40000
0#
b10 $
b10 &
#45000
b11000 !
b11000 0
b11000 +
b11000 /
b10001 .
1#
#50000
0#
#55000
b11100 !
b11100 0
b11100 +
b11100 /
b11001 .
1#
#60000
0#
b1 $
b1 &
#65000
b111100 !
b111100 0
1,
1#
#70000
0#
b10 $
b10 &
#75000
1#
#80000
b10000 !
b10000 0
0,
b10000 +
b10000 /
b0 .
0#
0%
#85000
1#
#90000
0#
#95000
1#
#100000
0#
1%
#105000
b11000 !
b11000 0
b11000 +
b11000 /
b10001 .
1#
#110000
0#
#115000
b11100 !
b11100 0
b11100 +
b11100 /
b11001 .
1#
#120000
0#
#125000
b11110 !
b11110 0
b11110 +
b11110 /
b11101 .
1#
#130000
0#
#135000
b11111 !
b11111 0
b11111 +
b11111 /
b11111 .
1#
#140000
0#
#145000
b0 .
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
