<!-- research.html -->

<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Research Work</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
<header>
    <h1>Research Work</h1>
    <p>By Shalu Prathmesh Rajiv | M.Tech CSE (RA) @ IIT Hyderabad</p>
</header>

<section>
    <h2>1. Understanding Versal ACAP and AI Engines</h2>
    <p>Versal ACAP (Adaptive Compute Acceleration Platform) is a heterogeneous platform by AMD Xilinx that integrates scalar processors, adaptable hardware (FPGA), and intelligent engines (AI Engines). It enables efficient acceleration of diverse workloads such as AI inference, DSP, and embedded compute.</p>
    <ul>
        <li><strong>AI Engines (AIEs)</strong> are SIMD VLIW processors organized in a tiled array. They support high-throughput operations, ideal for matrix/vector computations.</li>
        <li><strong>Programmable Logic (PL)</strong> provides fine-grained control and reconfigurability for custom hardware pipelines, memory buffering, and data routing.</li>
        <li>AI Engines access data via shared memory or stream interfaces, and can be programmed using <code>ADF Graphs</code> with kernels written in C++.</li>
        <li>Versal ACAP targets applications in AI/ML, signal processing, 5G, automotive, and more.</li>
    </ul>
</section>

<section>
    <h2>2. Hands-On Work Using Vitis on Versal ACAP</h2>
    <p>As part of my research, I explored Vitis tutorials to gain practical experience on the VCK190 development board:</p>
    <ul>
        <li><strong>A to Z Bare-metal Flow:</strong> Created simple complex arithmetic kernel and graph using 2023.2 Vitis flow.</li>
        <li><strong>LeNet AI Engine Design:</strong> Developed AI/PL-based image classification using memory-aware design. Validated on hardware.</li>
        <li><strong>GeMM Matrix Multiplication:</strong> Compared AI Engine vs RTL DSP58 implementations for multiple matrix sizes up to 1024x1024.</li>
        <li><strong>Parallel Merge Sort:</strong> Used 11 AI Engine kernels to sort and merge 5000 numbers with shared buffer pipelining.</li>
        <li><strong>Custom Sum Computation:</strong> Computed sum of 5000 integers using 6 parallel AI Engines mapped across different tiles.</li>
        <li><strong>Matrix Multiplication Exploration:</strong> Studied shared memory, cascade connections, and kernel placement strategies.</li>
    </ul>
    <p><em>All designs were tested using hardware emulation and verified on the actual VCK190 board via SD card deployment.</em></p>
</section>

<section>
    <h2>3. Frameworks Explored and Validated</h2>
    <p>I explored and validated multiple academic frameworks designed for acceleration on Versal ACAP:</p>

    <h3>üîπ Explored Research Papers & Frameworks</h3>
    <ul>
        <li><strong>CHARM / CHARM 2.0:</strong> Deep learning accelerator for BERT, ViT, NCF, and MLP inference.<br>
        Paper: <a href="https://arxiv.org/abs/2210.08357">arxiv.org/abs/2210.08357</a> |
        GitHub: <a href="https://github.com/arc-research-lab/CHARM">CHARM</a></li>

        <li><strong>MaxEVA:</strong> Matrix multiplication accelerator with better tile utilization than CHARM.<br>
        Paper: <a href="https://arxiv.org/abs/2210.08352">arxiv.org/abs/2210.08352</a> |
        GitHub: <a href="https://github.com/enyac-group/MaxEVA">MaxEVA</a></li>

        <li><strong>AIM:</strong> Arbitrary-precision Integer Multiplication for LIM, RSA.<br>
        Paper: <a href="https://arxiv.org/abs/2203.10885">arxiv.org/abs/2203.10885</a> |
        GitHub: <a href="https://github.com/arc-research-lab/AIM">AIM</a></li>

        <li><strong>AutoMM:</strong> High-performance MM generation flow.</li>
        <li><strong>H-GCN:</strong> Graph Convolutional Network accelerator on Versal.</li>
        <li><strong>WideSA:</strong> Scheduling uniform recurrences on AIE tiles for better utilization.</li>
        <li><strong>Dense/Sparse MM Framework:</strong> Python-based source generator for GEMM/SpMM workflows.</li>
        <li><strong>PyAIE:</strong> Early prototype Python interface for AI Engine programming.</li>
    </ul>

    <h3>üî∏ Validated Frameworks on VCK190 Board</h3>
    <ul>
        <li><strong>CHARM:</strong> Verified INT8/FP32 GEMM and ViT models on monolithic and dual accelerators.</li>
        <li><strong>MaxEVA:</strong> Benchmarked high-throughput GEMM on Versal AI Engine.</li>
        <li><strong>AIM:</strong> Validated LIM with 1024‚Äì65536-bit integer inputs.</li>
    </ul>
</section>

<section style="text-align:center;">
    <a href="index.html" class="btn btn-highlight">‚Üê Back to Home</a>
</section>

</body>
</html>
