

================================================================
== Vitis HLS Report for 'dstin_loop_proc'
================================================================
* Date:           Tue Jul 27 20:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|      653|  0.140 us|  6.530 us|   14|  653|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstin_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 16 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 17 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 18 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstin"   --->   Operation 19 'read' 'dstin_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %y_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 20 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 21 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 22 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 23 [1/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 23 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln324_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i70_i, i2 0"   --->   Operation 24 'bitconcatenate' 'shl_ln324_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (3.52ns)   --->   "%add_ln324 = add i64 %dstin_read, i64 %shl_ln324_2"   --->   Operation 25 'add' 'add_ln324' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324, i32 2, i32 63"   --->   Operation 26 'partselect' 'trunc_ln324_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln324_2"   --->   Operation 27 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln324"   --->   Operation 28 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [7/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 29 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [6/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 30 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [5/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 31 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [4/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 32 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 33 [3/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 33 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 34 [2/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 34 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/7] (7.30ns)   --->   "%dst_addr_2_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 41 'readreq' 'dst_addr_2_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln82, void, i32 0, void %entry" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 43 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln82 = add i32 %x, i32 1" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 44 'add' 'add_ln82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 45 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln878, void, void %.exit" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 46 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 47 [1/1] (7.30ns)   --->   "%dst_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dst_addr"   --->   Operation 47 'read' 'dst_addr_read' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i32 %dst_addr_read"   --->   Operation 48 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %x" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 49 'zext' 'zext_ln82' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24"   --->   Operation 50 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 52 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i24 %dst_V2, i64 0, i64 %zext_ln82"   --->   Operation 53 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln324 = store i24 %trunc_ln324, i10 %dst_V2_addr"   --->   Operation 54 'store' 'store_ln324' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln82 = br void" [mapchip_color/mapchip_color.cpp:82]   --->   Operation 55 'br' 'br_ln82' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'mapchip_draw_xsize' [12]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i_i70_i', mapchip_color/mapchip_color.cpp:75) [19]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_i_i70_i', mapchip_color/mapchip_color.cpp:75) [19]  (6.91 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln324') [21]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'dst' [25]  (7.3 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'phi' operation ('x', mapchip_color/mapchip_color.cpp:82) with incoming values : ('add_ln82', mapchip_color/mapchip_color.cpp:82) [28]  (0 ns)
	'add' operation ('add_ln82', mapchip_color/mapchip_color.cpp:82) [29]  (2.55 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'dst' [37]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst_V2_addr') [39]  (0 ns)
	'store' operation ('store_ln324') of variable 'trunc_ln324' on array 'dst_V2' [40]  (3.25 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
