INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.srcs/sim_1/new/tb_and4gate_l2t1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and4gate_l2t1
