
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -326.31

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.24

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.24

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.14   36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.14    0.03   36.14 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.80    7.27   43.40 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.80    0.01   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.41   data arrival time
-----------------------------------------------------------------------------
                                 35.02   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.67   29.23   42.43   42.43 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.23    0.12   42.55 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.81   78.03   69.25  111.80 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.03    0.03  111.83 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.77   35.18  147.02 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.77    0.00  147.02 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.68   14.36   29.49  176.51 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.37    0.13  176.64 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.65   11.26   21.05  197.69 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.26    0.12  197.81 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.39   20.36  218.16 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.39    0.03  218.20 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.20   11.55   24.48  242.68 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.55    0.03  242.71 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.49   28.51  271.23 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.49    0.01  271.24 ^ resp_msg[13] (out)
                                271.24   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.24   data arrival time
-----------------------------------------------------------------------------
                                -23.24   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.67   29.23   42.43   42.43 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 29.23    0.12   42.55 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.81   78.03   69.25  111.80 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.03    0.03  111.83 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.77   35.18  147.02 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.77    0.00  147.02 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.68   14.36   29.49  176.51 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.37    0.13  176.64 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.65   11.26   21.05  197.69 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.26    0.12  197.81 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.39   20.36  218.16 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.39    0.03  218.20 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.20   11.55   24.48  242.68 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.55    0.03  242.71 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.49   28.51  271.23 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.49    0.01  271.24 ^ resp_msg[13] (out)
                                271.24   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.24   data arrival time
-----------------------------------------------------------------------------
                                -23.24   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
226.55911254882812

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7080

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.43012046813965

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7999

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.62   42.62 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.59  110.22 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.97  148.19 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.81  166.00 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.46  186.45 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.19  206.65 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.31  223.96 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.88  250.84 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.96  276.80 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.48  287.28 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.67  312.94 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.95 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.95   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.89  299.11   library setup time
         299.11   data required time
---------------------------------------------------------
         299.11   data required time
        -312.95   data arrival time
---------------------------------------------------------
         -13.84   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.29   43.40 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.41   data arrival time
---------------------------------------------------------
          35.02   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.2367

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.2367

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.566945

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.1%      31.9%       0.0%
