# Analog-projects
# ğŸ“˜ Analog VLSI Design Projects â€“ 180nm (Cadence Virtuoso)

## ğŸ“Œ Overview

This repository documents my structured learning journey in **Analog VLSI Design** using 180nm CMOS technology in Cadence Virtuoso.

The objective of this repository is:

- To strengthen analog design fundamentals
- To move progressively from basic circuits to industry-level analog blocks
- To document practical design methodology
- To help beginners understand real analog design flow

All circuits are designed and simulated using **Cadence Virtuoso (180nm CMOS Technology)**.

---

## ğŸ›  Tools & Technology

- **Technology Node:** 180nm CMOS
- **EDA Tool:** Cadence Virtuoso
- **Simulator:** Spectre
- **Analyses Performed:**
  - DC Analysis
  - AC Analysis
  - Transient Analysis
  - Parametric Sweep
  - Gain & Bandwidth Optimization
  - Bias Point Verification

---

## ğŸ“‚ Repository Structure

The projects are organized from **Basic â†’ Intermediate â†’ Industry-Level Designs**.

---

### ğŸ”¹ 1. Basic Analog Building Blocks

These projects focus on core analog concepts:

- MOSFET DC Characteristics
- Common Source Amplifier
- Common Gate Amplifier
- Source Follower
- Current Mirror (Basic & Cascode)
- Differential Pair

**Focus Areas:**
- Biasing techniques
- Small signal analysis
- Gain calculation
- Bandwidth estimation

---

### ğŸ”¹ 2. Intermediate Analog Circuits

These designs introduce performance optimization and stability analysis:

- Two-Stage CMOS Op-Amp
- Folded Cascode OTA
- Instrumentation Amplifier
- Active Load Structures
- Frequency Compensation
- Startup Circuits

**Focus Areas:**
- Gain-Bandwidth Tradeoff
- Phase Margin & Stability
- Bias Optimization
- Output Swing Improvement

---

### ğŸ”¹ 3. Industry-Level Analog Blocks

These projects aim to simulate practical analog IP blocks:

- Bandgap Reference (BGR)
- Low Dropout Regulator (LDO)
- High Gain OTA
- Comparator
- Precision Bias Circuits

**Focus Areas:**
- Temperature Stability
- PSRR Analysis
- Process Variations
- Practical Design Constraints

---

## ğŸ§  Design Methodology

For each project, the following structured approach is followed:

1. Theoretical understanding
2. Hand calculations for device sizing and biasing
3. Schematic implementation in Cadence Virtuoso
4. DC operating point verification
5. AC and Transient performance analysis
6. Performance optimization
7. Documentation of observations and learnings

---

## ğŸ“Š What Each Project Folder Contains

- Circuit schematic
- Design specifications
- Calculation notes (if applicable)
- Simulation results (DC / AC / Transient)
- Performance summary
- Key learning outcomes

---

## ğŸ¯ Purpose of This Repository

This repository is created:

- As a structured analog design learning log
- To build strong CMOS analog fundamentals
- To prepare for Analog / Mixed-Signal VLSI roles
- To help beginners understand practical analog IC design

---

## ğŸš€ Future Improvements

- Layout implementation
- DRC / LVS verification
- Corner analysis
- Monte Carlo simulations
- Mismatch analysis
- Advanced analog IP blocks

---

## ğŸ“– Target Audience

- Electronics & ECE students
- Beginners in Analog VLSI
- Students preparing for core VLSI jobs
- Learners using Cadence Virtuoso

---

## ğŸ¤ Contributions

This repository is mainly for learning purposes.

Suggestions, improvements, and discussions are welcome.
