---
layout: project
title: qm-fir-digital-filter-core
subtitle: A VHDL implementation of a quadrature demodulation finite impulse response digital filter IP core.
---

<img src="http://niftyhedgehog.com/qm-fir-digital-filter-core/images/udp_demo_GUI.png">

## Overview
Developed in spring 2011.

Ported and improved a quadrature demodulation finite impulse response digital filter IP core to the Virtex-5 FPGA using Xilinx ISE and EDK. Extensive testing and debugging with ChipScope, UART, Ethernet communication with UDP and TCP/IP, Wireshark, Matlab, Python, C++.

## Hardware

## Software
