GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv'
WARN  (EX2478) : Non-net output port 'flashReadAddr' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":11)
WARN  (EX2478) : Non-net output port 'enableFlash' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":13)
WARN  (EX2478) : Non-net output port 'leds' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":16)
WARN  (EX2478) : Non-net output port 'cpuChar' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":18)
WARN  (EX2478) : Non-net output port 'cpuCharIndex' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":19)
WARN  (EX2478) : Non-net output port 'writeScreen' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":20)
Analyzing Verilog file 'C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv'
WARN  (EX2478) : Non-net output port 'flashClk' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":15)
WARN  (EX2478) : Non-net output port 'flashMosi' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":17)
WARN  (EX2478) : Non-net output port 'flashCs' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":18)
WARN  (EX2478) : Non-net output port 'byteRead' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":20)
WARN  (EX2478) : Non-net output port 'dataReady' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":22)
Analyzing Verilog file 'C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\screen.sv'
Analyzing Verilog file 'C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\text.sv'
Analyzing Verilog file 'C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\top.sv'
WARN  (EX2478) : Non-net output port 'LED_O' cannot be initialized at declaration in SystemVerilog mode("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\top.sv":226)
Compiling module 'top'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\top.sv":215)
Extracting RAM for identifier 'screenBuffer'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\top.sv":324)
Compiling module 'screenDriver(STARTUP_WAIT=270000)'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\screen.sv":4)
Extracting RAM for identifier 'setupCommands'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\screen.sv":43)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\screen.sv":91)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\screen.sv":104)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\screen.sv":115)
Compiling module 'textEngine'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\text.sv":4)
Extracting RAM for identifier 'fontBuffer'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\text.sv":14)
Compiling module 'flash'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":9)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":25)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\flash.sv":72)
Compiling module 'cpu'("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":6)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":113)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":141)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":222)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\cpu.sv":227)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "UART_TX" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\top.sv":235)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input UART_RX is unused("C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\design\top.sv":234)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\impl\gwsynthesis\cpu.vg" completed
[100%] Generate report file "C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex10_2\cpu\impl\gwsynthesis\cpu_syn.rpt.html" completed
GowinSynthesis finish
