// Seed: 1658860541
module module_0 ();
  parameter id_1 = 1;
  uwire id_2 = 1'b0 == id_1 - -1;
  assign module_2.id_4 = 0;
  assign id_2 = id_1;
  id_3 :
  assert property (@(posedge id_2) -1)
  else $clog2(43);
  ;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : id_4] id_5;
  module_0 modCall_1 ();
  wire id_6;
endmodule
