Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sun Feb 19 10:11:15 2023

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.05 sec.
Placement done.
Total placement takes 0.45 sec.

Routing started.
Building routing graph takes 0.25 sec.
Processing design graph takes 0.00 sec.
Total nets for routing : 132.
Global routing takes 0.59 sec.
Detailed routing takes 0.02 sec.
Hold Violation Fix in router takes 0.03 sec.
Finish routing takes 0.02 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.92 sec.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT          | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk       | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_rst_n     | input         | G5      | BANKL1     | 1.5       | LVCMOS15       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| uart_rxd      | input         | R10     | BANKR2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| uart_txd      | output        | T10     | BANKR2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 26       | 3274          | 1                   
|   FF                     | 58       | 19644         | 1                   
|   LUT                    | 74       | 13096         | 1                   
|   LUT-FF pairs           | 39       | 13096         | 1                   
| Use of CLMS              | 5        | 1110          | 1                   
|   FF                     | 12       | 6660          | 1                   
|   LUT                    | 15       | 4440          | 1                   
|   LUT-FF pairs           | 3        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 4        | 240           | 2                   
|   IOBD                   | 2        | 120           | 2                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 2        | 114           | 2                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 4        | 240           | 2                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 1        | 24            | 5                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst              | SiteOfDriverInst     
+------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_104        | ntclkbufg_0         | 64         | sys_clk_ibuf/opit_1     | IOL_7_298            
+------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name      | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_loopback_top     | 86      | 70     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 4      | 0           | 0           | 0            | 0        | 0       | 0       | 1        | 0          | 0             | 0         | 0        | 1        
| + u_uart_loop         | 3       | 12     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_recv         | 47      | 33     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_send         | 36      | 25     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/device_map/uart_loopback_top_map.adf      
|            | C:/Users/93462/PdsProject/fpga-learn/project/device_map/PresentFpga.pcf                
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/place_route/uart_loopback_top_pnr.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/place_route/uart_loopback_top.prr         
|            | C:/Users/93462/PdsProject/fpga-learn/project/place_route/uart_loopback_top_prr.prt     
|            | C:/Users/93462/PdsProject/fpga-learn/project/place_route/clock_utilization.txt         
|            | C:/Users/93462/PdsProject/fpga-learn/project/place_route/uart_loopback_top_plc.adf     
+------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 435,654,656 bytes
Total CPU  time to pnr completion : 2.719 sec
Process Total CPU  time to pnr completion : 2.719 sec
Total real time to pnr completion : 7.000 sec
