// Seed: 4080098737
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    output uwire id_5,
    input wand id_6,
    output supply0 id_7,
    output uwire id_8
    , id_13,
    output wire id_9,
    input wire id_10,
    input supply0 id_11
);
  assign id_7 = 1'd0;
  integer id_14 (
      .id_0(id_11),
      .id_1(id_1 !=? 1),
      .id_2(),
      .id_3(id_5),
      .id_4(1)
  );
  wire id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    inout wor id_3,
    output logic id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    output tri1 id_8,
    output wire id_9,
    input uwire id_10,
    output tri0 id_11,
    output logic id_12,
    output supply1 id_13
);
  initial begin
    id_9 = id_7;
    id_4 <= 1 + id_5;
  end
  module_0(
      id_8, id_10, id_0, id_7, id_9, id_9, id_6, id_13, id_11, id_2, id_10, id_3
  );
  assign id_9 = "" - 1;
  task id_15;
    begin
      id_12 <= 1 || 1 * 1;
      $display;
    end
  endtask
endmodule
