
Software_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044fc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080046fc  080046fc  000146fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047b8  080047b8  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  080047b8  080047b8  000147b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047c0  080047c0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047c0  080047c0  000147c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047c4  080047c4  000147c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080047c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000084  0800484c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00001804  2000036c  0800484c  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000117d2  00000000  00000000  000200b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026a2  00000000  00000000  00031884  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e28  00000000  00000000  00033f28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ce8  00000000  00000000  00034d50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028c57  00000000  00000000  00035a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cbd2  00000000  00000000  0005e68f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f64e2  00000000  00000000  0006b261  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00161743  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fe8  00000000  00000000  001617c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000084 	.word	0x20000084
 800021c:	00000000 	.word	0x00000000
 8000220:	080046e4 	.word	0x080046e4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000088 	.word	0x20000088
 800023c:	080046e4 	.word	0x080046e4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <DWT_Delay_Init>:
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint8_t DWT_Delay_Init(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
	*DEMCR = *DEMCR | 0x01000000;     // enable trace
 80005e4:	4b20      	ldr	r3, [pc, #128]	; (8000668 <DWT_Delay_Init+0x88>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	4b1f      	ldr	r3, [pc, #124]	; (8000668 <DWT_Delay_Init+0x88>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80005f2:	601a      	str	r2, [r3, #0]
	*LAR = 0xC5ACCE55;                // <-- added unlock access to DWT (ITM, etc.)registers
 80005f4:	4b1d      	ldr	r3, [pc, #116]	; (800066c <DWT_Delay_Init+0x8c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a1d      	ldr	r2, [pc, #116]	; (8000670 <DWT_Delay_Init+0x90>)
 80005fa:	601a      	str	r2, [r3, #0]
	*DWT_CYCCNT = 0;                  // clear DWT cycle counter
 80005fc:	4b1d      	ldr	r3, [pc, #116]	; (8000674 <DWT_Delay_Init+0x94>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
	*DWT_CONTROL = *DWT_CONTROL | 1;  // enable DWT cycle counter
 8000604:	4b1c      	ldr	r3, [pc, #112]	; (8000678 <DWT_Delay_Init+0x98>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	4b1b      	ldr	r3, [pc, #108]	; (8000678 <DWT_Delay_Init+0x98>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f042 0201 	orr.w	r2, r2, #1
 8000612:	601a      	str	r2, [r3, #0]

	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000614:	4b19      	ldr	r3, [pc, #100]	; (800067c <DWT_Delay_Init+0x9c>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	4a18      	ldr	r2, [pc, #96]	; (800067c <DWT_Delay_Init+0x9c>)
 800061a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800061e:	60d3      	str	r3, [r2, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000620:	4b16      	ldr	r3, [pc, #88]	; (800067c <DWT_Delay_Init+0x9c>)
 8000622:	68db      	ldr	r3, [r3, #12]
 8000624:	4a15      	ldr	r2, [pc, #84]	; (800067c <DWT_Delay_Init+0x9c>)
 8000626:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800062a:	60d3      	str	r3, [r2, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800062c:	4b14      	ldr	r3, [pc, #80]	; (8000680 <DWT_Delay_Init+0xa0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a13      	ldr	r2, [pc, #76]	; (8000680 <DWT_Delay_Init+0xa0>)
 8000632:	f023 0301 	bic.w	r3, r3, #1
 8000636:	6013      	str	r3, [r2, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <DWT_Delay_Init+0xa0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a10      	ldr	r2, [pc, #64]	; (8000680 <DWT_Delay_Init+0xa0>)
 800063e:	f043 0301 	orr.w	r3, r3, #1
 8000642:	6013      	str	r3, [r2, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8000644:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <DWT_Delay_Init+0xa0>)
 8000646:	2200      	movs	r2, #0
 8000648:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	asm volatile ("NOP");
 800064a:	bf00      	nop
	asm volatile ("NOP");
 800064c:	bf00      	nop
	asm volatile ("NOP");
 800064e:	bf00      	nop

	/* Check if clock cycle counter has started */
	if(DWT->CYCCNT)
 8000650:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <DWT_Delay_Init+0xa0>)
 8000652:	685b      	ldr	r3, [r3, #4]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <DWT_Delay_Init+0x7c>
		return 0; /*clock cycle counter started*/
 8000658:	2300      	movs	r3, #0
 800065a:	e000      	b.n	800065e <DWT_Delay_Init+0x7e>

	else
		return 1; /*clock cycle counter not started*/
 800065c:	2301      	movs	r3, #1
}
 800065e:	4618      	mov	r0, r3
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	20000008 	.word	0x20000008
 800066c:	2000000c 	.word	0x2000000c
 8000670:	c5acce55 	.word	0xc5acce55
 8000674:	20000004 	.word	0x20000004
 8000678:	20000000 	.word	0x20000000
 800067c:	e000edf0 	.word	0xe000edf0
 8000680:	e0001000 	.word	0xe0001000

08000684 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08c      	sub	sp, #48	; 0x30
 8000688:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
 8000698:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800069a:	4b4c      	ldr	r3, [pc, #304]	; (80007cc <MX_GPIO_Init+0x148>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a4b      	ldr	r2, [pc, #300]	; (80007cc <MX_GPIO_Init+0x148>)
 80006a0:	f043 0304 	orr.w	r3, r3, #4
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	4b49      	ldr	r3, [pc, #292]	; (80007cc <MX_GPIO_Init+0x148>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	f003 0304 	and.w	r3, r3, #4
 80006ae:	61bb      	str	r3, [r7, #24]
 80006b0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006b2:	4b46      	ldr	r3, [pc, #280]	; (80007cc <MX_GPIO_Init+0x148>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	4a45      	ldr	r2, [pc, #276]	; (80007cc <MX_GPIO_Init+0x148>)
 80006b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006bc:	6313      	str	r3, [r2, #48]	; 0x30
 80006be:	4b43      	ldr	r3, [pc, #268]	; (80007cc <MX_GPIO_Init+0x148>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ca:	4b40      	ldr	r3, [pc, #256]	; (80007cc <MX_GPIO_Init+0x148>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	4a3f      	ldr	r2, [pc, #252]	; (80007cc <MX_GPIO_Init+0x148>)
 80006d0:	f043 0302 	orr.w	r3, r3, #2
 80006d4:	6313      	str	r3, [r2, #48]	; 0x30
 80006d6:	4b3d      	ldr	r3, [pc, #244]	; (80007cc <MX_GPIO_Init+0x148>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006e2:	4b3a      	ldr	r3, [pc, #232]	; (80007cc <MX_GPIO_Init+0x148>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	4a39      	ldr	r2, [pc, #228]	; (80007cc <MX_GPIO_Init+0x148>)
 80006e8:	f043 0308 	orr.w	r3, r3, #8
 80006ec:	6313      	str	r3, [r2, #48]	; 0x30
 80006ee:	4b37      	ldr	r3, [pc, #220]	; (80007cc <MX_GPIO_Init+0x148>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	f003 0308 	and.w	r3, r3, #8
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b34      	ldr	r3, [pc, #208]	; (80007cc <MX_GPIO_Init+0x148>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	4a33      	ldr	r2, [pc, #204]	; (80007cc <MX_GPIO_Init+0x148>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6313      	str	r3, [r2, #48]	; 0x30
 8000706:	4b31      	ldr	r3, [pc, #196]	; (80007cc <MX_GPIO_Init+0x148>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000712:	4b2e      	ldr	r3, [pc, #184]	; (80007cc <MX_GPIO_Init+0x148>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	4a2d      	ldr	r2, [pc, #180]	; (80007cc <MX_GPIO_Init+0x148>)
 8000718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800071c:	6313      	str	r3, [r2, #48]	; 0x30
 800071e:	4b2b      	ldr	r3, [pc, #172]	; (80007cc <MX_GPIO_Init+0x148>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000730:	4827      	ldr	r0, [pc, #156]	; (80007d0 <MX_GPIO_Init+0x14c>)
 8000732:	f001 f911 	bl	8001958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800073c:	4825      	ldr	r0, [pc, #148]	; (80007d4 <MX_GPIO_Init+0x150>)
 800073e:	f001 f90b 	bl	8001958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000742:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000748:	4b23      	ldr	r3, [pc, #140]	; (80007d8 <MX_GPIO_Init+0x154>)
 800074a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000750:	f107 031c 	add.w	r3, r7, #28
 8000754:	4619      	mov	r1, r3
 8000756:	4821      	ldr	r0, [pc, #132]	; (80007dc <MX_GPIO_Init+0x158>)
 8000758:	f000 ff3c 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800075c:	f244 0381 	movw	r3, #16513	; 0x4081
 8000760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	2301      	movs	r3, #1
 8000764:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	4619      	mov	r1, r3
 8000774:	4816      	ldr	r0, [pc, #88]	; (80007d0 <MX_GPIO_Init+0x14c>)
 8000776:	f000 ff2d 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D0_Pin;
 800077a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800077e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000780:	4b17      	ldr	r3, [pc, #92]	; (80007e0 <MX_GPIO_Init+0x15c>)
 8000782:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(D0_GPIO_Port, &GPIO_InitStruct);
 8000788:	f107 031c 	add.w	r3, r7, #28
 800078c:	4619      	mov	r1, r3
 800078e:	4811      	ldr	r0, [pc, #68]	; (80007d4 <MX_GPIO_Init+0x150>)
 8000790:	f000 ff20 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D1_Pin;
 8000794:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000798:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079a:	2301      	movs	r3, #1
 800079c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2300      	movs	r3, #0
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a2:	2303      	movs	r3, #3
 80007a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(D1_GPIO_Port, &GPIO_InitStruct);
 80007a6:	f107 031c 	add.w	r3, r7, #28
 80007aa:	4619      	mov	r1, r3
 80007ac:	4809      	ldr	r0, [pc, #36]	; (80007d4 <MX_GPIO_Init+0x150>)
 80007ae:	f000 ff11 	bl	80015d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2100      	movs	r1, #0
 80007b6:	2017      	movs	r0, #23
 80007b8:	f000 fec7 	bl	800154a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80007bc:	2017      	movs	r0, #23
 80007be:	f000 fee0 	bl	8001582 <HAL_NVIC_EnableIRQ>

}
 80007c2:	bf00      	nop
 80007c4:	3730      	adds	r7, #48	; 0x30
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800
 80007d0:	40020400 	.word	0x40020400
 80007d4:	40021800 	.word	0x40021800
 80007d8:	10110000 	.word	0x10110000
 80007dc:	40020800 	.word	0x40020800
 80007e0:	10210000 	.word	0x10210000

080007e4 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007ec:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80007f0:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <SCB_EnableICache+0x3c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80007f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80007fc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000800:	4b07      	ldr	r3, [pc, #28]	; (8000820 <SCB_EnableICache+0x3c>)
 8000802:	695b      	ldr	r3, [r3, #20]
 8000804:	4a06      	ldr	r2, [pc, #24]	; (8000820 <SCB_EnableICache+0x3c>)
 8000806:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800080a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800080c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000810:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800082a:	4b1d      	ldr	r3, [pc, #116]	; (80008a0 <SCB_EnableDCache+0x7c>)
 800082c:	2200      	movs	r2, #0
 800082e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000832:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000836:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <SCB_EnableDCache+0x7c>)
 8000838:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800083c:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	0b5b      	lsrs	r3, r3, #13
 8000842:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000846:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	08db      	lsrs	r3, r3, #3
 800084c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000850:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	015a      	lsls	r2, r3, #5
 8000856:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800085a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800085c:	68ba      	ldr	r2, [r7, #8]
 800085e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000860:	490f      	ldr	r1, [pc, #60]	; (80008a0 <SCB_EnableDCache+0x7c>)
 8000862:	4313      	orrs	r3, r2
 8000864:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	1e5a      	subs	r2, r3, #1
 800086c:	60ba      	str	r2, [r7, #8]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d1ef      	bne.n	8000852 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	1e5a      	subs	r2, r3, #1
 8000876:	60fa      	str	r2, [r7, #12]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d1e5      	bne.n	8000848 <SCB_EnableDCache+0x24>
 800087c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000880:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <SCB_EnableDCache+0x7c>)
 8000882:	695b      	ldr	r3, [r3, #20]
 8000884:	4a06      	ldr	r2, [pc, #24]	; (80008a0 <SCB_EnableDCache+0x7c>)
 8000886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800088a:	6153      	str	r3, [r2, #20]
 800088c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000890:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000894:	bf00      	nop
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80008a8:	f7ff ff9c 	bl	80007e4 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80008ac:	f7ff ffba 	bl	8000824 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b0:	f000 fcf1 	bl	8001296 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b4:	f000 f820 	bl	80008f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b8:	f7ff fee4 	bl	8000684 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80008bc:	f000 fc1e 	bl	80010fc <MX_USART3_UART_Init>
  MX_TIM10_Init();
 80008c0:	f000 fba2 	bl	8001008 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80008c4:	f000 fbea 	bl	800109c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_Delay_Init();
 80008c8:	f7ff fe8a 	bl	80005e0 <DWT_Delay_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		UARTReceiveString(g_char, sizeof g_char, 9600);
 80008cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008d0:	2140      	movs	r1, #64	; 0x40
 80008d2:	4806      	ldr	r0, [pc, #24]	; (80008ec <main+0x48>)
 80008d4:	f000 f958 	bl	8000b88 <UARTReceiveString>
		printf("%s", g_char);
 80008d8:	4904      	ldr	r1, [pc, #16]	; (80008ec <main+0x48>)
 80008da:	4805      	ldr	r0, [pc, #20]	; (80008f0 <main+0x4c>)
 80008dc:	f003 f81e 	bl	800391c <iprintf>
		UARTSend("ABCD", 921600);
 80008e0:	f44f 2161 	mov.w	r1, #921600	; 0xe1000
 80008e4:	4803      	ldr	r0, [pc, #12]	; (80008f4 <main+0x50>)
 80008e6:	f000 f8c5 	bl	8000a74 <UARTSend>
		UARTReceiveString(g_char, sizeof g_char, 9600);
 80008ea:	e7ef      	b.n	80008cc <main+0x28>
 80008ec:	200000ac 	.word	0x200000ac
 80008f0:	080046fc 	.word	0x080046fc
 80008f4:	08004700 	.word	0x08004700

080008f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b0b8      	sub	sp, #224	; 0xe0
 80008fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fe:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000902:	2234      	movs	r2, #52	; 0x34
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f003 f800 	bl	800390c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800091c:	f107 0308 	add.w	r3, r7, #8
 8000920:	2290      	movs	r2, #144	; 0x90
 8000922:	2100      	movs	r1, #0
 8000924:	4618      	mov	r0, r3
 8000926:	f002 fff1 	bl	800390c <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800092a:	f001 f847 	bl	80019bc <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800092e:	4b3a      	ldr	r3, [pc, #232]	; (8000a18 <SystemClock_Config+0x120>)
 8000930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000932:	4a39      	ldr	r2, [pc, #228]	; (8000a18 <SystemClock_Config+0x120>)
 8000934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000938:	6413      	str	r3, [r2, #64]	; 0x40
 800093a:	4b37      	ldr	r3, [pc, #220]	; (8000a18 <SystemClock_Config+0x120>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000946:	4b35      	ldr	r3, [pc, #212]	; (8000a1c <SystemClock_Config+0x124>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a34      	ldr	r2, [pc, #208]	; (8000a1c <SystemClock_Config+0x124>)
 800094c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000950:	6013      	str	r3, [r2, #0]
 8000952:	4b32      	ldr	r3, [pc, #200]	; (8000a1c <SystemClock_Config+0x124>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800095e:	2301      	movs	r3, #1
 8000960:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000964:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000968:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800096c:	2302      	movs	r3, #2
 800096e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000972:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000976:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800097a:	2304      	movs	r3, #4
 800097c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000980:	23d8      	movs	r3, #216	; 0xd8
 8000982:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000986:	2302      	movs	r3, #2
 8000988:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800098c:	2304      	movs	r3, #4
 800098e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000992:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000996:	4618      	mov	r0, r3
 8000998:	f001 f870 	bl	8001a7c <HAL_RCC_OscConfig>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80009a2:	f000 f83d 	bl	8000a20 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009a6:	f001 f819 	bl	80019dc <HAL_PWREx_EnableOverDrive>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80009b0:	f000 f836 	bl	8000a20 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b4:	230f      	movs	r3, #15
 80009b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ba:	2302      	movs	r3, #2
 80009bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80009d6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80009da:	2107      	movs	r1, #7
 80009dc:	4618      	mov	r0, r3
 80009de:	f001 fabf 	bl	8001f60 <HAL_RCC_ClockConfig>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <SystemClock_Config+0xf4>
  {
    Error_Handler();
 80009e8:	f000 f81a 	bl	8000a20 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3;
 80009ec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80009f0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009f2:	2300      	movs	r3, #0
 80009f4:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80009f6:	2300      	movs	r3, #0
 80009f8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009fa:	f107 0308 	add.w	r3, r7, #8
 80009fe:	4618      	mov	r0, r3
 8000a00:	f001 fca2 	bl	8002348 <HAL_RCCEx_PeriphCLKConfig>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <SystemClock_Config+0x116>
  {
    Error_Handler();
 8000a0a:	f000 f809 	bl	8000a20 <Error_Handler>
  }
}
 8000a0e:	bf00      	nop
 8000a10:	37e0      	adds	r7, #224	; 0xe0
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40007000 	.word	0x40007000

08000a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
	...

08000a30 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <DWT_Delay_us+0x3c>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000a3e:	f001 fc4f 	bl	80022e0 <HAL_RCC_GetHCLKFreq>
 8000a42:	4602      	mov	r2, r0
 8000a44:	4b0a      	ldr	r3, [pc, #40]	; (8000a70 <DWT_Delay_us+0x40>)
 8000a46:	fba3 2302 	umull	r2, r3, r3, r2
 8000a4a:	0c9b      	lsrs	r3, r3, #18
 8000a4c:	687a      	ldr	r2, [r7, #4]
 8000a4e:	fb02 f303 	mul.w	r3, r2, r3
 8000a52:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000a54:	bf00      	nop
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <DWT_Delay_us+0x3c>)
 8000a58:	685a      	ldr	r2, [r3, #4]
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	1ad2      	subs	r2, r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d3f8      	bcc.n	8000a56 <DWT_Delay_us+0x26>
}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	e0001000 	.word	0xe0001000
 8000a70:	431bde83 	.word	0x431bde83

08000a74 <UARTSend>:
__IO bool g_isCharReceived = true;

uint8_t g_receivedChar;

void UARTSend(char *text, uint32_t baud)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	6039      	str	r1, [r7, #0]
	//seleciona o modo TX (para as funções do timer)
	g_setMode = TX;
 8000a7e:	4b3b      	ldr	r3, [pc, #236]	; (8000b6c <UARTSend+0xf8>)
 8000a80:	2201      	movs	r2, #1
 8000a82:	701a      	strb	r2, [r3, #0]

	//armazena o valor do clock atual
	uint32_t systemClock = HAL_RCC_GetSysClockFreq();
 8000a84:	f001 fb54 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 8000a88:	60b8      	str	r0, [r7, #8]

	//configura o timer para rodar no baud especificado
	__HAL_TIM_SET_AUTORELOAD(&htim10, systemClock / baud);
 8000a8a:	4b39      	ldr	r3, [pc, #228]	; (8000b70 <UARTSend+0xfc>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	fbb1 f2f2 	udiv	r2, r1, r2
 8000a96:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aa0:	4a33      	ldr	r2, [pc, #204]	; (8000b70 <UARTSend+0xfc>)
 8000aa2:	60d3      	str	r3, [r2, #12]

	uint8_t numberOfChars = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	73fb      	strb	r3, [r7, #15]

	//separa os caracteres em um array
	for(uint8_t i = 0; *text != '\0'; text++, i++)
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	73bb      	strb	r3, [r7, #14]
 8000aac:	e00d      	b.n	8000aca <UARTSend+0x56>
	{
		g_textCharTX[i] = *text;
 8000aae:	7bbb      	ldrb	r3, [r7, #14]
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	7811      	ldrb	r1, [r2, #0]
 8000ab4:	4a2f      	ldr	r2, [pc, #188]	; (8000b74 <UARTSend+0x100>)
 8000ab6:	54d1      	strb	r1, [r2, r3]

		numberOfChars++;
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
 8000aba:	3301      	adds	r3, #1
 8000abc:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; *text != '\0'; text++, i++)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	7bbb      	ldrb	r3, [r7, #14]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	73bb      	strb	r3, [r7, #14]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d1ed      	bne.n	8000aae <UARTSend+0x3a>
	}

	//separa os bits dos caracteres em uma matriz onde as linhas são
	//os caracteres e as colunas são os bits dos caracteres
	for(uint8_t i = 0; i < numberOfChars; i++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	737b      	strb	r3, [r7, #13]
 8000ad6:	e021      	b.n	8000b1c <UARTSend+0xa8>
		for(uint8_t j = 0; j < 8; j++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	733b      	strb	r3, [r7, #12]
 8000adc:	e018      	b.n	8000b10 <UARTSend+0x9c>
			g_asciiBitsTX[i][7 - j] = g_textCharTX[i] >> j & 0x01;
 8000ade:	7b7b      	ldrb	r3, [r7, #13]
 8000ae0:	4a24      	ldr	r2, [pc, #144]	; (8000b74 <UARTSend+0x100>)
 8000ae2:	5cd3      	ldrb	r3, [r2, r3]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	7b3b      	ldrb	r3, [r7, #12]
 8000aea:	fa42 f303 	asr.w	r3, r2, r3
 8000aee:	b2d9      	uxtb	r1, r3
 8000af0:	7b7a      	ldrb	r2, [r7, #13]
 8000af2:	7b3b      	ldrb	r3, [r7, #12]
 8000af4:	f1c3 0307 	rsb	r3, r3, #7
 8000af8:	f001 0101 	and.w	r1, r1, #1
 8000afc:	b2c8      	uxtb	r0, r1
 8000afe:	491e      	ldr	r1, [pc, #120]	; (8000b78 <UARTSend+0x104>)
 8000b00:	00d2      	lsls	r2, r2, #3
 8000b02:	440a      	add	r2, r1
 8000b04:	4413      	add	r3, r2
 8000b06:	4602      	mov	r2, r0
 8000b08:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 0; j < 8; j++)
 8000b0a:	7b3b      	ldrb	r3, [r7, #12]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	733b      	strb	r3, [r7, #12]
 8000b10:	7b3b      	ldrb	r3, [r7, #12]
 8000b12:	2b07      	cmp	r3, #7
 8000b14:	d9e3      	bls.n	8000ade <UARTSend+0x6a>
	for(uint8_t i = 0; i < numberOfChars; i++)
 8000b16:	7b7b      	ldrb	r3, [r7, #13]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	737b      	strb	r3, [r7, #13]
 8000b1c:	7b7a      	ldrb	r2, [r7, #13]
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d3d9      	bcc.n	8000ad8 <UARTSend+0x64>

	//envia a string
	for(g_pos = 0; g_pos < numberOfChars; g_pos++)
 8000b24:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <UARTSend+0x108>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	701a      	strb	r2, [r3, #0]
 8000b2a:	e015      	b.n	8000b58 <UARTSend+0xe4>
	{
		g_startBit = true;
 8000b2c:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <UARTSend+0x10c>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
		g_count = 0;
 8000b32:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <UARTSend+0x110>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	701a      	strb	r2, [r3, #0]

		HAL_TIM_Base_Start_IT(&htim10);
 8000b38:	480d      	ldr	r0, [pc, #52]	; (8000b70 <UARTSend+0xfc>)
 8000b3a:	f002 f857 	bl	8002bec <HAL_TIM_Base_Start_IT>

		//espera enquanto não é enviado os 8 bits de dados
		while(g_count <= 8);
 8000b3e:	bf00      	nop
 8000b40:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <UARTSend+0x110>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b08      	cmp	r3, #8
 8000b48:	d9fa      	bls.n	8000b40 <UARTSend+0xcc>
	for(g_pos = 0; g_pos < numberOfChars; g_pos++)
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <UARTSend+0x108>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	3301      	adds	r3, #1
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <UARTSend+0x108>)
 8000b56:	701a      	strb	r2, [r3, #0]
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <UARTSend+0x108>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	7bfa      	ldrb	r2, [r7, #15]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d8e3      	bhi.n	8000b2c <UARTSend+0xb8>
	}
}
 8000b64:	bf00      	nop
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200000ec 	.word	0x200000ec
 8000b70:	20000224 	.word	0x20000224
 8000b74:	20000204 	.word	0x20000204
 8000b78:	200000f8 	.word	0x200000f8
 8000b7c:	200000f6 	.word	0x200000f6
 8000b80:	200000f5 	.word	0x200000f5
 8000b84:	20000200 	.word	0x20000200

08000b88 <UARTReceiveString>:

	return g_receivedChar;
}

void UARTReceiveString(char *charBuf, uint32_t stringLen, uint32_t baud)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
	//seleciona o modo RX (para as funções do timer)
	g_setMode = RX;
 8000b94:	4b3c      	ldr	r3, [pc, #240]	; (8000c88 <UARTReceiveString+0x100>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]

	//delay para pegar a metade do bit a ser recebido
	g_startSamplingDelay = (1 / (2.0 * baud)) * 1000000;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	ee07 3a90 	vmov	s15, r3
 8000ba0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000ba4:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000ba8:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8000bac:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000bb0:	ed9f 6b33 	vldr	d6, [pc, #204]	; 8000c80 <UARTReceiveString+0xf8>
 8000bb4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bb8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000bbc:	ee17 2a90 	vmov	r2, s15
 8000bc0:	4b32      	ldr	r3, [pc, #200]	; (8000c8c <UARTReceiveString+0x104>)
 8000bc2:	601a      	str	r2, [r3, #0]

	//armazena o valor do clock atual
	uint32_t systemClock = HAL_RCC_GetSysClockFreq();
 8000bc4:	f001 fab4 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 8000bc8:	6138      	str	r0, [r7, #16]

	//configura o timer para rodar no baud especificado
	__HAL_TIM_SET_AUTORELOAD(&htim10, systemClock / baud);
 8000bca:	4b31      	ldr	r3, [pc, #196]	; (8000c90 <UARTReceiveString+0x108>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	6939      	ldr	r1, [r7, #16]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	fbb1 f2f2 	udiv	r2, r1, r2
 8000bd6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bd8:	693a      	ldr	r2, [r7, #16]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be0:	4a2b      	ldr	r2, [pc, #172]	; (8000c90 <UARTReceiveString+0x108>)
 8000be2:	60d3      	str	r3, [r2, #12]

	//limpa o buffer para receber os dados
	memset(charBuf, 0, stringLen);
 8000be4:	68ba      	ldr	r2, [r7, #8]
 8000be6:	2100      	movs	r1, #0
 8000be8:	68f8      	ldr	r0, [r7, #12]
 8000bea:	f002 fe8f 	bl	800390c <memset>

	//monta uma string, colocando os caracteres no ponteiro para o char array
	for(uint8_t i = 0; i <= stringLen; i++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	75fb      	strb	r3, [r7, #23]
 8000bf2:	e03b      	b.n	8000c6c <UARTReceiveString+0xe4>
	{
		//limpa e habilita o interrupt para receber o start bit
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
 8000bf4:	4b27      	ldr	r3, [pc, #156]	; (8000c94 <UARTReceiveString+0x10c>)
 8000bf6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bfa:	615a      	str	r2, [r3, #20]
		HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000bfc:	2017      	movs	r0, #23
 8000bfe:	f000 fcc0 	bl	8001582 <HAL_NVIC_EnableIRQ>

		g_isCharReceived = false;
 8000c02:	4b25      	ldr	r3, [pc, #148]	; (8000c98 <UARTReceiveString+0x110>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
		g_count = 0;
 8000c08:	4b24      	ldr	r3, [pc, #144]	; (8000c9c <UARTReceiveString+0x114>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]

		while(!g_isCharReceived);
 8000c0e:	bf00      	nop
 8000c10:	4b21      	ldr	r3, [pc, #132]	; (8000c98 <UARTReceiveString+0x110>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	f083 0301 	eor.w	r3, r3, #1
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d1f7      	bne.n	8000c10 <UARTReceiveString+0x88>

		//monta os bits recebidos num char
		for(uint8_t j = 0; j < 8; j++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	75bb      	strb	r3, [r7, #22]
 8000c24:	e015      	b.n	8000c52 <UARTReceiveString+0xca>
			*charBuf |= g_ascii[j] << (7 - j);
 8000c26:	7dbb      	ldrb	r3, [r7, #22]
 8000c28:	4a1d      	ldr	r2, [pc, #116]	; (8000ca0 <UARTReceiveString+0x118>)
 8000c2a:	5cd3      	ldrb	r3, [r2, r3]
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	461a      	mov	r2, r3
 8000c30:	7dbb      	ldrb	r3, [r7, #22]
 8000c32:	f1c3 0307 	rsb	r3, r3, #7
 8000c36:	fa02 f103 	lsl.w	r1, r2, r3
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	b25a      	sxtb	r2, r3
 8000c40:	b24b      	sxtb	r3, r1
 8000c42:	4313      	orrs	r3, r2
 8000c44:	b25b      	sxtb	r3, r3
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 0; j < 8; j++)
 8000c4c:	7dbb      	ldrb	r3, [r7, #22]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	75bb      	strb	r3, [r7, #22]
 8000c52:	7dbb      	ldrb	r3, [r7, #22]
 8000c54:	2b07      	cmp	r3, #7
 8000c56:	d9e6      	bls.n	8000c26 <UARTReceiveString+0x9e>

		if(*charBuf == '\n')
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b0a      	cmp	r3, #10
 8000c5e:	d00a      	beq.n	8000c76 <UARTReceiveString+0xee>
			break;

		//incrementa a posição do ponteiro para receber o próximo char
		charBuf++;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	3301      	adds	r3, #1
 8000c64:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; i <= stringLen; i++)
 8000c66:	7dfb      	ldrb	r3, [r7, #23]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	75fb      	strb	r3, [r7, #23]
 8000c6c:	7dfb      	ldrb	r3, [r7, #23]
 8000c6e:	68ba      	ldr	r2, [r7, #8]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d2bf      	bcs.n	8000bf4 <UARTReceiveString+0x6c>
	}
}
 8000c74:	e000      	b.n	8000c78 <UARTReceiveString+0xf0>
			break;
 8000c76:	bf00      	nop
}
 8000c78:	bf00      	nop
 8000c7a:	3718      	adds	r7, #24
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	00000000 	.word	0x00000000
 8000c84:	412e8480 	.word	0x412e8480
 8000c88:	200000ec 	.word	0x200000ec
 8000c8c:	200000f0 	.word	0x200000f0
 8000c90:	20000224 	.word	0x20000224
 8000c94:	40013c00 	.word	0x40013c00
 8000c98:	20000010 	.word	0x20000010
 8000c9c:	20000200 	.word	0x20000200
 8000ca0:	200001f8 	.word	0x200001f8

08000ca4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	80fb      	strh	r3, [r7, #6]
	//pequeno delay antes de ativar o timer para pegar no tempo o equivalente
	//à metade da posição do bit a ser recebido
	DWT_Delay_us(g_startSamplingDelay);
 8000cae:	4b07      	ldr	r3, [pc, #28]	; (8000ccc <HAL_GPIO_EXTI_Callback+0x28>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff febc 	bl	8000a30 <DWT_Delay_us>

	//ativa o timer para pegar os 8 bits de dados
	HAL_TIM_Base_Start_IT(&htim10);
 8000cb8:	4805      	ldr	r0, [pc, #20]	; (8000cd0 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000cba:	f001 ff97 	bl	8002bec <HAL_TIM_Base_Start_IT>

	//desativa o interrupt pois os bits a serem recebidos serão
	//interpretados no timer, não aqui
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8000cbe:	2017      	movs	r0, #23
 8000cc0:	f000 fc6d 	bl	800159e <HAL_NVIC_DisableIRQ>
}
 8000cc4:	bf00      	nop
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	200000f0 	.word	0x200000f0
 8000cd0:	20000224 	.word	0x20000224

08000cd4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	//timer sinalizado para receber dados
	if(g_setMode == RX)
 8000cdc:	4b3a      	ldr	r3, [pc, #232]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	f083 0301 	eor.w	r3, r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d021      	beq.n	8000d30 <HAL_TIM_PeriodElapsedCallback+0x5c>
	{
		//lê os estados dos bits a serem recebidos (bit0, bit1, ..., bit7)
		g_ascii[7 - g_count] = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_9);
 8000cec:	4b37      	ldr	r3, [pc, #220]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	f1c3 0407 	rsb	r4, r3, #7
 8000cf6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cfa:	4835      	ldr	r0, [pc, #212]	; (8000dd0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000cfc:	f000 fe14 	bl	8001928 <HAL_GPIO_ReadPin>
 8000d00:	4603      	mov	r3, r0
 8000d02:	461a      	mov	r2, r3
 8000d04:	4b33      	ldr	r3, [pc, #204]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000d06:	551a      	strb	r2, [r3, r4]

		//se passaram 8 iterações, então os 8 bits foram recebidos
		//desativa o timer e sinaliza que o caractere foi recebido
		if(g_count == 7)
 8000d08:	4b30      	ldr	r3, [pc, #192]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b07      	cmp	r3, #7
 8000d10:	d106      	bne.n	8000d20 <HAL_TIM_PeriodElapsedCallback+0x4c>
		{
			HAL_TIM_Base_Stop_IT(&htim10);
 8000d12:	4831      	ldr	r0, [pc, #196]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000d14:	f001 ff94 	bl	8002c40 <HAL_TIM_Base_Stop_IT>
			g_isCharReceived = true;
 8000d18:	4b30      	ldr	r3, [pc, #192]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	701a      	strb	r2, [r3, #0]
			return;
 8000d1e:	e050      	b.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xee>
		}

		//incrementa o número que representa os bits recebidos
		g_count++;
 8000d20:	4b2a      	ldr	r3, [pc, #168]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	3301      	adds	r3, #1
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4b28      	ldr	r3, [pc, #160]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	e048      	b.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xee>
	}

	//timer sinalizado para transmitir dados
	else if(g_setMode == TX)
 8000d30:	4b25      	ldr	r3, [pc, #148]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d043      	beq.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xee>
	{
		//envia o start bit
		if(g_startBit)
 8000d3a:	4b29      	ldr	r3, [pc, #164]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d009      	beq.n	8000d58 <HAL_TIM_PeriodElapsedCallback+0x84>
		{
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d4a:	4821      	ldr	r0, [pc, #132]	; (8000dd0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000d4c:	f000 fe04 	bl	8001958 <HAL_GPIO_WritePin>

			g_startBit = false;
 8000d50:	4b23      	ldr	r3, [pc, #140]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	701a      	strb	r2, [r3, #0]

			return;
 8000d56:	e034      	b.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xee>
		}

		//se transmitiu os 8 bits de dados, envia o stop bit
		//para o timer e zera seu contador
		if(g_count == 8)
 8000d58:	4b1c      	ldr	r3, [pc, #112]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	2b08      	cmp	r3, #8
 8000d60:	d113      	bne.n	8000d8a <HAL_TIM_PeriodElapsedCallback+0xb6>
		{
			HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
 8000d62:	2201      	movs	r2, #1
 8000d64:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d68:	4819      	ldr	r0, [pc, #100]	; (8000dd0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000d6a:	f000 fdf5 	bl	8001958 <HAL_GPIO_WritePin>

			HAL_TIM_Base_Stop_IT(&htim10);
 8000d6e:	481a      	ldr	r0, [pc, #104]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000d70:	f001 ff66 	bl	8002c40 <HAL_TIM_Base_Stop_IT>
			TIM10->CNT = 0;
 8000d74:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	625a      	str	r2, [r3, #36]	; 0x24

			g_count++;
 8000d7a:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	3301      	adds	r3, #1
 8000d82:	b2da      	uxtb	r2, r3
 8000d84:	4b11      	ldr	r3, [pc, #68]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d86:	701a      	strb	r2, [r3, #0]

			return;
 8000d88:	e01b      	b.n	8000dc2 <HAL_TIM_PeriodElapsedCallback+0xee>
		}

		//envia os bits
		HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, g_asciiBitsTX[g_pos][7 - g_count]);
 8000d8a:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b0e      	ldr	r3, [pc, #56]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	f1c3 0307 	rsb	r3, r3, #7
 8000d9c:	4913      	ldr	r1, [pc, #76]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000d9e:	00d2      	lsls	r2, r2, #3
 8000da0:	440a      	add	r2, r1
 8000da2:	4413      	add	r3, r2
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	461a      	mov	r2, r3
 8000daa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dae:	4808      	ldr	r0, [pc, #32]	; (8000dd0 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000db0:	f000 fdd2 	bl	8001958 <HAL_GPIO_WritePin>

		//incrementa o número que representa os bits enviados
		g_count++;
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	3301      	adds	r3, #1
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	4b03      	ldr	r3, [pc, #12]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000dc0:	701a      	strb	r2, [r3, #0]
	}
}
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd90      	pop	{r4, r7, pc}
 8000dc8:	200000ec 	.word	0x200000ec
 8000dcc:	20000200 	.word	0x20000200
 8000dd0:	40021800 	.word	0x40021800
 8000dd4:	200001f8 	.word	0x200001f8
 8000dd8:	20000224 	.word	0x20000224
 8000ddc:	20000010 	.word	0x20000010
 8000de0:	200000f5 	.word	0x200000f5
 8000de4:	40014400 	.word	0x40014400
 8000de8:	200000f6 	.word	0x200000f6
 8000dec:	200000f8 	.word	0x200000f8

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000df6:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <HAL_MspInit+0x44>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	; (8000e34 <HAL_MspInit+0x44>)
 8000dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e00:	6413      	str	r3, [r2, #64]	; 0x40
 8000e02:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <HAL_MspInit+0x44>)
 8000e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <HAL_MspInit+0x44>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e12:	4a08      	ldr	r2, [pc, #32]	; (8000e34 <HAL_MspInit+0x44>)
 8000e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e18:	6453      	str	r3, [r2, #68]	; 0x44
 8000e1a:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <HAL_MspInit+0x44>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e22:	603b      	str	r3, [r7, #0]
 8000e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40023800 	.word	0x40023800

08000e38 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3c:	f000 fa68 	bl	8001310 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000e48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e4c:	f000 fd9e 	bl	800198c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e5a:	f001 ff1c 	bl	8002c96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000224 	.word	0x20000224

08000e68 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	e00a      	b.n	8000e90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e7a:	f3af 8000 	nop.w
 8000e7e:	4601      	mov	r1, r0
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	1c5a      	adds	r2, r3, #1
 8000e84:	60ba      	str	r2, [r7, #8]
 8000e86:	b2ca      	uxtb	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	697a      	ldr	r2, [r7, #20]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dbf0      	blt.n	8000e7a <_read+0x12>
	}

return len;
 8000e98:	687b      	ldr	r3, [r7, #4]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b086      	sub	sp, #24
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	60f8      	str	r0, [r7, #12]
 8000eaa:	60b9      	str	r1, [r7, #8]
 8000eac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	e009      	b.n	8000ec8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1c5a      	adds	r2, r3, #1
 8000eb8:	60ba      	str	r2, [r7, #8]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbf1      	blt.n	8000eb4 <_write+0x12>
	}
	return len;
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <_close>:

int _close(int file)
{
 8000eda:	b480      	push	{r7}
 8000edc:	b083      	sub	sp, #12
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
	return -1;
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
 8000efa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f02:	605a      	str	r2, [r3, #4]
	return 0;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <_isatty>:

int _isatty(int file)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b083      	sub	sp, #12
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
	return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
	return 0;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
	...

08000f44 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f4c:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <_sbrk+0x50>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d102      	bne.n	8000f5a <_sbrk+0x16>
		heap_end = &end;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <_sbrk+0x50>)
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <_sbrk+0x54>)
 8000f58:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <_sbrk+0x50>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <_sbrk+0x50>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4413      	add	r3, r2
 8000f68:	466a      	mov	r2, sp
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d907      	bls.n	8000f7e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000f6e:	f002 fca3 	bl	80038b8 <__errno>
 8000f72:	4602      	mov	r2, r0
 8000f74:	230c      	movs	r3, #12
 8000f76:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000f78:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7c:	e006      	b.n	8000f8c <_sbrk+0x48>
	}

	heap_end += incr;
 8000f7e:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <_sbrk+0x50>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	4a03      	ldr	r2, [pc, #12]	; (8000f94 <_sbrk+0x50>)
 8000f88:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3710      	adds	r7, #16
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200000a0 	.word	0x200000a0
 8000f98:	20000370 	.word	0x20000370

08000f9c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fa0:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <SystemInit+0x5c>)
 8000fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fa6:	4a14      	ldr	r2, [pc, #80]	; (8000ff8 <SystemInit+0x5c>)
 8000fa8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <SystemInit+0x60>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a11      	ldr	r2, [pc, #68]	; (8000ffc <SystemInit+0x60>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <SystemInit+0x60>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <SystemInit+0x60>)
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	490d      	ldr	r1, [pc, #52]	; (8000ffc <SystemInit+0x60>)
 8000fc8:	4b0d      	ldr	r3, [pc, #52]	; (8001000 <SystemInit+0x64>)
 8000fca:	4013      	ands	r3, r2
 8000fcc:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <SystemInit+0x60>)
 8000fd0:	4a0c      	ldr	r2, [pc, #48]	; (8001004 <SystemInit+0x68>)
 8000fd2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <SystemInit+0x60>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <SystemInit+0x60>)
 8000fda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fde:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <SystemInit+0x60>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fe6:	4b04      	ldr	r3, [pc, #16]	; (8000ff8 <SystemInit+0x5c>)
 8000fe8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fec:	609a      	str	r2, [r3, #8]
#endif
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00
 8000ffc:	40023800 	.word	0x40023800
 8001000:	fef6ffff 	.word	0xfef6ffff
 8001004:	24003010 	.word	0x24003010

08001008 <MX_TIM10_Init>:

TIM_HandleTypeDef htim10;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 800100c:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <MX_TIM10_Init+0x40>)
 800100e:	4a0f      	ldr	r2, [pc, #60]	; (800104c <MX_TIM10_Init+0x44>)
 8001010:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001012:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <MX_TIM10_Init+0x40>)
 8001014:	2200      	movs	r2, #0
 8001016:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <MX_TIM10_Init+0x40>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 216000000/9600;
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <MX_TIM10_Init+0x40>)
 8001020:	f245 72e4 	movw	r2, #22500	; 0x57e4
 8001024:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001026:	4b08      	ldr	r3, [pc, #32]	; (8001048 <MX_TIM10_Init+0x40>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800102c:	4b06      	ldr	r3, [pc, #24]	; (8001048 <MX_TIM10_Init+0x40>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001032:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_TIM10_Init+0x40>)
 8001034:	f001 fdae 	bl	8002b94 <HAL_TIM_Base_Init>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800103e:	f7ff fcef 	bl	8000a20 <Error_Handler>
  }

}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000224 	.word	0x20000224
 800104c:	40014400 	.word	0x40014400

08001050 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a0d      	ldr	r2, [pc, #52]	; (8001094 <HAL_TIM_Base_MspInit+0x44>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d113      	bne.n	800108a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001062:	4b0d      	ldr	r3, [pc, #52]	; (8001098 <HAL_TIM_Base_MspInit+0x48>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001066:	4a0c      	ldr	r2, [pc, #48]	; (8001098 <HAL_TIM_Base_MspInit+0x48>)
 8001068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800106c:	6453      	str	r3, [r2, #68]	; 0x44
 800106e:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <HAL_TIM_Base_MspInit+0x48>)
 8001070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	2019      	movs	r0, #25
 8001080:	f000 fa63 	bl	800154a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001084:	2019      	movs	r0, #25
 8001086:	f000 fa7c 	bl	8001582 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40014400 	.word	0x40014400
 8001098:	40023800 	.word	0x40023800

0800109c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010a2:	4a15      	ldr	r2, [pc, #84]	; (80010f8 <MX_USART2_UART_Init+0x5c>)
 80010a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80010a6:	4b13      	ldr	r3, [pc, #76]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010a8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010ae:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010b4:	4b0f      	ldr	r3, [pc, #60]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010c0:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010c2:	220c      	movs	r2, #12
 80010c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c6:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010cc:	4b09      	ldr	r3, [pc, #36]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010da:	2200      	movs	r2, #0
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010de:	4805      	ldr	r0, [pc, #20]	; (80010f4 <MX_USART2_UART_Init+0x58>)
 80010e0:	f001 ffde 	bl	80030a0 <HAL_UART_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010ea:	f7ff fc99 	bl	8000a20 <Error_Handler>
  }

}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200002e4 	.word	0x200002e4
 80010f8:	40004400 	.word	0x40004400

080010fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001100:	4b14      	ldr	r3, [pc, #80]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001102:	4a15      	ldr	r2, [pc, #84]	; (8001158 <MX_USART3_UART_Init+0x5c>)
 8001104:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001106:	4b13      	ldr	r3, [pc, #76]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001108:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800110c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800110e:	4b11      	ldr	r3, [pc, #68]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001114:	4b0f      	ldr	r3, [pc, #60]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800111a:	4b0e      	ldr	r3, [pc, #56]	; (8001154 <MX_USART3_UART_Init+0x58>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001120:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001122:	220c      	movs	r2, #12
 8001124:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001126:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <MX_USART3_UART_Init+0x58>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001132:	4b08      	ldr	r3, [pc, #32]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001134:	2200      	movs	r2, #0
 8001136:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <MX_USART3_UART_Init+0x58>)
 800113a:	2200      	movs	r2, #0
 800113c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800113e:	4805      	ldr	r0, [pc, #20]	; (8001154 <MX_USART3_UART_Init+0x58>)
 8001140:	f001 ffae 	bl	80030a0 <HAL_UART_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800114a:	f7ff fc69 	bl	8000a20 <Error_Handler>
  }

}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000264 	.word	0x20000264
 8001158:	40004800 	.word	0x40004800

0800115c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08c      	sub	sp, #48	; 0x30
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a2e      	ldr	r2, [pc, #184]	; (8001234 <HAL_UART_MspInit+0xd8>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d128      	bne.n	80011d0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800117e:	4b2e      	ldr	r3, [pc, #184]	; (8001238 <HAL_UART_MspInit+0xdc>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	4a2d      	ldr	r2, [pc, #180]	; (8001238 <HAL_UART_MspInit+0xdc>)
 8001184:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001188:	6413      	str	r3, [r2, #64]	; 0x40
 800118a:	4b2b      	ldr	r3, [pc, #172]	; (8001238 <HAL_UART_MspInit+0xdc>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001192:	61bb      	str	r3, [r7, #24]
 8001194:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001196:	4b28      	ldr	r3, [pc, #160]	; (8001238 <HAL_UART_MspInit+0xdc>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	4a27      	ldr	r2, [pc, #156]	; (8001238 <HAL_UART_MspInit+0xdc>)
 800119c:	f043 0308 	orr.w	r3, r3, #8
 80011a0:	6313      	str	r3, [r2, #48]	; 0x30
 80011a2:	4b25      	ldr	r3, [pc, #148]	; (8001238 <HAL_UART_MspInit+0xdc>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f003 0308 	and.w	r3, r3, #8
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80011ae:	2360      	movs	r3, #96	; 0x60
 80011b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b2:	2302      	movs	r3, #2
 80011b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ba:	2303      	movs	r3, #3
 80011bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011be:	2307      	movs	r3, #7
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	4619      	mov	r1, r3
 80011c8:	481c      	ldr	r0, [pc, #112]	; (800123c <HAL_UART_MspInit+0xe0>)
 80011ca:	f000 fa03 	bl	80015d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80011ce:	e02d      	b.n	800122c <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART3)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a1a      	ldr	r2, [pc, #104]	; (8001240 <HAL_UART_MspInit+0xe4>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d128      	bne.n	800122c <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <HAL_UART_MspInit+0xdc>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011de:	4a16      	ldr	r2, [pc, #88]	; (8001238 <HAL_UART_MspInit+0xdc>)
 80011e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e4:	6413      	str	r3, [r2, #64]	; 0x40
 80011e6:	4b14      	ldr	r3, [pc, #80]	; (8001238 <HAL_UART_MspInit+0xdc>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011f2:	4b11      	ldr	r3, [pc, #68]	; (8001238 <HAL_UART_MspInit+0xdc>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	4a10      	ldr	r2, [pc, #64]	; (8001238 <HAL_UART_MspInit+0xdc>)
 80011f8:	f043 0308 	orr.w	r3, r3, #8
 80011fc:	6313      	str	r3, [r2, #48]	; 0x30
 80011fe:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <HAL_UART_MspInit+0xdc>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800120a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800120e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800121c:	2307      	movs	r3, #7
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001220:	f107 031c 	add.w	r3, r7, #28
 8001224:	4619      	mov	r1, r3
 8001226:	4805      	ldr	r0, [pc, #20]	; (800123c <HAL_UART_MspInit+0xe0>)
 8001228:	f000 f9d4 	bl	80015d4 <HAL_GPIO_Init>
}
 800122c:	bf00      	nop
 800122e:	3730      	adds	r7, #48	; 0x30
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40004400 	.word	0x40004400
 8001238:	40023800 	.word	0x40023800
 800123c:	40020c00 	.word	0x40020c00
 8001240:	40004800 	.word	0x40004800

08001244 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001244:	f8df d034 	ldr.w	sp, [pc, #52]	; 800127c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001248:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800124a:	e003      	b.n	8001254 <LoopCopyDataInit>

0800124c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800124e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001250:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001252:	3104      	adds	r1, #4

08001254 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001254:	480b      	ldr	r0, [pc, #44]	; (8001284 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001258:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800125a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800125c:	d3f6      	bcc.n	800124c <CopyDataInit>
  ldr  r2, =_sbss
 800125e:	4a0b      	ldr	r2, [pc, #44]	; (800128c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001260:	e002      	b.n	8001268 <LoopFillZerobss>

08001262 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001262:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001264:	f842 3b04 	str.w	r3, [r2], #4

08001268 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800126a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800126c:	d3f9      	bcc.n	8001262 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800126e:	f7ff fe95 	bl	8000f9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001272:	f002 fb27 	bl	80038c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001276:	f7ff fb15 	bl	80008a4 <main>
  bx  lr    
 800127a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800127c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001280:	080047c8 	.word	0x080047c8
  ldr  r0, =_sdata
 8001284:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001288:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 800128c:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8001290:	2000036c 	.word	0x2000036c

08001294 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001294:	e7fe      	b.n	8001294 <ADC_IRQHandler>

08001296 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800129a:	2003      	movs	r0, #3
 800129c:	f000 f94a 	bl	8001534 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a0:	2000      	movs	r0, #0
 80012a2:	f000 f805 	bl	80012b0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80012a6:	f7ff fda3 	bl	8000df0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_InitTick+0x54>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_InitTick+0x58>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f973 	bl	80015ba <HAL_SYSTICK_Config>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e00e      	b.n	80012fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b0f      	cmp	r3, #15
 80012e2:	d80a      	bhi.n	80012fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e4:	2200      	movs	r2, #0
 80012e6:	6879      	ldr	r1, [r7, #4]
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ec:	f000 f92d 	bl	800154a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f0:	4a06      	ldr	r2, [pc, #24]	; (800130c <HAL_InitTick+0x5c>)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
 80012f8:	e000      	b.n	80012fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000014 	.word	0x20000014
 8001308:	2000001c 	.word	0x2000001c
 800130c:	20000018 	.word	0x20000018

08001310 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_IncTick+0x20>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	461a      	mov	r2, r3
 800131a:	4b06      	ldr	r3, [pc, #24]	; (8001334 <HAL_IncTick+0x24>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4413      	add	r3, r2
 8001320:	4a04      	ldr	r2, [pc, #16]	; (8001334 <HAL_IncTick+0x24>)
 8001322:	6013      	str	r3, [r2, #0]
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	2000001c 	.word	0x2000001c
 8001334:	20000364 	.word	0x20000364

08001338 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return uwTick;
 800133c:	4b03      	ldr	r3, [pc, #12]	; (800134c <HAL_GetTick+0x14>)
 800133e:	681b      	ldr	r3, [r3, #0]
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	20000364 	.word	0x20000364

08001350 <__NVIC_SetPriorityGrouping>:
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <__NVIC_SetPriorityGrouping+0x40>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800136c:	4013      	ands	r3, r2
 800136e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <__NVIC_SetPriorityGrouping+0x44>)
 800137a:	4313      	orrs	r3, r2
 800137c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137e:	4a04      	ldr	r2, [pc, #16]	; (8001390 <__NVIC_SetPriorityGrouping+0x40>)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	60d3      	str	r3, [r2, #12]
}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	e000ed00 	.word	0xe000ed00
 8001394:	05fa0000 	.word	0x05fa0000

08001398 <__NVIC_GetPriorityGrouping>:
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <__NVIC_GetPriorityGrouping+0x18>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	0a1b      	lsrs	r3, r3, #8
 80013a2:	f003 0307 	and.w	r3, r3, #7
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <__NVIC_EnableIRQ>:
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db0b      	blt.n	80013de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	f003 021f 	and.w	r2, r3, #31
 80013cc:	4907      	ldr	r1, [pc, #28]	; (80013ec <__NVIC_EnableIRQ+0x38>)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	095b      	lsrs	r3, r3, #5
 80013d4:	2001      	movs	r0, #1
 80013d6:	fa00 f202 	lsl.w	r2, r0, r2
 80013da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000e100 	.word	0xe000e100

080013f0 <__NVIC_DisableIRQ>:
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	db10      	blt.n	8001424 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f003 021f 	and.w	r2, r3, #31
 8001408:	4909      	ldr	r1, [pc, #36]	; (8001430 <__NVIC_DisableIRQ+0x40>)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	095b      	lsrs	r3, r3, #5
 8001410:	2001      	movs	r0, #1
 8001412:	fa00 f202 	lsl.w	r2, r0, r2
 8001416:	3320      	adds	r3, #32
 8001418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800141c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001420:	f3bf 8f6f 	isb	sy
}
 8001424:	bf00      	nop
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	e000e100 	.word	0xe000e100

08001434 <__NVIC_SetPriority>:
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	6039      	str	r1, [r7, #0]
 800143e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001444:	2b00      	cmp	r3, #0
 8001446:	db0a      	blt.n	800145e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	490c      	ldr	r1, [pc, #48]	; (8001480 <__NVIC_SetPriority+0x4c>)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	0112      	lsls	r2, r2, #4
 8001454:	b2d2      	uxtb	r2, r2
 8001456:	440b      	add	r3, r1
 8001458:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800145c:	e00a      	b.n	8001474 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4908      	ldr	r1, [pc, #32]	; (8001484 <__NVIC_SetPriority+0x50>)
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	3b04      	subs	r3, #4
 800146c:	0112      	lsls	r2, r2, #4
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	440b      	add	r3, r1
 8001472:	761a      	strb	r2, [r3, #24]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr
 8001480:	e000e100 	.word	0xe000e100
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <NVIC_EncodePriority>:
{
 8001488:	b480      	push	{r7}
 800148a:	b089      	sub	sp, #36	; 0x24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f1c3 0307 	rsb	r3, r3, #7
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	bf28      	it	cs
 80014a6:	2304      	movcs	r3, #4
 80014a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	3304      	adds	r3, #4
 80014ae:	2b06      	cmp	r3, #6
 80014b0:	d902      	bls.n	80014b8 <NVIC_EncodePriority+0x30>
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3b03      	subs	r3, #3
 80014b6:	e000      	b.n	80014ba <NVIC_EncodePriority+0x32>
 80014b8:	2300      	movs	r3, #0
 80014ba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	fa02 f303 	lsl.w	r3, r2, r3
 80014c6:	43da      	mvns	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	401a      	ands	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43d9      	mvns	r1, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e0:	4313      	orrs	r3, r2
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3724      	adds	r7, #36	; 0x24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
	...

080014f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3b01      	subs	r3, #1
 80014fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001500:	d301      	bcc.n	8001506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001502:	2301      	movs	r3, #1
 8001504:	e00f      	b.n	8001526 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001506:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <SysTick_Config+0x40>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800150e:	210f      	movs	r1, #15
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f7ff ff8e 	bl	8001434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <SysTick_Config+0x40>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <SysTick_Config+0x40>)
 8001520:	2207      	movs	r2, #7
 8001522:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	e000e010 	.word	0xe000e010

08001534 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7ff ff07 	bl	8001350 <__NVIC_SetPriorityGrouping>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800154a:	b580      	push	{r7, lr}
 800154c:	b086      	sub	sp, #24
 800154e:	af00      	add	r7, sp, #0
 8001550:	4603      	mov	r3, r0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800155c:	f7ff ff1c 	bl	8001398 <__NVIC_GetPriorityGrouping>
 8001560:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	6978      	ldr	r0, [r7, #20]
 8001568:	f7ff ff8e 	bl	8001488 <NVIC_EncodePriority>
 800156c:	4602      	mov	r2, r0
 800156e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff5d 	bl	8001434 <__NVIC_SetPriority>
}
 800157a:	bf00      	nop
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800158c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ff0f 	bl	80013b4 <__NVIC_EnableIRQ>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	4603      	mov	r3, r0
 80015a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80015a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ff1f 	bl	80013f0 <__NVIC_DisableIRQ>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff ff94 	bl	80014f0 <SysTick_Config>
 80015c8:	4603      	mov	r3, r0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b089      	sub	sp, #36	; 0x24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015e6:	2300      	movs	r3, #0
 80015e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
 80015f2:	e175      	b.n	80018e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80015f4:	2201      	movs	r2, #1
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	429a      	cmp	r2, r3
 800160e:	f040 8164 	bne.w	80018da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d003      	beq.n	8001622 <HAL_GPIO_Init+0x4e>
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b12      	cmp	r3, #18
 8001620:	d123      	bne.n	800166a <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	08da      	lsrs	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3208      	adds	r2, #8
 800162a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800162e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	220f      	movs	r2, #15
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43db      	mvns	r3, r3
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	4013      	ands	r3, r2
 8001644:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	691a      	ldr	r2, [r3, #16]
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	f003 0307 	and.w	r3, r3, #7
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	08da      	lsrs	r2, r3, #3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3208      	adds	r2, #8
 8001664:	69b9      	ldr	r1, [r7, #24]
 8001666:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	2203      	movs	r2, #3
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f003 0203 	and.w	r2, r3, #3
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	4313      	orrs	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d00b      	beq.n	80016be <HAL_GPIO_Init+0xea>
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d007      	beq.n	80016be <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016b2:	2b11      	cmp	r3, #17
 80016b4:	d003      	beq.n	80016be <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b12      	cmp	r3, #18
 80016bc:	d130      	bne.n	8001720 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	2203      	movs	r2, #3
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4013      	ands	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	68da      	ldr	r2, [r3, #12]
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016f4:	2201      	movs	r2, #1
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	091b      	lsrs	r3, r3, #4
 800170a:	f003 0201 	and.w	r2, r3, #1
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	2203      	movs	r2, #3
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	43db      	mvns	r3, r3
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	4013      	ands	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 80be 	beq.w	80018da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175e:	4b65      	ldr	r3, [pc, #404]	; (80018f4 <HAL_GPIO_Init+0x320>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	4a64      	ldr	r2, [pc, #400]	; (80018f4 <HAL_GPIO_Init+0x320>)
 8001764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001768:	6453      	str	r3, [r2, #68]	; 0x44
 800176a:	4b62      	ldr	r3, [pc, #392]	; (80018f4 <HAL_GPIO_Init+0x320>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001776:	4a60      	ldr	r2, [pc, #384]	; (80018f8 <HAL_GPIO_Init+0x324>)
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	089b      	lsrs	r3, r3, #2
 800177c:	3302      	adds	r3, #2
 800177e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	220f      	movs	r2, #15
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4013      	ands	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a57      	ldr	r2, [pc, #348]	; (80018fc <HAL_GPIO_Init+0x328>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d037      	beq.n	8001812 <HAL_GPIO_Init+0x23e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a56      	ldr	r2, [pc, #344]	; (8001900 <HAL_GPIO_Init+0x32c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d031      	beq.n	800180e <HAL_GPIO_Init+0x23a>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a55      	ldr	r2, [pc, #340]	; (8001904 <HAL_GPIO_Init+0x330>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d02b      	beq.n	800180a <HAL_GPIO_Init+0x236>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a54      	ldr	r2, [pc, #336]	; (8001908 <HAL_GPIO_Init+0x334>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d025      	beq.n	8001806 <HAL_GPIO_Init+0x232>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a53      	ldr	r2, [pc, #332]	; (800190c <HAL_GPIO_Init+0x338>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d01f      	beq.n	8001802 <HAL_GPIO_Init+0x22e>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a52      	ldr	r2, [pc, #328]	; (8001910 <HAL_GPIO_Init+0x33c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d019      	beq.n	80017fe <HAL_GPIO_Init+0x22a>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a51      	ldr	r2, [pc, #324]	; (8001914 <HAL_GPIO_Init+0x340>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_GPIO_Init+0x226>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a50      	ldr	r2, [pc, #320]	; (8001918 <HAL_GPIO_Init+0x344>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d00d      	beq.n	80017f6 <HAL_GPIO_Init+0x222>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a4f      	ldr	r2, [pc, #316]	; (800191c <HAL_GPIO_Init+0x348>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d007      	beq.n	80017f2 <HAL_GPIO_Init+0x21e>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a4e      	ldr	r2, [pc, #312]	; (8001920 <HAL_GPIO_Init+0x34c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d101      	bne.n	80017ee <HAL_GPIO_Init+0x21a>
 80017ea:	2309      	movs	r3, #9
 80017ec:	e012      	b.n	8001814 <HAL_GPIO_Init+0x240>
 80017ee:	230a      	movs	r3, #10
 80017f0:	e010      	b.n	8001814 <HAL_GPIO_Init+0x240>
 80017f2:	2308      	movs	r3, #8
 80017f4:	e00e      	b.n	8001814 <HAL_GPIO_Init+0x240>
 80017f6:	2307      	movs	r3, #7
 80017f8:	e00c      	b.n	8001814 <HAL_GPIO_Init+0x240>
 80017fa:	2306      	movs	r3, #6
 80017fc:	e00a      	b.n	8001814 <HAL_GPIO_Init+0x240>
 80017fe:	2305      	movs	r3, #5
 8001800:	e008      	b.n	8001814 <HAL_GPIO_Init+0x240>
 8001802:	2304      	movs	r3, #4
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x240>
 8001806:	2303      	movs	r3, #3
 8001808:	e004      	b.n	8001814 <HAL_GPIO_Init+0x240>
 800180a:	2302      	movs	r3, #2
 800180c:	e002      	b.n	8001814 <HAL_GPIO_Init+0x240>
 800180e:	2301      	movs	r3, #1
 8001810:	e000      	b.n	8001814 <HAL_GPIO_Init+0x240>
 8001812:	2300      	movs	r3, #0
 8001814:	69fa      	ldr	r2, [r7, #28]
 8001816:	f002 0203 	and.w	r2, r2, #3
 800181a:	0092      	lsls	r2, r2, #2
 800181c:	4093      	lsls	r3, r2
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001824:	4934      	ldr	r1, [pc, #208]	; (80018f8 <HAL_GPIO_Init+0x324>)
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	089b      	lsrs	r3, r3, #2
 800182a:	3302      	adds	r3, #2
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001832:	4b3c      	ldr	r3, [pc, #240]	; (8001924 <HAL_GPIO_Init+0x350>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	43db      	mvns	r3, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4013      	ands	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001856:	4a33      	ldr	r2, [pc, #204]	; (8001924 <HAL_GPIO_Init+0x350>)
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800185c:	4b31      	ldr	r3, [pc, #196]	; (8001924 <HAL_GPIO_Init+0x350>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	43db      	mvns	r3, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001880:	4a28      	ldr	r2, [pc, #160]	; (8001924 <HAL_GPIO_Init+0x350>)
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001886:	4b27      	ldr	r3, [pc, #156]	; (8001924 <HAL_GPIO_Init+0x350>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	43db      	mvns	r3, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018aa:	4a1e      	ldr	r2, [pc, #120]	; (8001924 <HAL_GPIO_Init+0x350>)
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018b0:	4b1c      	ldr	r3, [pc, #112]	; (8001924 <HAL_GPIO_Init+0x350>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d003      	beq.n	80018d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018d4:	4a13      	ldr	r2, [pc, #76]	; (8001924 <HAL_GPIO_Init+0x350>)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3301      	adds	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	2b0f      	cmp	r3, #15
 80018e4:	f67f ae86 	bls.w	80015f4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80018e8:	bf00      	nop
 80018ea:	3724      	adds	r7, #36	; 0x24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40013800 	.word	0x40013800
 80018fc:	40020000 	.word	0x40020000
 8001900:	40020400 	.word	0x40020400
 8001904:	40020800 	.word	0x40020800
 8001908:	40020c00 	.word	0x40020c00
 800190c:	40021000 	.word	0x40021000
 8001910:	40021400 	.word	0x40021400
 8001914:	40021800 	.word	0x40021800
 8001918:	40021c00 	.word	0x40021c00
 800191c:	40022000 	.word	0x40022000
 8001920:	40022400 	.word	0x40022400
 8001924:	40013c00 	.word	0x40013c00

08001928 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	460b      	mov	r3, r1
 8001932:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	691a      	ldr	r2, [r3, #16]
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	4013      	ands	r3, r2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e001      	b.n	800194a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001946:	2300      	movs	r3, #0
 8001948:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800194a:	7bfb      	ldrb	r3, [r7, #15]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001968:	787b      	ldrb	r3, [r7, #1]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800196e:	887a      	ldrh	r2, [r7, #2]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001974:	e003      	b.n	800197e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001976:	887b      	ldrh	r3, [r7, #2]
 8001978:	041a      	lsls	r2, r3, #16
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	619a      	str	r2, [r3, #24]
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001998:	695a      	ldr	r2, [r3, #20]
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	4013      	ands	r3, r2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d006      	beq.n	80019b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019a2:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019a4:	88fb      	ldrh	r3, [r7, #6]
 80019a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019a8:	88fb      	ldrh	r3, [r7, #6]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff f97a 	bl	8000ca4 <HAL_GPIO_EXTI_Callback>
  }
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40013c00 	.word	0x40013c00

080019bc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ca:	6013      	str	r3, [r2, #0]
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40007000 	.word	0x40007000

080019dc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b23      	ldr	r3, [pc, #140]	; (8001a74 <HAL_PWREx_EnableOverDrive+0x98>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a22      	ldr	r2, [pc, #136]	; (8001a74 <HAL_PWREx_EnableOverDrive+0x98>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <HAL_PWREx_EnableOverDrive+0x98>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80019fe:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a1d      	ldr	r2, [pc, #116]	; (8001a78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a08:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a0a:	f7ff fc95 	bl	8001338 <HAL_GetTick>
 8001a0e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a10:	e009      	b.n	8001a26 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a12:	f7ff fc91 	bl	8001338 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a20:	d901      	bls.n	8001a26 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e022      	b.n	8001a6c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a26:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a32:	d1ee      	bne.n	8001a12 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001a34:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a0f      	ldr	r2, [pc, #60]	; (8001a78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a3e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a40:	f7ff fc7a 	bl	8001338 <HAL_GetTick>
 8001a44:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001a46:	e009      	b.n	8001a5c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a48:	f7ff fc76 	bl	8001338 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a56:	d901      	bls.n	8001a5c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e007      	b.n	8001a6c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001a68:	d1ee      	bne.n	8001a48 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40007000 	.word	0x40007000

08001a7c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8001a84:	2300      	movs	r3, #0
 8001a86:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e25e      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 8087 	beq.w	8001bae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001aa0:	4b96      	ldr	r3, [pc, #600]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 030c 	and.w	r3, r3, #12
 8001aa8:	2b04      	cmp	r3, #4
 8001aaa:	d00c      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001aac:	4b93      	ldr	r3, [pc, #588]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 030c 	and.w	r3, r3, #12
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d112      	bne.n	8001ade <HAL_RCC_OscConfig+0x62>
 8001ab8:	4b90      	ldr	r3, [pc, #576]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ac0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ac4:	d10b      	bne.n	8001ade <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac6:	4b8d      	ldr	r3, [pc, #564]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d06c      	beq.n	8001bac <HAL_RCC_OscConfig+0x130>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d168      	bne.n	8001bac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e238      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae6:	d106      	bne.n	8001af6 <HAL_RCC_OscConfig+0x7a>
 8001ae8:	4b84      	ldr	r3, [pc, #528]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a83      	ldr	r2, [pc, #524]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	e02e      	b.n	8001b54 <HAL_RCC_OscConfig+0xd8>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d10c      	bne.n	8001b18 <HAL_RCC_OscConfig+0x9c>
 8001afe:	4b7f      	ldr	r3, [pc, #508]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a7e      	ldr	r2, [pc, #504]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	4b7c      	ldr	r3, [pc, #496]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a7b      	ldr	r2, [pc, #492]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	e01d      	b.n	8001b54 <HAL_RCC_OscConfig+0xd8>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b20:	d10c      	bne.n	8001b3c <HAL_RCC_OscConfig+0xc0>
 8001b22:	4b76      	ldr	r3, [pc, #472]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a75      	ldr	r2, [pc, #468]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	4b73      	ldr	r3, [pc, #460]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a72      	ldr	r2, [pc, #456]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	e00b      	b.n	8001b54 <HAL_RCC_OscConfig+0xd8>
 8001b3c:	4b6f      	ldr	r3, [pc, #444]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a6e      	ldr	r2, [pc, #440]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	4b6c      	ldr	r3, [pc, #432]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a6b      	ldr	r2, [pc, #428]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d013      	beq.n	8001b84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5c:	f7ff fbec 	bl	8001338 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b64:	f7ff fbe8 	bl	8001338 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b64      	cmp	r3, #100	; 0x64
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e1ec      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b76:	4b61      	ldr	r3, [pc, #388]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0xe8>
 8001b82:	e014      	b.n	8001bae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b84:	f7ff fbd8 	bl	8001338 <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b8c:	f7ff fbd4 	bl	8001338 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b64      	cmp	r3, #100	; 0x64
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e1d8      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b9e:	4b57      	ldr	r3, [pc, #348]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f0      	bne.n	8001b8c <HAL_RCC_OscConfig+0x110>
 8001baa:	e000      	b.n	8001bae <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d069      	beq.n	8001c8e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bba:	4b50      	ldr	r3, [pc, #320]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00b      	beq.n	8001bde <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bc6:	4b4d      	ldr	r3, [pc, #308]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 030c 	and.w	r3, r3, #12
 8001bce:	2b08      	cmp	r3, #8
 8001bd0:	d11c      	bne.n	8001c0c <HAL_RCC_OscConfig+0x190>
 8001bd2:	4b4a      	ldr	r3, [pc, #296]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d116      	bne.n	8001c0c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bde:	4b47      	ldr	r3, [pc, #284]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d005      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x17a>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d001      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e1ac      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf6:	4b41      	ldr	r3, [pc, #260]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	493d      	ldr	r1, [pc, #244]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0a:	e040      	b.n	8001c8e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d023      	beq.n	8001c5c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c14:	4b39      	ldr	r3, [pc, #228]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a38      	ldr	r2, [pc, #224]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c20:	f7ff fb8a 	bl	8001338 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c28:	f7ff fb86 	bl	8001338 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e18a      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c3a:	4b30      	ldr	r3, [pc, #192]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c46:	4b2d      	ldr	r3, [pc, #180]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	691b      	ldr	r3, [r3, #16]
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	4929      	ldr	r1, [pc, #164]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	600b      	str	r3, [r1, #0]
 8001c5a:	e018      	b.n	8001c8e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c5c:	4b27      	ldr	r3, [pc, #156]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a26      	ldr	r2, [pc, #152]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c62:	f023 0301 	bic.w	r3, r3, #1
 8001c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c68:	f7ff fb66 	bl	8001338 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c70:	f7ff fb62 	bl	8001338 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e166      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c82:	4b1e      	ldr	r3, [pc, #120]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f0      	bne.n	8001c70 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0308 	and.w	r3, r3, #8
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d038      	beq.n	8001d0c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d019      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ca2:	4b16      	ldr	r3, [pc, #88]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001ca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ca6:	4a15      	ldr	r2, [pc, #84]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cae:	f7ff fb43 	bl	8001338 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cb6:	f7ff fb3f 	bl	8001338 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e143      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001cca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x23a>
 8001cd4:	e01a      	b.n	8001d0c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cd6:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001cd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cda:	4a08      	ldr	r2, [pc, #32]	; (8001cfc <HAL_RCC_OscConfig+0x280>)
 8001cdc:	f023 0301 	bic.w	r3, r3, #1
 8001ce0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce2:	f7ff fb29 	bl	8001338 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ce8:	e00a      	b.n	8001d00 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cea:	f7ff fb25 	bl	8001338 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d903      	bls.n	8001d00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e129      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
 8001cfc:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d00:	4b95      	ldr	r3, [pc, #596]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1ee      	bne.n	8001cea <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	f000 80a4 	beq.w	8001e62 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d1a:	4b8f      	ldr	r3, [pc, #572]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10d      	bne.n	8001d42 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d26:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	4a8b      	ldr	r2, [pc, #556]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d30:	6413      	str	r3, [r2, #64]	; 0x40
 8001d32:	4b89      	ldr	r3, [pc, #548]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d42:	4b86      	ldr	r3, [pc, #536]	; (8001f5c <HAL_RCC_OscConfig+0x4e0>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d118      	bne.n	8001d80 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001d4e:	4b83      	ldr	r3, [pc, #524]	; (8001f5c <HAL_RCC_OscConfig+0x4e0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a82      	ldr	r2, [pc, #520]	; (8001f5c <HAL_RCC_OscConfig+0x4e0>)
 8001d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d5a:	f7ff faed 	bl	8001338 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001d62:	f7ff fae9 	bl	8001338 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b64      	cmp	r3, #100	; 0x64
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e0ed      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d74:	4b79      	ldr	r3, [pc, #484]	; (8001f5c <HAL_RCC_OscConfig+0x4e0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d0f0      	beq.n	8001d62 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d106      	bne.n	8001d96 <HAL_RCC_OscConfig+0x31a>
 8001d88:	4b73      	ldr	r3, [pc, #460]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d8c:	4a72      	ldr	r2, [pc, #456]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	6713      	str	r3, [r2, #112]	; 0x70
 8001d94:	e02d      	b.n	8001df2 <HAL_RCC_OscConfig+0x376>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x33c>
 8001d9e:	4b6e      	ldr	r3, [pc, #440]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da2:	4a6d      	ldr	r2, [pc, #436]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001da4:	f023 0301 	bic.w	r3, r3, #1
 8001da8:	6713      	str	r3, [r2, #112]	; 0x70
 8001daa:	4b6b      	ldr	r3, [pc, #428]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dae:	4a6a      	ldr	r2, [pc, #424]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001db0:	f023 0304 	bic.w	r3, r3, #4
 8001db4:	6713      	str	r3, [r2, #112]	; 0x70
 8001db6:	e01c      	b.n	8001df2 <HAL_RCC_OscConfig+0x376>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b05      	cmp	r3, #5
 8001dbe:	d10c      	bne.n	8001dda <HAL_RCC_OscConfig+0x35e>
 8001dc0:	4b65      	ldr	r3, [pc, #404]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dc4:	4a64      	ldr	r2, [pc, #400]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	6713      	str	r3, [r2, #112]	; 0x70
 8001dcc:	4b62      	ldr	r3, [pc, #392]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd0:	4a61      	ldr	r2, [pc, #388]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001dd2:	f043 0301 	orr.w	r3, r3, #1
 8001dd6:	6713      	str	r3, [r2, #112]	; 0x70
 8001dd8:	e00b      	b.n	8001df2 <HAL_RCC_OscConfig+0x376>
 8001dda:	4b5f      	ldr	r3, [pc, #380]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dde:	4a5e      	ldr	r2, [pc, #376]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001de0:	f023 0301 	bic.w	r3, r3, #1
 8001de4:	6713      	str	r3, [r2, #112]	; 0x70
 8001de6:	4b5c      	ldr	r3, [pc, #368]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dea:	4a5b      	ldr	r2, [pc, #364]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001dec:	f023 0304 	bic.w	r3, r3, #4
 8001df0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d015      	beq.n	8001e26 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dfa:	f7ff fa9d 	bl	8001338 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e00:	e00a      	b.n	8001e18 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e02:	f7ff fa99 	bl	8001338 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e09b      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e18:	4b4f      	ldr	r3, [pc, #316]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0ee      	beq.n	8001e02 <HAL_RCC_OscConfig+0x386>
 8001e24:	e014      	b.n	8001e50 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e26:	f7ff fa87 	bl	8001338 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e2c:	e00a      	b.n	8001e44 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e2e:	f7ff fa83 	bl	8001338 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e085      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e44:	4b44      	ldr	r3, [pc, #272]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1ee      	bne.n	8001e2e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e50:	7dfb      	ldrb	r3, [r7, #23]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d105      	bne.n	8001e62 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e56:	4b40      	ldr	r3, [pc, #256]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	4a3f      	ldr	r2, [pc, #252]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e60:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d071      	beq.n	8001f4e <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e6a:	4b3b      	ldr	r3, [pc, #236]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d069      	beq.n	8001f4a <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d14b      	bne.n	8001f16 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e7e:	4b36      	ldr	r3, [pc, #216]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a35      	ldr	r2, [pc, #212]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001e84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8a:	f7ff fa55 	bl	8001338 <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e90:	e008      	b.n	8001ea4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e92:	f7ff fa51 	bl	8001338 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e055      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea4:	4b2c      	ldr	r3, [pc, #176]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1f0      	bne.n	8001e92 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69da      	ldr	r2, [r3, #28]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a1b      	ldr	r3, [r3, #32]
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebe:	019b      	lsls	r3, r3, #6
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec6:	085b      	lsrs	r3, r3, #1
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	041b      	lsls	r3, r3, #16
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed2:	061b      	lsls	r3, r3, #24
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	071b      	lsls	r3, r3, #28
 8001edc:	491e      	ldr	r1, [pc, #120]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a1c      	ldr	r2, [pc, #112]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001ee8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eee:	f7ff fa23 	bl	8001338 <HAL_GetTick>
 8001ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ef4:	e008      	b.n	8001f08 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ef6:	f7ff fa1f 	bl	8001338 <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e023      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f08:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d0f0      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x47a>
 8001f14:	e01b      	b.n	8001f4e <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a0f      	ldr	r2, [pc, #60]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001f1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f22:	f7ff fa09 	bl	8001338 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f2a:	f7ff fa05 	bl	8001338 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e009      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3c:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <HAL_RCC_OscConfig+0x4dc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d1f0      	bne.n	8001f2a <HAL_RCC_OscConfig+0x4ae>
 8001f48:	e001      	b.n	8001f4e <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e000      	b.n	8001f50 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3718      	adds	r7, #24
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40007000 	.word	0x40007000

08001f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e0ce      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f78:	4b69      	ldr	r3, [pc, #420]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 030f 	and.w	r3, r3, #15
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d910      	bls.n	8001fa8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f86:	4b66      	ldr	r3, [pc, #408]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 020f 	bic.w	r2, r3, #15
 8001f8e:	4964      	ldr	r1, [pc, #400]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	4b62      	ldr	r3, [pc, #392]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d001      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e0b6      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d020      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0304 	and.w	r3, r3, #4
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d005      	beq.n	8001fcc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fc0:	4b58      	ldr	r3, [pc, #352]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	4a57      	ldr	r2, [pc, #348]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fd8:	4b52      	ldr	r3, [pc, #328]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	4a51      	ldr	r2, [pc, #324]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8001fde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fe2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe4:	4b4f      	ldr	r3, [pc, #316]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	494c      	ldr	r1, [pc, #304]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d040      	beq.n	8002084 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d107      	bne.n	800201a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800200a:	4b46      	ldr	r3, [pc, #280]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d115      	bne.n	8002042 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e07d      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d107      	bne.n	8002032 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002022:	4b40      	ldr	r3, [pc, #256]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d109      	bne.n	8002042 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e071      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002032:	4b3c      	ldr	r3, [pc, #240]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e069      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002042:	4b38      	ldr	r3, [pc, #224]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f023 0203 	bic.w	r2, r3, #3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	4935      	ldr	r1, [pc, #212]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8002050:	4313      	orrs	r3, r2
 8002052:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002054:	f7ff f970 	bl	8001338 <HAL_GetTick>
 8002058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800205a:	e00a      	b.n	8002072 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800205c:	f7ff f96c 	bl	8001338 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	f241 3288 	movw	r2, #5000	; 0x1388
 800206a:	4293      	cmp	r3, r2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e051      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002072:	4b2c      	ldr	r3, [pc, #176]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f003 020c 	and.w	r2, r3, #12
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	429a      	cmp	r2, r3
 8002082:	d1eb      	bne.n	800205c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002084:	4b26      	ldr	r3, [pc, #152]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 030f 	and.w	r3, r3, #15
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	429a      	cmp	r2, r3
 8002090:	d210      	bcs.n	80020b4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002092:	4b23      	ldr	r3, [pc, #140]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f023 020f 	bic.w	r2, r3, #15
 800209a:	4921      	ldr	r1, [pc, #132]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	4313      	orrs	r3, r2
 80020a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a2:	4b1f      	ldr	r3, [pc, #124]	; (8002120 <HAL_RCC_ClockConfig+0x1c0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e030      	b.n	8002116 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d008      	beq.n	80020d2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	4915      	ldr	r1, [pc, #84]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	4313      	orrs	r3, r2
 80020d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d009      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	490d      	ldr	r1, [pc, #52]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020f2:	f000 f81d 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 80020f6:	4601      	mov	r1, r0
 80020f8:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <HAL_RCC_ClockConfig+0x1c4>)
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 030f 	and.w	r3, r3, #15
 8002102:	4a09      	ldr	r2, [pc, #36]	; (8002128 <HAL_RCC_ClockConfig+0x1c8>)
 8002104:	5cd3      	ldrb	r3, [r2, r3]
 8002106:	fa21 f303 	lsr.w	r3, r1, r3
 800210a:	4a08      	ldr	r2, [pc, #32]	; (800212c <HAL_RCC_ClockConfig+0x1cc>)
 800210c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800210e:	2000      	movs	r0, #0
 8002110:	f7ff f8ce 	bl	80012b0 <HAL_InitTick>

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40023c00 	.word	0x40023c00
 8002124:	40023800 	.word	0x40023800
 8002128:	08004708 	.word	0x08004708
 800212c:	20000014 	.word	0x20000014

08002130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	607b      	str	r3, [r7, #4]
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	2300      	movs	r3, #0
 8002140:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002146:	4b63      	ldr	r3, [pc, #396]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b04      	cmp	r3, #4
 8002150:	d007      	beq.n	8002162 <HAL_RCC_GetSysClockFreq+0x32>
 8002152:	2b08      	cmp	r3, #8
 8002154:	d008      	beq.n	8002168 <HAL_RCC_GetSysClockFreq+0x38>
 8002156:	2b00      	cmp	r3, #0
 8002158:	f040 80b4 	bne.w	80022c4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800215c:	4b5e      	ldr	r3, [pc, #376]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800215e:	60bb      	str	r3, [r7, #8]
       break;
 8002160:	e0b3      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002162:	4b5e      	ldr	r3, [pc, #376]	; (80022dc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002164:	60bb      	str	r3, [r7, #8]
      break;
 8002166:	e0b0      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002168:	4b5a      	ldr	r3, [pc, #360]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002170:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002172:	4b58      	ldr	r3, [pc, #352]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d04a      	beq.n	8002214 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800217e:	4b55      	ldr	r3, [pc, #340]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	099b      	lsrs	r3, r3, #6
 8002184:	f04f 0400 	mov.w	r4, #0
 8002188:	f240 11ff 	movw	r1, #511	; 0x1ff
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	ea03 0501 	and.w	r5, r3, r1
 8002194:	ea04 0602 	and.w	r6, r4, r2
 8002198:	4629      	mov	r1, r5
 800219a:	4632      	mov	r2, r6
 800219c:	f04f 0300 	mov.w	r3, #0
 80021a0:	f04f 0400 	mov.w	r4, #0
 80021a4:	0154      	lsls	r4, r2, #5
 80021a6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80021aa:	014b      	lsls	r3, r1, #5
 80021ac:	4619      	mov	r1, r3
 80021ae:	4622      	mov	r2, r4
 80021b0:	1b49      	subs	r1, r1, r5
 80021b2:	eb62 0206 	sbc.w	r2, r2, r6
 80021b6:	f04f 0300 	mov.w	r3, #0
 80021ba:	f04f 0400 	mov.w	r4, #0
 80021be:	0194      	lsls	r4, r2, #6
 80021c0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80021c4:	018b      	lsls	r3, r1, #6
 80021c6:	1a5b      	subs	r3, r3, r1
 80021c8:	eb64 0402 	sbc.w	r4, r4, r2
 80021cc:	f04f 0100 	mov.w	r1, #0
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	00e2      	lsls	r2, r4, #3
 80021d6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80021da:	00d9      	lsls	r1, r3, #3
 80021dc:	460b      	mov	r3, r1
 80021de:	4614      	mov	r4, r2
 80021e0:	195b      	adds	r3, r3, r5
 80021e2:	eb44 0406 	adc.w	r4, r4, r6
 80021e6:	f04f 0100 	mov.w	r1, #0
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	0262      	lsls	r2, r4, #9
 80021f0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80021f4:	0259      	lsls	r1, r3, #9
 80021f6:	460b      	mov	r3, r1
 80021f8:	4614      	mov	r4, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	4621      	mov	r1, r4
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f04f 0400 	mov.w	r4, #0
 8002204:	461a      	mov	r2, r3
 8002206:	4623      	mov	r3, r4
 8002208:	f7fe f86a 	bl	80002e0 <__aeabi_uldivmod>
 800220c:	4603      	mov	r3, r0
 800220e:	460c      	mov	r4, r1
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	e049      	b.n	80022a8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002214:	4b2f      	ldr	r3, [pc, #188]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	099b      	lsrs	r3, r3, #6
 800221a:	f04f 0400 	mov.w	r4, #0
 800221e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	ea03 0501 	and.w	r5, r3, r1
 800222a:	ea04 0602 	and.w	r6, r4, r2
 800222e:	4629      	mov	r1, r5
 8002230:	4632      	mov	r2, r6
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	f04f 0400 	mov.w	r4, #0
 800223a:	0154      	lsls	r4, r2, #5
 800223c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002240:	014b      	lsls	r3, r1, #5
 8002242:	4619      	mov	r1, r3
 8002244:	4622      	mov	r2, r4
 8002246:	1b49      	subs	r1, r1, r5
 8002248:	eb62 0206 	sbc.w	r2, r2, r6
 800224c:	f04f 0300 	mov.w	r3, #0
 8002250:	f04f 0400 	mov.w	r4, #0
 8002254:	0194      	lsls	r4, r2, #6
 8002256:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800225a:	018b      	lsls	r3, r1, #6
 800225c:	1a5b      	subs	r3, r3, r1
 800225e:	eb64 0402 	sbc.w	r4, r4, r2
 8002262:	f04f 0100 	mov.w	r1, #0
 8002266:	f04f 0200 	mov.w	r2, #0
 800226a:	00e2      	lsls	r2, r4, #3
 800226c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002270:	00d9      	lsls	r1, r3, #3
 8002272:	460b      	mov	r3, r1
 8002274:	4614      	mov	r4, r2
 8002276:	195b      	adds	r3, r3, r5
 8002278:	eb44 0406 	adc.w	r4, r4, r6
 800227c:	f04f 0100 	mov.w	r1, #0
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	02a2      	lsls	r2, r4, #10
 8002286:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800228a:	0299      	lsls	r1, r3, #10
 800228c:	460b      	mov	r3, r1
 800228e:	4614      	mov	r4, r2
 8002290:	4618      	mov	r0, r3
 8002292:	4621      	mov	r1, r4
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f04f 0400 	mov.w	r4, #0
 800229a:	461a      	mov	r2, r3
 800229c:	4623      	mov	r3, r4
 800229e:	f7fe f81f 	bl	80002e0 <__aeabi_uldivmod>
 80022a2:	4603      	mov	r3, r0
 80022a4:	460c      	mov	r4, r1
 80022a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	0c1b      	lsrs	r3, r3, #16
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	3301      	adds	r3, #1
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c0:	60bb      	str	r3, [r7, #8]
      break;
 80022c2:	e002      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022c4:	4b04      	ldr	r3, [pc, #16]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80022c6:	60bb      	str	r3, [r7, #8]
      break;
 80022c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022ca:	68bb      	ldr	r3, [r7, #8]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d4:	40023800 	.word	0x40023800
 80022d8:	00f42400 	.word	0x00f42400
 80022dc:	007a1200 	.word	0x007a1200

080022e0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80022e6:	681b      	ldr	r3, [r3, #0]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	20000014 	.word	0x20000014

080022f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80022fc:	f7ff fff0 	bl	80022e0 <HAL_RCC_GetHCLKFreq>
 8002300:	4601      	mov	r1, r0
 8002302:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	0a9b      	lsrs	r3, r3, #10
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	4a03      	ldr	r2, [pc, #12]	; (800231c <HAL_RCC_GetPCLK1Freq+0x24>)
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002314:	4618      	mov	r0, r3
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40023800 	.word	0x40023800
 800231c:	08004718 	.word	0x08004718

08002320 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002324:	f7ff ffdc 	bl	80022e0 <HAL_RCC_GetHCLKFreq>
 8002328:	4601      	mov	r1, r0
 800232a:	4b05      	ldr	r3, [pc, #20]	; (8002340 <HAL_RCC_GetPCLK2Freq+0x20>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	0b5b      	lsrs	r3, r3, #13
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	4a03      	ldr	r2, [pc, #12]	; (8002344 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002336:	5cd3      	ldrb	r3, [r2, r3]
 8002338:	fa21 f303 	lsr.w	r3, r1, r3
}
 800233c:	4618      	mov	r0, r3
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40023800 	.word	0x40023800
 8002344:	08004718 	.word	0x08004718

08002348 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b088      	sub	sp, #32
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002354:	2300      	movs	r3, #0
 8002356:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002358:	2300      	movs	r3, #0
 800235a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800235c:	2300      	movs	r3, #0
 800235e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d012      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002370:	4b69      	ldr	r3, [pc, #420]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4a68      	ldr	r2, [pc, #416]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002376:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800237a:	6093      	str	r3, [r2, #8]
 800237c:	4b66      	ldr	r3, [pc, #408]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002384:	4964      	ldr	r1, [pc, #400]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002386:	4313      	orrs	r3, r2
 8002388:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002392:	2301      	movs	r3, #1
 8002394:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d017      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023a2:	4b5d      	ldr	r3, [pc, #372]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b0:	4959      	ldr	r1, [pc, #356]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023c0:	d101      	bne.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80023c2:	2301      	movs	r3, #1
 80023c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80023ce:	2301      	movs	r3, #1
 80023d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d017      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023de:	4b4e      	ldr	r3, [pc, #312]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023e4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	494a      	ldr	r1, [pc, #296]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023fc:	d101      	bne.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80023fe:	2301      	movs	r3, #1
 8002400:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800240a:	2301      	movs	r3, #1
 800240c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800241a:	2301      	movs	r3, #1
 800241c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0320 	and.w	r3, r3, #32
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 808b 	beq.w	8002542 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800242c:	4b3a      	ldr	r3, [pc, #232]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	4a39      	ldr	r2, [pc, #228]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002436:	6413      	str	r3, [r2, #64]	; 0x40
 8002438:	4b37      	ldr	r3, [pc, #220]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002440:	60bb      	str	r3, [r7, #8]
 8002442:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002444:	4b35      	ldr	r3, [pc, #212]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a34      	ldr	r2, [pc, #208]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800244a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800244e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002450:	f7fe ff72 	bl	8001338 <HAL_GetTick>
 8002454:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002456:	e008      	b.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002458:	f7fe ff6e 	bl	8001338 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b64      	cmp	r3, #100	; 0x64
 8002464:	d901      	bls.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e38d      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800246a:	4b2c      	ldr	r3, [pc, #176]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002472:	2b00      	cmp	r3, #0
 8002474:	d0f0      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002476:	4b28      	ldr	r3, [pc, #160]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800247e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d035      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	429a      	cmp	r2, r3
 8002492:	d02e      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002494:	4b20      	ldr	r3, [pc, #128]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800249c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800249e:	4b1e      	ldr	r3, [pc, #120]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a2:	4a1d      	ldr	r2, [pc, #116]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024aa:	4b1b      	ldr	r3, [pc, #108]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ae:	4a1a      	ldr	r2, [pc, #104]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024b4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80024b6:	4a18      	ldr	r2, [pc, #96]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80024bc:	4b16      	ldr	r3, [pc, #88]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d114      	bne.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7fe ff36 	bl	8001338 <HAL_GetTick>
 80024cc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ce:	e00a      	b.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024d0:	f7fe ff32 	bl	8001338 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	f241 3288 	movw	r2, #5000	; 0x1388
 80024de:	4293      	cmp	r3, r2
 80024e0:	d901      	bls.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80024e2:	2303      	movs	r3, #3
 80024e4:	e34f      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e6:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0ee      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024fe:	d111      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002500:	4b05      	ldr	r3, [pc, #20]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800250c:	4b04      	ldr	r3, [pc, #16]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800250e:	400b      	ands	r3, r1
 8002510:	4901      	ldr	r1, [pc, #4]	; (8002518 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002512:	4313      	orrs	r3, r2
 8002514:	608b      	str	r3, [r1, #8]
 8002516:	e00b      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002518:	40023800 	.word	0x40023800
 800251c:	40007000 	.word	0x40007000
 8002520:	0ffffcff 	.word	0x0ffffcff
 8002524:	4bb3      	ldr	r3, [pc, #716]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	4ab2      	ldr	r2, [pc, #712]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800252a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800252e:	6093      	str	r3, [r2, #8]
 8002530:	4bb0      	ldr	r3, [pc, #704]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002532:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800253c:	49ad      	ldr	r1, [pc, #692]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800253e:	4313      	orrs	r3, r2
 8002540:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0310 	and.w	r3, r3, #16
 800254a:	2b00      	cmp	r3, #0
 800254c:	d010      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800254e:	4ba9      	ldr	r3, [pc, #676]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002550:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002554:	4aa7      	ldr	r2, [pc, #668]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002556:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800255a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800255e:	4ba5      	ldr	r3, [pc, #660]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002560:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002568:	49a2      	ldr	r1, [pc, #648]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00a      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800257c:	4b9d      	ldr	r3, [pc, #628]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800257e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002582:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800258a:	499a      	ldr	r1, [pc, #616]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800258c:	4313      	orrs	r3, r2
 800258e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00a      	beq.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800259e:	4b95      	ldr	r3, [pc, #596]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025ac:	4991      	ldr	r1, [pc, #580]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00a      	beq.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025c0:	4b8c      	ldr	r3, [pc, #560]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025ce:	4989      	ldr	r1, [pc, #548]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00a      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80025e2:	4b84      	ldr	r3, [pc, #528]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f0:	4980      	ldr	r1, [pc, #512]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002604:	4b7b      	ldr	r3, [pc, #492]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800260a:	f023 0203 	bic.w	r2, r3, #3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002612:	4978      	ldr	r1, [pc, #480]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002614:	4313      	orrs	r3, r2
 8002616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00a      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002626:	4b73      	ldr	r3, [pc, #460]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800262c:	f023 020c 	bic.w	r2, r3, #12
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002634:	496f      	ldr	r1, [pc, #444]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002636:	4313      	orrs	r3, r2
 8002638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00a      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002648:	4b6a      	ldr	r3, [pc, #424]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002656:	4967      	ldr	r1, [pc, #412]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002658:	4313      	orrs	r3, r2
 800265a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800266a:	4b62      	ldr	r3, [pc, #392]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800266c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002670:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002678:	495e      	ldr	r1, [pc, #376]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800267a:	4313      	orrs	r3, r2
 800267c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800268c:	4b59      	ldr	r3, [pc, #356]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800268e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002692:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269a:	4956      	ldr	r1, [pc, #344]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800269c:	4313      	orrs	r3, r2
 800269e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80026ae:	4b51      	ldr	r3, [pc, #324]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026bc:	494d      	ldr	r1, [pc, #308]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00a      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80026d0:	4b48      	ldr	r3, [pc, #288]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026de:	4945      	ldr	r1, [pc, #276]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80026f2:	4b40      	ldr	r3, [pc, #256]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80026f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002700:	493c      	ldr	r1, [pc, #240]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002702:	4313      	orrs	r3, r2
 8002704:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002714:	4b37      	ldr	r3, [pc, #220]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002722:	4934      	ldr	r1, [pc, #208]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d011      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002736:	4b2f      	ldr	r3, [pc, #188]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800273c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002744:	492b      	ldr	r1, [pc, #172]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002746:	4313      	orrs	r3, r2
 8002748:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002750:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002754:	d101      	bne.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002756:	2301      	movs	r3, #1
 8002758:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002766:	2301      	movs	r3, #1
 8002768:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00a      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002776:	4b1f      	ldr	r3, [pc, #124]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800277c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002784:	491b      	ldr	r1, [pc, #108]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00b      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002798:	4b16      	ldr	r3, [pc, #88]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800279a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800279e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027a8:	4912      	ldr	r1, [pc, #72]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00b      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80027bc:	4b0d      	ldr	r3, [pc, #52]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027cc:	4909      	ldr	r1, [pc, #36]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00f      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80027e0:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80027e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f0:	e002      	b.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	4985      	ldr	r1, [pc, #532]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00b      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800280c:	4b80      	ldr	r3, [pc, #512]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800280e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002812:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800281c:	497c      	ldr	r1, [pc, #496]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800281e:	4313      	orrs	r3, r2
 8002820:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d005      	beq.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002832:	f040 80d6 	bne.w	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002836:	4b76      	ldr	r3, [pc, #472]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a75      	ldr	r2, [pc, #468]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800283c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002840:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002842:	f7fe fd79 	bl	8001338 <HAL_GetTick>
 8002846:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002848:	e008      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800284a:	f7fe fd75 	bl	8001338 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b64      	cmp	r3, #100	; 0x64
 8002856:	d901      	bls.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e194      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800285c:	4b6c      	ldr	r3, [pc, #432]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1f0      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b00      	cmp	r3, #0
 8002872:	d021      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002878:	2b00      	cmp	r3, #0
 800287a:	d11d      	bne.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800287c:	4b64      	ldr	r3, [pc, #400]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800287e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002882:	0c1b      	lsrs	r3, r3, #16
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800288a:	4b61      	ldr	r3, [pc, #388]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800288c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002890:	0e1b      	lsrs	r3, r3, #24
 8002892:	f003 030f 	and.w	r3, r3, #15
 8002896:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	019a      	lsls	r2, r3, #6
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	041b      	lsls	r3, r3, #16
 80028a2:	431a      	orrs	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	061b      	lsls	r3, r3, #24
 80028a8:	431a      	orrs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	071b      	lsls	r3, r3, #28
 80028b0:	4957      	ldr	r1, [pc, #348]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d004      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x586>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028cc:	d00a      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d02e      	beq.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028e2:	d129      	bne.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80028e4:	4b4a      	ldr	r3, [pc, #296]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80028e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028ea:	0c1b      	lsrs	r3, r3, #16
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80028f2:	4b47      	ldr	r3, [pc, #284]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80028f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028f8:	0f1b      	lsrs	r3, r3, #28
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	019a      	lsls	r2, r3, #6
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	041b      	lsls	r3, r3, #16
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	061b      	lsls	r3, r3, #24
 8002912:	431a      	orrs	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	071b      	lsls	r3, r3, #28
 8002918:	493d      	ldr	r1, [pc, #244]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800291a:	4313      	orrs	r3, r2
 800291c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002920:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002922:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002926:	f023 021f 	bic.w	r2, r3, #31
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292e:	3b01      	subs	r3, #1
 8002930:	4937      	ldr	r1, [pc, #220]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002932:	4313      	orrs	r3, r2
 8002934:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d01d      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002944:	4b32      	ldr	r3, [pc, #200]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002946:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800294a:	0e1b      	lsrs	r3, r3, #24
 800294c:	f003 030f 	and.w	r3, r3, #15
 8002950:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002952:	4b2f      	ldr	r3, [pc, #188]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002958:	0f1b      	lsrs	r3, r3, #28
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	019a      	lsls	r2, r3, #6
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	041b      	lsls	r3, r3, #16
 800296c:	431a      	orrs	r2, r3
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	061b      	lsls	r3, r3, #24
 8002972:	431a      	orrs	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	071b      	lsls	r3, r3, #28
 8002978:	4925      	ldr	r1, [pc, #148]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d011      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	019a      	lsls	r2, r3, #6
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	041b      	lsls	r3, r3, #16
 8002998:	431a      	orrs	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	061b      	lsls	r3, r3, #24
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	071b      	lsls	r3, r3, #28
 80029a8:	4919      	ldr	r1, [pc, #100]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80029b0:	4b17      	ldr	r3, [pc, #92]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a16      	ldr	r2, [pc, #88]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80029b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80029ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029bc:	f7fe fcbc 	bl	8001338 <HAL_GetTick>
 80029c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80029c4:	f7fe fcb8 	bl	8001338 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b64      	cmp	r3, #100	; 0x64
 80029d0:	d901      	bls.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e0d7      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80029d6:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	f040 80cd 	bne.w	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a08      	ldr	r2, [pc, #32]	; (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80029f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029f6:	f7fe fc9f 	bl	8001338 <HAL_GetTick>
 80029fa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80029fe:	f7fe fc9b 	bl	8001338 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b64      	cmp	r3, #100	; 0x64
 8002a0a:	d903      	bls.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e0ba      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8002a10:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a14:	4b5e      	ldr	r3, [pc, #376]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a20:	d0ed      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d009      	beq.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d02e      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d12a      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a4a:	4b51      	ldr	r3, [pc, #324]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a50:	0c1b      	lsrs	r3, r3, #16
 8002a52:	f003 0303 	and.w	r3, r3, #3
 8002a56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a58:	4b4d      	ldr	r3, [pc, #308]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5e:	0f1b      	lsrs	r3, r3, #28
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	019a      	lsls	r2, r3, #6
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	041b      	lsls	r3, r3, #16
 8002a70:	431a      	orrs	r2, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	061b      	lsls	r3, r3, #24
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	071b      	lsls	r3, r3, #28
 8002a7e:	4944      	ldr	r1, [pc, #272]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002a86:	4b42      	ldr	r3, [pc, #264]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a8c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a94:	3b01      	subs	r3, #1
 8002a96:	021b      	lsls	r3, r3, #8
 8002a98:	493d      	ldr	r1, [pc, #244]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d022      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ab0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ab4:	d11d      	bne.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002ab6:	4b36      	ldr	r3, [pc, #216]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002abc:	0e1b      	lsrs	r3, r3, #24
 8002abe:	f003 030f 	and.w	r3, r3, #15
 8002ac2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002ac4:	4b32      	ldr	r3, [pc, #200]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aca:	0f1b      	lsrs	r3, r3, #28
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	019a      	lsls	r2, r3, #6
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	041b      	lsls	r3, r3, #16
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	061b      	lsls	r3, r3, #24
 8002ae4:	431a      	orrs	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	071b      	lsls	r3, r3, #28
 8002aea:	4929      	ldr	r1, [pc, #164]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d028      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002afe:	4b24      	ldr	r3, [pc, #144]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b04:	0e1b      	lsrs	r3, r3, #24
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b0c:	4b20      	ldr	r3, [pc, #128]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b12:	0c1b      	lsrs	r3, r3, #16
 8002b14:	f003 0303 	and.w	r3, r3, #3
 8002b18:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	019a      	lsls	r2, r3, #6
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	041b      	lsls	r3, r3, #16
 8002b24:	431a      	orrs	r2, r3
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	061b      	lsls	r3, r3, #24
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	071b      	lsls	r3, r3, #28
 8002b32:	4917      	ldr	r1, [pc, #92]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002b3a:	4b15      	ldr	r3, [pc, #84]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b40:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b48:	4911      	ldr	r1, [pc, #68]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002b50:	4b0f      	ldr	r3, [pc, #60]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a0e      	ldr	r2, [pc, #56]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b5c:	f7fe fbec 	bl	8001338 <HAL_GetTick>
 8002b60:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b62:	e008      	b.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b64:	f7fe fbe8 	bl	8001338 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b64      	cmp	r3, #100	; 0x64
 8002b70:	d901      	bls.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e007      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002b76:	4b06      	ldr	r3, [pc, #24]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b82:	d1ef      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3720      	adds	r7, #32
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	40023800 	.word	0x40023800

08002b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e01d      	b.n	8002be2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d106      	bne.n	8002bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7fe fa48 	bl	8001050 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3304      	adds	r3, #4
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4610      	mov	r0, r2
 8002bd4:	f000 f9a6 	bl	8002f24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
	...

08002bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <HAL_TIM_Base_Start_IT+0x50>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b06      	cmp	r3, #6
 8002c14:	d00b      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x42>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c1c:	d007      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 0201 	orr.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3714      	adds	r7, #20
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	00010007 	.word	0x00010007

08002c40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0201 	bic.w	r2, r2, #1
 8002c56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6a1a      	ldr	r2, [r3, #32]
 8002c5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10f      	bne.n	8002c88 <HAL_TIM_Base_Stop_IT+0x48>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6a1a      	ldr	r2, [r3, #32]
 8002c6e:	f240 4344 	movw	r3, #1092	; 0x444
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d107      	bne.n	8002c88 <HAL_TIM_Base_Stop_IT+0x48>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 0201 	bic.w	r2, r2, #1
 8002c86:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d122      	bne.n	8002cf2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d11b      	bne.n	8002cf2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f06f 0202 	mvn.w	r2, #2
 8002cc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 f905 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002cde:	e005      	b.n	8002cec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 f8f7 	bl	8002ed4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f908 	bl	8002efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	d122      	bne.n	8002d46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f003 0304 	and.w	r3, r3, #4
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d11b      	bne.n	8002d46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f06f 0204 	mvn.w	r2, #4
 8002d16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 f8db 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002d32:	e005      	b.n	8002d40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 f8cd 	bl	8002ed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 f8de 	bl	8002efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	f003 0308 	and.w	r3, r3, #8
 8002d50:	2b08      	cmp	r3, #8
 8002d52:	d122      	bne.n	8002d9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	d11b      	bne.n	8002d9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f06f 0208 	mvn.w	r2, #8
 8002d6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2204      	movs	r2, #4
 8002d70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f000 f8b1 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002d86:	e005      	b.n	8002d94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f8a3 	bl	8002ed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f8b4 	bl	8002efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	2b10      	cmp	r3, #16
 8002da6:	d122      	bne.n	8002dee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	f003 0310 	and.w	r3, r3, #16
 8002db2:	2b10      	cmp	r3, #16
 8002db4:	d11b      	bne.n	8002dee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f06f 0210 	mvn.w	r2, #16
 8002dbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2208      	movs	r2, #8
 8002dc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f887 	bl	8002ee8 <HAL_TIM_IC_CaptureCallback>
 8002dda:	e005      	b.n	8002de8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 f879 	bl	8002ed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f88a 	bl	8002efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d10e      	bne.n	8002e1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d107      	bne.n	8002e1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f06f 0201 	mvn.w	r2, #1
 8002e12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7fd ff5d 	bl	8000cd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e24:	2b80      	cmp	r3, #128	; 0x80
 8002e26:	d10e      	bne.n	8002e46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e32:	2b80      	cmp	r3, #128	; 0x80
 8002e34:	d107      	bne.n	8002e46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 f919 	bl	8003078 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e54:	d10e      	bne.n	8002e74 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e60:	2b80      	cmp	r3, #128	; 0x80
 8002e62:	d107      	bne.n	8002e74 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 f90c 	bl	800308c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e7e:	2b40      	cmp	r3, #64	; 0x40
 8002e80:	d10e      	bne.n	8002ea0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e8c:	2b40      	cmp	r3, #64	; 0x40
 8002e8e:	d107      	bne.n	8002ea0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f838 	bl	8002f10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d10e      	bne.n	8002ecc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	f003 0320 	and.w	r3, r3, #32
 8002eb8:	2b20      	cmp	r3, #32
 8002eba:	d107      	bne.n	8002ecc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f06f 0220 	mvn.w	r2, #32
 8002ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f8cc 	bl	8003064 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a40      	ldr	r2, [pc, #256]	; (8003038 <TIM_Base_SetConfig+0x114>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d013      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f42:	d00f      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a3d      	ldr	r2, [pc, #244]	; (800303c <TIM_Base_SetConfig+0x118>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d00b      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a3c      	ldr	r2, [pc, #240]	; (8003040 <TIM_Base_SetConfig+0x11c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d007      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a3b      	ldr	r2, [pc, #236]	; (8003044 <TIM_Base_SetConfig+0x120>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d003      	beq.n	8002f64 <TIM_Base_SetConfig+0x40>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a3a      	ldr	r2, [pc, #232]	; (8003048 <TIM_Base_SetConfig+0x124>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d108      	bne.n	8002f76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a2f      	ldr	r2, [pc, #188]	; (8003038 <TIM_Base_SetConfig+0x114>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d02b      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f84:	d027      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a2c      	ldr	r2, [pc, #176]	; (800303c <TIM_Base_SetConfig+0x118>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d023      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a2b      	ldr	r2, [pc, #172]	; (8003040 <TIM_Base_SetConfig+0x11c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d01f      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a2a      	ldr	r2, [pc, #168]	; (8003044 <TIM_Base_SetConfig+0x120>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01b      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a29      	ldr	r2, [pc, #164]	; (8003048 <TIM_Base_SetConfig+0x124>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d017      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a28      	ldr	r2, [pc, #160]	; (800304c <TIM_Base_SetConfig+0x128>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a27      	ldr	r2, [pc, #156]	; (8003050 <TIM_Base_SetConfig+0x12c>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00f      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a26      	ldr	r2, [pc, #152]	; (8003054 <TIM_Base_SetConfig+0x130>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d00b      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a25      	ldr	r2, [pc, #148]	; (8003058 <TIM_Base_SetConfig+0x134>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d007      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a24      	ldr	r2, [pc, #144]	; (800305c <TIM_Base_SetConfig+0x138>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d003      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb2>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a23      	ldr	r2, [pc, #140]	; (8003060 <TIM_Base_SetConfig+0x13c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d108      	bne.n	8002fe8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a0a      	ldr	r2, [pc, #40]	; (8003038 <TIM_Base_SetConfig+0x114>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d003      	beq.n	800301c <TIM_Base_SetConfig+0xf8>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a0c      	ldr	r2, [pc, #48]	; (8003048 <TIM_Base_SetConfig+0x124>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d103      	bne.n	8003024 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	615a      	str	r2, [r3, #20]
}
 800302a:	bf00      	nop
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40010000 	.word	0x40010000
 800303c:	40000400 	.word	0x40000400
 8003040:	40000800 	.word	0x40000800
 8003044:	40000c00 	.word	0x40000c00
 8003048:	40010400 	.word	0x40010400
 800304c:	40014000 	.word	0x40014000
 8003050:	40014400 	.word	0x40014400
 8003054:	40014800 	.word	0x40014800
 8003058:	40001800 	.word	0x40001800
 800305c:	40001c00 	.word	0x40001c00
 8003060:	40002000 	.word	0x40002000

08003064 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e040      	b.n	8003134 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f7fe f84a 	bl	800115c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2224      	movs	r2, #36	; 0x24
 80030cc:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0201 	bic.w	r2, r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f82c 	bl	800313c <UART_SetConfig>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d101      	bne.n	80030ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e022      	b.n	8003134 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fac4 	bl	8003684 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800310a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800311a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 fb4b 	bl	80037c8 <UART_CheckIdleState>
 8003132:	4603      	mov	r3, r0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003144:	2300      	movs	r3, #0
 8003146:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003148:	2300      	movs	r3, #0
 800314a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	431a      	orrs	r2, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	4bb1      	ldr	r3, [pc, #708]	; (8003430 <UART_SetConfig+0x2f4>)
 800316c:	4013      	ands	r3, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6939      	ldr	r1, [r7, #16]
 8003174:	430b      	orrs	r3, r1
 8003176:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	4313      	orrs	r3, r2
 800319c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a9f      	ldr	r2, [pc, #636]	; (8003434 <UART_SetConfig+0x2f8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d121      	bne.n	8003200 <UART_SetConfig+0xc4>
 80031bc:	4b9e      	ldr	r3, [pc, #632]	; (8003438 <UART_SetConfig+0x2fc>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d816      	bhi.n	80031f8 <UART_SetConfig+0xbc>
 80031ca:	a201      	add	r2, pc, #4	; (adr r2, 80031d0 <UART_SetConfig+0x94>)
 80031cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d0:	080031e1 	.word	0x080031e1
 80031d4:	080031ed 	.word	0x080031ed
 80031d8:	080031e7 	.word	0x080031e7
 80031dc:	080031f3 	.word	0x080031f3
 80031e0:	2301      	movs	r3, #1
 80031e2:	77fb      	strb	r3, [r7, #31]
 80031e4:	e151      	b.n	800348a <UART_SetConfig+0x34e>
 80031e6:	2302      	movs	r3, #2
 80031e8:	77fb      	strb	r3, [r7, #31]
 80031ea:	e14e      	b.n	800348a <UART_SetConfig+0x34e>
 80031ec:	2304      	movs	r3, #4
 80031ee:	77fb      	strb	r3, [r7, #31]
 80031f0:	e14b      	b.n	800348a <UART_SetConfig+0x34e>
 80031f2:	2308      	movs	r3, #8
 80031f4:	77fb      	strb	r3, [r7, #31]
 80031f6:	e148      	b.n	800348a <UART_SetConfig+0x34e>
 80031f8:	2310      	movs	r3, #16
 80031fa:	77fb      	strb	r3, [r7, #31]
 80031fc:	bf00      	nop
 80031fe:	e144      	b.n	800348a <UART_SetConfig+0x34e>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a8d      	ldr	r2, [pc, #564]	; (800343c <UART_SetConfig+0x300>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d134      	bne.n	8003274 <UART_SetConfig+0x138>
 800320a:	4b8b      	ldr	r3, [pc, #556]	; (8003438 <UART_SetConfig+0x2fc>)
 800320c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003210:	f003 030c 	and.w	r3, r3, #12
 8003214:	2b0c      	cmp	r3, #12
 8003216:	d829      	bhi.n	800326c <UART_SetConfig+0x130>
 8003218:	a201      	add	r2, pc, #4	; (adr r2, 8003220 <UART_SetConfig+0xe4>)
 800321a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321e:	bf00      	nop
 8003220:	08003255 	.word	0x08003255
 8003224:	0800326d 	.word	0x0800326d
 8003228:	0800326d 	.word	0x0800326d
 800322c:	0800326d 	.word	0x0800326d
 8003230:	08003261 	.word	0x08003261
 8003234:	0800326d 	.word	0x0800326d
 8003238:	0800326d 	.word	0x0800326d
 800323c:	0800326d 	.word	0x0800326d
 8003240:	0800325b 	.word	0x0800325b
 8003244:	0800326d 	.word	0x0800326d
 8003248:	0800326d 	.word	0x0800326d
 800324c:	0800326d 	.word	0x0800326d
 8003250:	08003267 	.word	0x08003267
 8003254:	2300      	movs	r3, #0
 8003256:	77fb      	strb	r3, [r7, #31]
 8003258:	e117      	b.n	800348a <UART_SetConfig+0x34e>
 800325a:	2302      	movs	r3, #2
 800325c:	77fb      	strb	r3, [r7, #31]
 800325e:	e114      	b.n	800348a <UART_SetConfig+0x34e>
 8003260:	2304      	movs	r3, #4
 8003262:	77fb      	strb	r3, [r7, #31]
 8003264:	e111      	b.n	800348a <UART_SetConfig+0x34e>
 8003266:	2308      	movs	r3, #8
 8003268:	77fb      	strb	r3, [r7, #31]
 800326a:	e10e      	b.n	800348a <UART_SetConfig+0x34e>
 800326c:	2310      	movs	r3, #16
 800326e:	77fb      	strb	r3, [r7, #31]
 8003270:	bf00      	nop
 8003272:	e10a      	b.n	800348a <UART_SetConfig+0x34e>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a71      	ldr	r2, [pc, #452]	; (8003440 <UART_SetConfig+0x304>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d120      	bne.n	80032c0 <UART_SetConfig+0x184>
 800327e:	4b6e      	ldr	r3, [pc, #440]	; (8003438 <UART_SetConfig+0x2fc>)
 8003280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003284:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003288:	2b10      	cmp	r3, #16
 800328a:	d00f      	beq.n	80032ac <UART_SetConfig+0x170>
 800328c:	2b10      	cmp	r3, #16
 800328e:	d802      	bhi.n	8003296 <UART_SetConfig+0x15a>
 8003290:	2b00      	cmp	r3, #0
 8003292:	d005      	beq.n	80032a0 <UART_SetConfig+0x164>
 8003294:	e010      	b.n	80032b8 <UART_SetConfig+0x17c>
 8003296:	2b20      	cmp	r3, #32
 8003298:	d005      	beq.n	80032a6 <UART_SetConfig+0x16a>
 800329a:	2b30      	cmp	r3, #48	; 0x30
 800329c:	d009      	beq.n	80032b2 <UART_SetConfig+0x176>
 800329e:	e00b      	b.n	80032b8 <UART_SetConfig+0x17c>
 80032a0:	2300      	movs	r3, #0
 80032a2:	77fb      	strb	r3, [r7, #31]
 80032a4:	e0f1      	b.n	800348a <UART_SetConfig+0x34e>
 80032a6:	2302      	movs	r3, #2
 80032a8:	77fb      	strb	r3, [r7, #31]
 80032aa:	e0ee      	b.n	800348a <UART_SetConfig+0x34e>
 80032ac:	2304      	movs	r3, #4
 80032ae:	77fb      	strb	r3, [r7, #31]
 80032b0:	e0eb      	b.n	800348a <UART_SetConfig+0x34e>
 80032b2:	2308      	movs	r3, #8
 80032b4:	77fb      	strb	r3, [r7, #31]
 80032b6:	e0e8      	b.n	800348a <UART_SetConfig+0x34e>
 80032b8:	2310      	movs	r3, #16
 80032ba:	77fb      	strb	r3, [r7, #31]
 80032bc:	bf00      	nop
 80032be:	e0e4      	b.n	800348a <UART_SetConfig+0x34e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a5f      	ldr	r2, [pc, #380]	; (8003444 <UART_SetConfig+0x308>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d120      	bne.n	800330c <UART_SetConfig+0x1d0>
 80032ca:	4b5b      	ldr	r3, [pc, #364]	; (8003438 <UART_SetConfig+0x2fc>)
 80032cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80032d4:	2b40      	cmp	r3, #64	; 0x40
 80032d6:	d00f      	beq.n	80032f8 <UART_SetConfig+0x1bc>
 80032d8:	2b40      	cmp	r3, #64	; 0x40
 80032da:	d802      	bhi.n	80032e2 <UART_SetConfig+0x1a6>
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <UART_SetConfig+0x1b0>
 80032e0:	e010      	b.n	8003304 <UART_SetConfig+0x1c8>
 80032e2:	2b80      	cmp	r3, #128	; 0x80
 80032e4:	d005      	beq.n	80032f2 <UART_SetConfig+0x1b6>
 80032e6:	2bc0      	cmp	r3, #192	; 0xc0
 80032e8:	d009      	beq.n	80032fe <UART_SetConfig+0x1c2>
 80032ea:	e00b      	b.n	8003304 <UART_SetConfig+0x1c8>
 80032ec:	2300      	movs	r3, #0
 80032ee:	77fb      	strb	r3, [r7, #31]
 80032f0:	e0cb      	b.n	800348a <UART_SetConfig+0x34e>
 80032f2:	2302      	movs	r3, #2
 80032f4:	77fb      	strb	r3, [r7, #31]
 80032f6:	e0c8      	b.n	800348a <UART_SetConfig+0x34e>
 80032f8:	2304      	movs	r3, #4
 80032fa:	77fb      	strb	r3, [r7, #31]
 80032fc:	e0c5      	b.n	800348a <UART_SetConfig+0x34e>
 80032fe:	2308      	movs	r3, #8
 8003300:	77fb      	strb	r3, [r7, #31]
 8003302:	e0c2      	b.n	800348a <UART_SetConfig+0x34e>
 8003304:	2310      	movs	r3, #16
 8003306:	77fb      	strb	r3, [r7, #31]
 8003308:	bf00      	nop
 800330a:	e0be      	b.n	800348a <UART_SetConfig+0x34e>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a4d      	ldr	r2, [pc, #308]	; (8003448 <UART_SetConfig+0x30c>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d124      	bne.n	8003360 <UART_SetConfig+0x224>
 8003316:	4b48      	ldr	r3, [pc, #288]	; (8003438 <UART_SetConfig+0x2fc>)
 8003318:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003320:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003324:	d012      	beq.n	800334c <UART_SetConfig+0x210>
 8003326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800332a:	d802      	bhi.n	8003332 <UART_SetConfig+0x1f6>
 800332c:	2b00      	cmp	r3, #0
 800332e:	d007      	beq.n	8003340 <UART_SetConfig+0x204>
 8003330:	e012      	b.n	8003358 <UART_SetConfig+0x21c>
 8003332:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003336:	d006      	beq.n	8003346 <UART_SetConfig+0x20a>
 8003338:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800333c:	d009      	beq.n	8003352 <UART_SetConfig+0x216>
 800333e:	e00b      	b.n	8003358 <UART_SetConfig+0x21c>
 8003340:	2300      	movs	r3, #0
 8003342:	77fb      	strb	r3, [r7, #31]
 8003344:	e0a1      	b.n	800348a <UART_SetConfig+0x34e>
 8003346:	2302      	movs	r3, #2
 8003348:	77fb      	strb	r3, [r7, #31]
 800334a:	e09e      	b.n	800348a <UART_SetConfig+0x34e>
 800334c:	2304      	movs	r3, #4
 800334e:	77fb      	strb	r3, [r7, #31]
 8003350:	e09b      	b.n	800348a <UART_SetConfig+0x34e>
 8003352:	2308      	movs	r3, #8
 8003354:	77fb      	strb	r3, [r7, #31]
 8003356:	e098      	b.n	800348a <UART_SetConfig+0x34e>
 8003358:	2310      	movs	r3, #16
 800335a:	77fb      	strb	r3, [r7, #31]
 800335c:	bf00      	nop
 800335e:	e094      	b.n	800348a <UART_SetConfig+0x34e>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a39      	ldr	r2, [pc, #228]	; (800344c <UART_SetConfig+0x310>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d124      	bne.n	80033b4 <UART_SetConfig+0x278>
 800336a:	4b33      	ldr	r3, [pc, #204]	; (8003438 <UART_SetConfig+0x2fc>)
 800336c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003370:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003378:	d012      	beq.n	80033a0 <UART_SetConfig+0x264>
 800337a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800337e:	d802      	bhi.n	8003386 <UART_SetConfig+0x24a>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d007      	beq.n	8003394 <UART_SetConfig+0x258>
 8003384:	e012      	b.n	80033ac <UART_SetConfig+0x270>
 8003386:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800338a:	d006      	beq.n	800339a <UART_SetConfig+0x25e>
 800338c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003390:	d009      	beq.n	80033a6 <UART_SetConfig+0x26a>
 8003392:	e00b      	b.n	80033ac <UART_SetConfig+0x270>
 8003394:	2301      	movs	r3, #1
 8003396:	77fb      	strb	r3, [r7, #31]
 8003398:	e077      	b.n	800348a <UART_SetConfig+0x34e>
 800339a:	2302      	movs	r3, #2
 800339c:	77fb      	strb	r3, [r7, #31]
 800339e:	e074      	b.n	800348a <UART_SetConfig+0x34e>
 80033a0:	2304      	movs	r3, #4
 80033a2:	77fb      	strb	r3, [r7, #31]
 80033a4:	e071      	b.n	800348a <UART_SetConfig+0x34e>
 80033a6:	2308      	movs	r3, #8
 80033a8:	77fb      	strb	r3, [r7, #31]
 80033aa:	e06e      	b.n	800348a <UART_SetConfig+0x34e>
 80033ac:	2310      	movs	r3, #16
 80033ae:	77fb      	strb	r3, [r7, #31]
 80033b0:	bf00      	nop
 80033b2:	e06a      	b.n	800348a <UART_SetConfig+0x34e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a25      	ldr	r2, [pc, #148]	; (8003450 <UART_SetConfig+0x314>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d124      	bne.n	8003408 <UART_SetConfig+0x2cc>
 80033be:	4b1e      	ldr	r3, [pc, #120]	; (8003438 <UART_SetConfig+0x2fc>)
 80033c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80033c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033cc:	d012      	beq.n	80033f4 <UART_SetConfig+0x2b8>
 80033ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033d2:	d802      	bhi.n	80033da <UART_SetConfig+0x29e>
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d007      	beq.n	80033e8 <UART_SetConfig+0x2ac>
 80033d8:	e012      	b.n	8003400 <UART_SetConfig+0x2c4>
 80033da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033de:	d006      	beq.n	80033ee <UART_SetConfig+0x2b2>
 80033e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80033e4:	d009      	beq.n	80033fa <UART_SetConfig+0x2be>
 80033e6:	e00b      	b.n	8003400 <UART_SetConfig+0x2c4>
 80033e8:	2300      	movs	r3, #0
 80033ea:	77fb      	strb	r3, [r7, #31]
 80033ec:	e04d      	b.n	800348a <UART_SetConfig+0x34e>
 80033ee:	2302      	movs	r3, #2
 80033f0:	77fb      	strb	r3, [r7, #31]
 80033f2:	e04a      	b.n	800348a <UART_SetConfig+0x34e>
 80033f4:	2304      	movs	r3, #4
 80033f6:	77fb      	strb	r3, [r7, #31]
 80033f8:	e047      	b.n	800348a <UART_SetConfig+0x34e>
 80033fa:	2308      	movs	r3, #8
 80033fc:	77fb      	strb	r3, [r7, #31]
 80033fe:	e044      	b.n	800348a <UART_SetConfig+0x34e>
 8003400:	2310      	movs	r3, #16
 8003402:	77fb      	strb	r3, [r7, #31]
 8003404:	bf00      	nop
 8003406:	e040      	b.n	800348a <UART_SetConfig+0x34e>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a11      	ldr	r2, [pc, #68]	; (8003454 <UART_SetConfig+0x318>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d139      	bne.n	8003486 <UART_SetConfig+0x34a>
 8003412:	4b09      	ldr	r3, [pc, #36]	; (8003438 <UART_SetConfig+0x2fc>)
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003418:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800341c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003420:	d027      	beq.n	8003472 <UART_SetConfig+0x336>
 8003422:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003426:	d817      	bhi.n	8003458 <UART_SetConfig+0x31c>
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01c      	beq.n	8003466 <UART_SetConfig+0x32a>
 800342c:	e027      	b.n	800347e <UART_SetConfig+0x342>
 800342e:	bf00      	nop
 8003430:	efff69f3 	.word	0xefff69f3
 8003434:	40011000 	.word	0x40011000
 8003438:	40023800 	.word	0x40023800
 800343c:	40004400 	.word	0x40004400
 8003440:	40004800 	.word	0x40004800
 8003444:	40004c00 	.word	0x40004c00
 8003448:	40005000 	.word	0x40005000
 800344c:	40011400 	.word	0x40011400
 8003450:	40007800 	.word	0x40007800
 8003454:	40007c00 	.word	0x40007c00
 8003458:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800345c:	d006      	beq.n	800346c <UART_SetConfig+0x330>
 800345e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003462:	d009      	beq.n	8003478 <UART_SetConfig+0x33c>
 8003464:	e00b      	b.n	800347e <UART_SetConfig+0x342>
 8003466:	2300      	movs	r3, #0
 8003468:	77fb      	strb	r3, [r7, #31]
 800346a:	e00e      	b.n	800348a <UART_SetConfig+0x34e>
 800346c:	2302      	movs	r3, #2
 800346e:	77fb      	strb	r3, [r7, #31]
 8003470:	e00b      	b.n	800348a <UART_SetConfig+0x34e>
 8003472:	2304      	movs	r3, #4
 8003474:	77fb      	strb	r3, [r7, #31]
 8003476:	e008      	b.n	800348a <UART_SetConfig+0x34e>
 8003478:	2308      	movs	r3, #8
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	e005      	b.n	800348a <UART_SetConfig+0x34e>
 800347e:	2310      	movs	r3, #16
 8003480:	77fb      	strb	r3, [r7, #31]
 8003482:	bf00      	nop
 8003484:	e001      	b.n	800348a <UART_SetConfig+0x34e>
 8003486:	2310      	movs	r3, #16
 8003488:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003492:	d17c      	bne.n	800358e <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8003494:	7ffb      	ldrb	r3, [r7, #31]
 8003496:	2b08      	cmp	r3, #8
 8003498:	d859      	bhi.n	800354e <UART_SetConfig+0x412>
 800349a:	a201      	add	r2, pc, #4	; (adr r2, 80034a0 <UART_SetConfig+0x364>)
 800349c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a0:	080034c5 	.word	0x080034c5
 80034a4:	080034e3 	.word	0x080034e3
 80034a8:	08003501 	.word	0x08003501
 80034ac:	0800354f 	.word	0x0800354f
 80034b0:	08003519 	.word	0x08003519
 80034b4:	0800354f 	.word	0x0800354f
 80034b8:	0800354f 	.word	0x0800354f
 80034bc:	0800354f 	.word	0x0800354f
 80034c0:	08003537 	.word	0x08003537
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80034c4:	f7fe ff18 	bl	80022f8 <HAL_RCC_GetPCLK1Freq>
 80034c8:	4603      	mov	r3, r0
 80034ca:	005a      	lsls	r2, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	085b      	lsrs	r3, r3, #1
 80034d2:	441a      	add	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	b29b      	uxth	r3, r3
 80034de:	61bb      	str	r3, [r7, #24]
        break;
 80034e0:	e038      	b.n	8003554 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80034e2:	f7fe ff1d 	bl	8002320 <HAL_RCC_GetPCLK2Freq>
 80034e6:	4603      	mov	r3, r0
 80034e8:	005a      	lsls	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	085b      	lsrs	r3, r3, #1
 80034f0:	441a      	add	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	61bb      	str	r3, [r7, #24]
        break;
 80034fe:	e029      	b.n	8003554 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	085a      	lsrs	r2, r3, #1
 8003506:	4b5d      	ldr	r3, [pc, #372]	; (800367c <UART_SetConfig+0x540>)
 8003508:	4413      	add	r3, r2
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6852      	ldr	r2, [r2, #4]
 800350e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003512:	b29b      	uxth	r3, r3
 8003514:	61bb      	str	r3, [r7, #24]
        break;
 8003516:	e01d      	b.n	8003554 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003518:	f7fe fe0a 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 800351c:	4603      	mov	r3, r0
 800351e:	005a      	lsls	r2, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	085b      	lsrs	r3, r3, #1
 8003526:	441a      	add	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003530:	b29b      	uxth	r3, r3
 8003532:	61bb      	str	r3, [r7, #24]
        break;
 8003534:	e00e      	b.n	8003554 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	085b      	lsrs	r3, r3, #1
 800353c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	fbb2 f3f3 	udiv	r3, r2, r3
 8003548:	b29b      	uxth	r3, r3
 800354a:	61bb      	str	r3, [r7, #24]
        break;
 800354c:	e002      	b.n	8003554 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	75fb      	strb	r3, [r7, #23]
        break;
 8003552:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	2b0f      	cmp	r3, #15
 8003558:	d916      	bls.n	8003588 <UART_SetConfig+0x44c>
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003560:	d212      	bcs.n	8003588 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	b29b      	uxth	r3, r3
 8003566:	f023 030f 	bic.w	r3, r3, #15
 800356a:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	085b      	lsrs	r3, r3, #1
 8003570:	b29b      	uxth	r3, r3
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	b29a      	uxth	r2, r3
 8003578:	89fb      	ldrh	r3, [r7, #14]
 800357a:	4313      	orrs	r3, r2
 800357c:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	89fa      	ldrh	r2, [r7, #14]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	e06e      	b.n	8003666 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	75fb      	strb	r3, [r7, #23]
 800358c:	e06b      	b.n	8003666 <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 800358e:	7ffb      	ldrb	r3, [r7, #31]
 8003590:	2b08      	cmp	r3, #8
 8003592:	d857      	bhi.n	8003644 <UART_SetConfig+0x508>
 8003594:	a201      	add	r2, pc, #4	; (adr r2, 800359c <UART_SetConfig+0x460>)
 8003596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359a:	bf00      	nop
 800359c:	080035c1 	.word	0x080035c1
 80035a0:	080035dd 	.word	0x080035dd
 80035a4:	080035f9 	.word	0x080035f9
 80035a8:	08003645 	.word	0x08003645
 80035ac:	08003611 	.word	0x08003611
 80035b0:	08003645 	.word	0x08003645
 80035b4:	08003645 	.word	0x08003645
 80035b8:	08003645 	.word	0x08003645
 80035bc:	0800362d 	.word	0x0800362d
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80035c0:	f7fe fe9a 	bl	80022f8 <HAL_RCC_GetPCLK1Freq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	085b      	lsrs	r3, r3, #1
 80035cc:	441a      	add	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	61bb      	str	r3, [r7, #24]
        break;
 80035da:	e036      	b.n	800364a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80035dc:	f7fe fea0 	bl	8002320 <HAL_RCC_GetPCLK2Freq>
 80035e0:	4602      	mov	r2, r0
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	085b      	lsrs	r3, r3, #1
 80035e8:	441a      	add	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	61bb      	str	r3, [r7, #24]
        break;
 80035f6:	e028      	b.n	800364a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	085a      	lsrs	r2, r3, #1
 80035fe:	4b20      	ldr	r3, [pc, #128]	; (8003680 <UART_SetConfig+0x544>)
 8003600:	4413      	add	r3, r2
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	6852      	ldr	r2, [r2, #4]
 8003606:	fbb3 f3f2 	udiv	r3, r3, r2
 800360a:	b29b      	uxth	r3, r3
 800360c:	61bb      	str	r3, [r7, #24]
        break;
 800360e:	e01c      	b.n	800364a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003610:	f7fe fd8e 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 8003614:	4602      	mov	r2, r0
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	085b      	lsrs	r3, r3, #1
 800361c:	441a      	add	r2, r3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	fbb2 f3f3 	udiv	r3, r2, r3
 8003626:	b29b      	uxth	r3, r3
 8003628:	61bb      	str	r3, [r7, #24]
        break;
 800362a:	e00e      	b.n	800364a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	085b      	lsrs	r3, r3, #1
 8003632:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	fbb2 f3f3 	udiv	r3, r2, r3
 800363e:	b29b      	uxth	r3, r3
 8003640:	61bb      	str	r3, [r7, #24]
        break;
 8003642:	e002      	b.n	800364a <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	75fb      	strb	r3, [r7, #23]
        break;
 8003648:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	2b0f      	cmp	r3, #15
 800364e:	d908      	bls.n	8003662 <UART_SetConfig+0x526>
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003656:	d204      	bcs.n	8003662 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	60da      	str	r2, [r3, #12]
 8003660:	e001      	b.n	8003666 <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003672:	7dfb      	ldrb	r3, [r7, #23]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3720      	adds	r7, #32
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	01e84800 	.word	0x01e84800
 8003680:	00f42400 	.word	0x00f42400

08003684 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00a      	beq.n	80036ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00a      	beq.n	80036f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f6:	f003 0308 	and.w	r3, r3, #8
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00a      	beq.n	8003736 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	430a      	orrs	r2, r1
 8003756:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d01a      	beq.n	800379a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003782:	d10a      	bne.n	800379a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00a      	beq.n	80037bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	605a      	str	r2, [r3, #4]
  }
}
 80037bc:	bf00      	nop
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af02      	add	r7, sp, #8
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80037d6:	f7fd fdaf 	bl	8001338 <HAL_GetTick>
 80037da:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0308 	and.w	r3, r3, #8
 80037e6:	2b08      	cmp	r3, #8
 80037e8:	d10e      	bne.n	8003808 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037ea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f814 	bl	8003826 <UART_WaitOnFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e00a      	b.n	800381e <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2220      	movs	r2, #32
 800380c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2220      	movs	r2, #32
 8003812:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b084      	sub	sp, #16
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	4613      	mov	r3, r2
 8003834:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003836:	e02a      	b.n	800388e <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383e:	d026      	beq.n	800388e <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003840:	f7fd fd7a 	bl	8001338 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	429a      	cmp	r2, r3
 800384e:	d302      	bcc.n	8003856 <UART_WaitOnFlagUntilTimeout+0x30>
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d11b      	bne.n	800388e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003864:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0201 	bic.w	r2, r2, #1
 8003874:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2220      	movs	r2, #32
 800387a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2220      	movs	r2, #32
 8003880:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e00f      	b.n	80038ae <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	69da      	ldr	r2, [r3, #28]
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	4013      	ands	r3, r2
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	429a      	cmp	r2, r3
 800389c:	bf0c      	ite	eq
 800389e:	2301      	moveq	r3, #1
 80038a0:	2300      	movne	r3, #0
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	461a      	mov	r2, r3
 80038a6:	79fb      	ldrb	r3, [r7, #7]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d0c5      	beq.n	8003838 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <__errno>:
 80038b8:	4b01      	ldr	r3, [pc, #4]	; (80038c0 <__errno+0x8>)
 80038ba:	6818      	ldr	r0, [r3, #0]
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	20000020 	.word	0x20000020

080038c4 <__libc_init_array>:
 80038c4:	b570      	push	{r4, r5, r6, lr}
 80038c6:	4e0d      	ldr	r6, [pc, #52]	; (80038fc <__libc_init_array+0x38>)
 80038c8:	4c0d      	ldr	r4, [pc, #52]	; (8003900 <__libc_init_array+0x3c>)
 80038ca:	1ba4      	subs	r4, r4, r6
 80038cc:	10a4      	asrs	r4, r4, #2
 80038ce:	2500      	movs	r5, #0
 80038d0:	42a5      	cmp	r5, r4
 80038d2:	d109      	bne.n	80038e8 <__libc_init_array+0x24>
 80038d4:	4e0b      	ldr	r6, [pc, #44]	; (8003904 <__libc_init_array+0x40>)
 80038d6:	4c0c      	ldr	r4, [pc, #48]	; (8003908 <__libc_init_array+0x44>)
 80038d8:	f000 ff04 	bl	80046e4 <_init>
 80038dc:	1ba4      	subs	r4, r4, r6
 80038de:	10a4      	asrs	r4, r4, #2
 80038e0:	2500      	movs	r5, #0
 80038e2:	42a5      	cmp	r5, r4
 80038e4:	d105      	bne.n	80038f2 <__libc_init_array+0x2e>
 80038e6:	bd70      	pop	{r4, r5, r6, pc}
 80038e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038ec:	4798      	blx	r3
 80038ee:	3501      	adds	r5, #1
 80038f0:	e7ee      	b.n	80038d0 <__libc_init_array+0xc>
 80038f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038f6:	4798      	blx	r3
 80038f8:	3501      	adds	r5, #1
 80038fa:	e7f2      	b.n	80038e2 <__libc_init_array+0x1e>
 80038fc:	080047c0 	.word	0x080047c0
 8003900:	080047c0 	.word	0x080047c0
 8003904:	080047c0 	.word	0x080047c0
 8003908:	080047c4 	.word	0x080047c4

0800390c <memset>:
 800390c:	4402      	add	r2, r0
 800390e:	4603      	mov	r3, r0
 8003910:	4293      	cmp	r3, r2
 8003912:	d100      	bne.n	8003916 <memset+0xa>
 8003914:	4770      	bx	lr
 8003916:	f803 1b01 	strb.w	r1, [r3], #1
 800391a:	e7f9      	b.n	8003910 <memset+0x4>

0800391c <iprintf>:
 800391c:	b40f      	push	{r0, r1, r2, r3}
 800391e:	4b0a      	ldr	r3, [pc, #40]	; (8003948 <iprintf+0x2c>)
 8003920:	b513      	push	{r0, r1, r4, lr}
 8003922:	681c      	ldr	r4, [r3, #0]
 8003924:	b124      	cbz	r4, 8003930 <iprintf+0x14>
 8003926:	69a3      	ldr	r3, [r4, #24]
 8003928:	b913      	cbnz	r3, 8003930 <iprintf+0x14>
 800392a:	4620      	mov	r0, r4
 800392c:	f000 f84e 	bl	80039cc <__sinit>
 8003930:	ab05      	add	r3, sp, #20
 8003932:	9a04      	ldr	r2, [sp, #16]
 8003934:	68a1      	ldr	r1, [r4, #8]
 8003936:	9301      	str	r3, [sp, #4]
 8003938:	4620      	mov	r0, r4
 800393a:	f000 f955 	bl	8003be8 <_vfiprintf_r>
 800393e:	b002      	add	sp, #8
 8003940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003944:	b004      	add	sp, #16
 8003946:	4770      	bx	lr
 8003948:	20000020 	.word	0x20000020

0800394c <std>:
 800394c:	2300      	movs	r3, #0
 800394e:	b510      	push	{r4, lr}
 8003950:	4604      	mov	r4, r0
 8003952:	e9c0 3300 	strd	r3, r3, [r0]
 8003956:	6083      	str	r3, [r0, #8]
 8003958:	8181      	strh	r1, [r0, #12]
 800395a:	6643      	str	r3, [r0, #100]	; 0x64
 800395c:	81c2      	strh	r2, [r0, #14]
 800395e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003962:	6183      	str	r3, [r0, #24]
 8003964:	4619      	mov	r1, r3
 8003966:	2208      	movs	r2, #8
 8003968:	305c      	adds	r0, #92	; 0x5c
 800396a:	f7ff ffcf 	bl	800390c <memset>
 800396e:	4b05      	ldr	r3, [pc, #20]	; (8003984 <std+0x38>)
 8003970:	6263      	str	r3, [r4, #36]	; 0x24
 8003972:	4b05      	ldr	r3, [pc, #20]	; (8003988 <std+0x3c>)
 8003974:	62a3      	str	r3, [r4, #40]	; 0x28
 8003976:	4b05      	ldr	r3, [pc, #20]	; (800398c <std+0x40>)
 8003978:	62e3      	str	r3, [r4, #44]	; 0x2c
 800397a:	4b05      	ldr	r3, [pc, #20]	; (8003990 <std+0x44>)
 800397c:	6224      	str	r4, [r4, #32]
 800397e:	6323      	str	r3, [r4, #48]	; 0x30
 8003980:	bd10      	pop	{r4, pc}
 8003982:	bf00      	nop
 8003984:	08004145 	.word	0x08004145
 8003988:	08004167 	.word	0x08004167
 800398c:	0800419f 	.word	0x0800419f
 8003990:	080041c3 	.word	0x080041c3

08003994 <_cleanup_r>:
 8003994:	4901      	ldr	r1, [pc, #4]	; (800399c <_cleanup_r+0x8>)
 8003996:	f000 b885 	b.w	8003aa4 <_fwalk_reent>
 800399a:	bf00      	nop
 800399c:	0800449d 	.word	0x0800449d

080039a0 <__sfmoreglue>:
 80039a0:	b570      	push	{r4, r5, r6, lr}
 80039a2:	1e4a      	subs	r2, r1, #1
 80039a4:	2568      	movs	r5, #104	; 0x68
 80039a6:	4355      	muls	r5, r2
 80039a8:	460e      	mov	r6, r1
 80039aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80039ae:	f000 f897 	bl	8003ae0 <_malloc_r>
 80039b2:	4604      	mov	r4, r0
 80039b4:	b140      	cbz	r0, 80039c8 <__sfmoreglue+0x28>
 80039b6:	2100      	movs	r1, #0
 80039b8:	e9c0 1600 	strd	r1, r6, [r0]
 80039bc:	300c      	adds	r0, #12
 80039be:	60a0      	str	r0, [r4, #8]
 80039c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80039c4:	f7ff ffa2 	bl	800390c <memset>
 80039c8:	4620      	mov	r0, r4
 80039ca:	bd70      	pop	{r4, r5, r6, pc}

080039cc <__sinit>:
 80039cc:	6983      	ldr	r3, [r0, #24]
 80039ce:	b510      	push	{r4, lr}
 80039d0:	4604      	mov	r4, r0
 80039d2:	bb33      	cbnz	r3, 8003a22 <__sinit+0x56>
 80039d4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80039d8:	6503      	str	r3, [r0, #80]	; 0x50
 80039da:	4b12      	ldr	r3, [pc, #72]	; (8003a24 <__sinit+0x58>)
 80039dc:	4a12      	ldr	r2, [pc, #72]	; (8003a28 <__sinit+0x5c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6282      	str	r2, [r0, #40]	; 0x28
 80039e2:	4298      	cmp	r0, r3
 80039e4:	bf04      	itt	eq
 80039e6:	2301      	moveq	r3, #1
 80039e8:	6183      	streq	r3, [r0, #24]
 80039ea:	f000 f81f 	bl	8003a2c <__sfp>
 80039ee:	6060      	str	r0, [r4, #4]
 80039f0:	4620      	mov	r0, r4
 80039f2:	f000 f81b 	bl	8003a2c <__sfp>
 80039f6:	60a0      	str	r0, [r4, #8]
 80039f8:	4620      	mov	r0, r4
 80039fa:	f000 f817 	bl	8003a2c <__sfp>
 80039fe:	2200      	movs	r2, #0
 8003a00:	60e0      	str	r0, [r4, #12]
 8003a02:	2104      	movs	r1, #4
 8003a04:	6860      	ldr	r0, [r4, #4]
 8003a06:	f7ff ffa1 	bl	800394c <std>
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	2109      	movs	r1, #9
 8003a0e:	68a0      	ldr	r0, [r4, #8]
 8003a10:	f7ff ff9c 	bl	800394c <std>
 8003a14:	2202      	movs	r2, #2
 8003a16:	2112      	movs	r1, #18
 8003a18:	68e0      	ldr	r0, [r4, #12]
 8003a1a:	f7ff ff97 	bl	800394c <std>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	61a3      	str	r3, [r4, #24]
 8003a22:	bd10      	pop	{r4, pc}
 8003a24:	08004720 	.word	0x08004720
 8003a28:	08003995 	.word	0x08003995

08003a2c <__sfp>:
 8003a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2e:	4b1b      	ldr	r3, [pc, #108]	; (8003a9c <__sfp+0x70>)
 8003a30:	681e      	ldr	r6, [r3, #0]
 8003a32:	69b3      	ldr	r3, [r6, #24]
 8003a34:	4607      	mov	r7, r0
 8003a36:	b913      	cbnz	r3, 8003a3e <__sfp+0x12>
 8003a38:	4630      	mov	r0, r6
 8003a3a:	f7ff ffc7 	bl	80039cc <__sinit>
 8003a3e:	3648      	adds	r6, #72	; 0x48
 8003a40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	d503      	bpl.n	8003a50 <__sfp+0x24>
 8003a48:	6833      	ldr	r3, [r6, #0]
 8003a4a:	b133      	cbz	r3, 8003a5a <__sfp+0x2e>
 8003a4c:	6836      	ldr	r6, [r6, #0]
 8003a4e:	e7f7      	b.n	8003a40 <__sfp+0x14>
 8003a50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003a54:	b16d      	cbz	r5, 8003a72 <__sfp+0x46>
 8003a56:	3468      	adds	r4, #104	; 0x68
 8003a58:	e7f4      	b.n	8003a44 <__sfp+0x18>
 8003a5a:	2104      	movs	r1, #4
 8003a5c:	4638      	mov	r0, r7
 8003a5e:	f7ff ff9f 	bl	80039a0 <__sfmoreglue>
 8003a62:	6030      	str	r0, [r6, #0]
 8003a64:	2800      	cmp	r0, #0
 8003a66:	d1f1      	bne.n	8003a4c <__sfp+0x20>
 8003a68:	230c      	movs	r3, #12
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	4620      	mov	r0, r4
 8003a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a72:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <__sfp+0x74>)
 8003a74:	6665      	str	r5, [r4, #100]	; 0x64
 8003a76:	e9c4 5500 	strd	r5, r5, [r4]
 8003a7a:	60a5      	str	r5, [r4, #8]
 8003a7c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003a80:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8003a84:	2208      	movs	r2, #8
 8003a86:	4629      	mov	r1, r5
 8003a88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003a8c:	f7ff ff3e 	bl	800390c <memset>
 8003a90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003a94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003a98:	e7e9      	b.n	8003a6e <__sfp+0x42>
 8003a9a:	bf00      	nop
 8003a9c:	08004720 	.word	0x08004720
 8003aa0:	ffff0001 	.word	0xffff0001

08003aa4 <_fwalk_reent>:
 8003aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003aa8:	4680      	mov	r8, r0
 8003aaa:	4689      	mov	r9, r1
 8003aac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003ab0:	2600      	movs	r6, #0
 8003ab2:	b914      	cbnz	r4, 8003aba <_fwalk_reent+0x16>
 8003ab4:	4630      	mov	r0, r6
 8003ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003aba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003abe:	3f01      	subs	r7, #1
 8003ac0:	d501      	bpl.n	8003ac6 <_fwalk_reent+0x22>
 8003ac2:	6824      	ldr	r4, [r4, #0]
 8003ac4:	e7f5      	b.n	8003ab2 <_fwalk_reent+0xe>
 8003ac6:	89ab      	ldrh	r3, [r5, #12]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d907      	bls.n	8003adc <_fwalk_reent+0x38>
 8003acc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	d003      	beq.n	8003adc <_fwalk_reent+0x38>
 8003ad4:	4629      	mov	r1, r5
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	47c8      	blx	r9
 8003ada:	4306      	orrs	r6, r0
 8003adc:	3568      	adds	r5, #104	; 0x68
 8003ade:	e7ee      	b.n	8003abe <_fwalk_reent+0x1a>

08003ae0 <_malloc_r>:
 8003ae0:	b570      	push	{r4, r5, r6, lr}
 8003ae2:	1ccd      	adds	r5, r1, #3
 8003ae4:	f025 0503 	bic.w	r5, r5, #3
 8003ae8:	3508      	adds	r5, #8
 8003aea:	2d0c      	cmp	r5, #12
 8003aec:	bf38      	it	cc
 8003aee:	250c      	movcc	r5, #12
 8003af0:	2d00      	cmp	r5, #0
 8003af2:	4606      	mov	r6, r0
 8003af4:	db01      	blt.n	8003afa <_malloc_r+0x1a>
 8003af6:	42a9      	cmp	r1, r5
 8003af8:	d903      	bls.n	8003b02 <_malloc_r+0x22>
 8003afa:	230c      	movs	r3, #12
 8003afc:	6033      	str	r3, [r6, #0]
 8003afe:	2000      	movs	r0, #0
 8003b00:	bd70      	pop	{r4, r5, r6, pc}
 8003b02:	f000 fd6b 	bl	80045dc <__malloc_lock>
 8003b06:	4a21      	ldr	r2, [pc, #132]	; (8003b8c <_malloc_r+0xac>)
 8003b08:	6814      	ldr	r4, [r2, #0]
 8003b0a:	4621      	mov	r1, r4
 8003b0c:	b991      	cbnz	r1, 8003b34 <_malloc_r+0x54>
 8003b0e:	4c20      	ldr	r4, [pc, #128]	; (8003b90 <_malloc_r+0xb0>)
 8003b10:	6823      	ldr	r3, [r4, #0]
 8003b12:	b91b      	cbnz	r3, 8003b1c <_malloc_r+0x3c>
 8003b14:	4630      	mov	r0, r6
 8003b16:	f000 fb05 	bl	8004124 <_sbrk_r>
 8003b1a:	6020      	str	r0, [r4, #0]
 8003b1c:	4629      	mov	r1, r5
 8003b1e:	4630      	mov	r0, r6
 8003b20:	f000 fb00 	bl	8004124 <_sbrk_r>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d124      	bne.n	8003b72 <_malloc_r+0x92>
 8003b28:	230c      	movs	r3, #12
 8003b2a:	6033      	str	r3, [r6, #0]
 8003b2c:	4630      	mov	r0, r6
 8003b2e:	f000 fd56 	bl	80045de <__malloc_unlock>
 8003b32:	e7e4      	b.n	8003afe <_malloc_r+0x1e>
 8003b34:	680b      	ldr	r3, [r1, #0]
 8003b36:	1b5b      	subs	r3, r3, r5
 8003b38:	d418      	bmi.n	8003b6c <_malloc_r+0x8c>
 8003b3a:	2b0b      	cmp	r3, #11
 8003b3c:	d90f      	bls.n	8003b5e <_malloc_r+0x7e>
 8003b3e:	600b      	str	r3, [r1, #0]
 8003b40:	50cd      	str	r5, [r1, r3]
 8003b42:	18cc      	adds	r4, r1, r3
 8003b44:	4630      	mov	r0, r6
 8003b46:	f000 fd4a 	bl	80045de <__malloc_unlock>
 8003b4a:	f104 000b 	add.w	r0, r4, #11
 8003b4e:	1d23      	adds	r3, r4, #4
 8003b50:	f020 0007 	bic.w	r0, r0, #7
 8003b54:	1ac3      	subs	r3, r0, r3
 8003b56:	d0d3      	beq.n	8003b00 <_malloc_r+0x20>
 8003b58:	425a      	negs	r2, r3
 8003b5a:	50e2      	str	r2, [r4, r3]
 8003b5c:	e7d0      	b.n	8003b00 <_malloc_r+0x20>
 8003b5e:	428c      	cmp	r4, r1
 8003b60:	684b      	ldr	r3, [r1, #4]
 8003b62:	bf16      	itet	ne
 8003b64:	6063      	strne	r3, [r4, #4]
 8003b66:	6013      	streq	r3, [r2, #0]
 8003b68:	460c      	movne	r4, r1
 8003b6a:	e7eb      	b.n	8003b44 <_malloc_r+0x64>
 8003b6c:	460c      	mov	r4, r1
 8003b6e:	6849      	ldr	r1, [r1, #4]
 8003b70:	e7cc      	b.n	8003b0c <_malloc_r+0x2c>
 8003b72:	1cc4      	adds	r4, r0, #3
 8003b74:	f024 0403 	bic.w	r4, r4, #3
 8003b78:	42a0      	cmp	r0, r4
 8003b7a:	d005      	beq.n	8003b88 <_malloc_r+0xa8>
 8003b7c:	1a21      	subs	r1, r4, r0
 8003b7e:	4630      	mov	r0, r6
 8003b80:	f000 fad0 	bl	8004124 <_sbrk_r>
 8003b84:	3001      	adds	r0, #1
 8003b86:	d0cf      	beq.n	8003b28 <_malloc_r+0x48>
 8003b88:	6025      	str	r5, [r4, #0]
 8003b8a:	e7db      	b.n	8003b44 <_malloc_r+0x64>
 8003b8c:	200000a4 	.word	0x200000a4
 8003b90:	200000a8 	.word	0x200000a8

08003b94 <__sfputc_r>:
 8003b94:	6893      	ldr	r3, [r2, #8]
 8003b96:	3b01      	subs	r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	b410      	push	{r4}
 8003b9c:	6093      	str	r3, [r2, #8]
 8003b9e:	da08      	bge.n	8003bb2 <__sfputc_r+0x1e>
 8003ba0:	6994      	ldr	r4, [r2, #24]
 8003ba2:	42a3      	cmp	r3, r4
 8003ba4:	db01      	blt.n	8003baa <__sfputc_r+0x16>
 8003ba6:	290a      	cmp	r1, #10
 8003ba8:	d103      	bne.n	8003bb2 <__sfputc_r+0x1e>
 8003baa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bae:	f000 bb0d 	b.w	80041cc <__swbuf_r>
 8003bb2:	6813      	ldr	r3, [r2, #0]
 8003bb4:	1c58      	adds	r0, r3, #1
 8003bb6:	6010      	str	r0, [r2, #0]
 8003bb8:	7019      	strb	r1, [r3, #0]
 8003bba:	4608      	mov	r0, r1
 8003bbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <__sfputs_r>:
 8003bc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc4:	4606      	mov	r6, r0
 8003bc6:	460f      	mov	r7, r1
 8003bc8:	4614      	mov	r4, r2
 8003bca:	18d5      	adds	r5, r2, r3
 8003bcc:	42ac      	cmp	r4, r5
 8003bce:	d101      	bne.n	8003bd4 <__sfputs_r+0x12>
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	e007      	b.n	8003be4 <__sfputs_r+0x22>
 8003bd4:	463a      	mov	r2, r7
 8003bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bda:	4630      	mov	r0, r6
 8003bdc:	f7ff ffda 	bl	8003b94 <__sfputc_r>
 8003be0:	1c43      	adds	r3, r0, #1
 8003be2:	d1f3      	bne.n	8003bcc <__sfputs_r+0xa>
 8003be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003be8 <_vfiprintf_r>:
 8003be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bec:	460c      	mov	r4, r1
 8003bee:	b09d      	sub	sp, #116	; 0x74
 8003bf0:	4617      	mov	r7, r2
 8003bf2:	461d      	mov	r5, r3
 8003bf4:	4606      	mov	r6, r0
 8003bf6:	b118      	cbz	r0, 8003c00 <_vfiprintf_r+0x18>
 8003bf8:	6983      	ldr	r3, [r0, #24]
 8003bfa:	b90b      	cbnz	r3, 8003c00 <_vfiprintf_r+0x18>
 8003bfc:	f7ff fee6 	bl	80039cc <__sinit>
 8003c00:	4b7c      	ldr	r3, [pc, #496]	; (8003df4 <_vfiprintf_r+0x20c>)
 8003c02:	429c      	cmp	r4, r3
 8003c04:	d158      	bne.n	8003cb8 <_vfiprintf_r+0xd0>
 8003c06:	6874      	ldr	r4, [r6, #4]
 8003c08:	89a3      	ldrh	r3, [r4, #12]
 8003c0a:	0718      	lsls	r0, r3, #28
 8003c0c:	d55e      	bpl.n	8003ccc <_vfiprintf_r+0xe4>
 8003c0e:	6923      	ldr	r3, [r4, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d05b      	beq.n	8003ccc <_vfiprintf_r+0xe4>
 8003c14:	2300      	movs	r3, #0
 8003c16:	9309      	str	r3, [sp, #36]	; 0x24
 8003c18:	2320      	movs	r3, #32
 8003c1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c1e:	2330      	movs	r3, #48	; 0x30
 8003c20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c24:	9503      	str	r5, [sp, #12]
 8003c26:	f04f 0b01 	mov.w	fp, #1
 8003c2a:	46b8      	mov	r8, r7
 8003c2c:	4645      	mov	r5, r8
 8003c2e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003c32:	b10b      	cbz	r3, 8003c38 <_vfiprintf_r+0x50>
 8003c34:	2b25      	cmp	r3, #37	; 0x25
 8003c36:	d154      	bne.n	8003ce2 <_vfiprintf_r+0xfa>
 8003c38:	ebb8 0a07 	subs.w	sl, r8, r7
 8003c3c:	d00b      	beq.n	8003c56 <_vfiprintf_r+0x6e>
 8003c3e:	4653      	mov	r3, sl
 8003c40:	463a      	mov	r2, r7
 8003c42:	4621      	mov	r1, r4
 8003c44:	4630      	mov	r0, r6
 8003c46:	f7ff ffbc 	bl	8003bc2 <__sfputs_r>
 8003c4a:	3001      	adds	r0, #1
 8003c4c:	f000 80c2 	beq.w	8003dd4 <_vfiprintf_r+0x1ec>
 8003c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c52:	4453      	add	r3, sl
 8003c54:	9309      	str	r3, [sp, #36]	; 0x24
 8003c56:	f898 3000 	ldrb.w	r3, [r8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 80ba 	beq.w	8003dd4 <_vfiprintf_r+0x1ec>
 8003c60:	2300      	movs	r3, #0
 8003c62:	f04f 32ff 	mov.w	r2, #4294967295
 8003c66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c6a:	9304      	str	r3, [sp, #16]
 8003c6c:	9307      	str	r3, [sp, #28]
 8003c6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c72:	931a      	str	r3, [sp, #104]	; 0x68
 8003c74:	46a8      	mov	r8, r5
 8003c76:	2205      	movs	r2, #5
 8003c78:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003c7c:	485e      	ldr	r0, [pc, #376]	; (8003df8 <_vfiprintf_r+0x210>)
 8003c7e:	f7fc fadf 	bl	8000240 <memchr>
 8003c82:	9b04      	ldr	r3, [sp, #16]
 8003c84:	bb78      	cbnz	r0, 8003ce6 <_vfiprintf_r+0xfe>
 8003c86:	06d9      	lsls	r1, r3, #27
 8003c88:	bf44      	itt	mi
 8003c8a:	2220      	movmi	r2, #32
 8003c8c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003c90:	071a      	lsls	r2, r3, #28
 8003c92:	bf44      	itt	mi
 8003c94:	222b      	movmi	r2, #43	; 0x2b
 8003c96:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003c9a:	782a      	ldrb	r2, [r5, #0]
 8003c9c:	2a2a      	cmp	r2, #42	; 0x2a
 8003c9e:	d02a      	beq.n	8003cf6 <_vfiprintf_r+0x10e>
 8003ca0:	9a07      	ldr	r2, [sp, #28]
 8003ca2:	46a8      	mov	r8, r5
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	250a      	movs	r5, #10
 8003ca8:	4641      	mov	r1, r8
 8003caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cae:	3b30      	subs	r3, #48	; 0x30
 8003cb0:	2b09      	cmp	r3, #9
 8003cb2:	d969      	bls.n	8003d88 <_vfiprintf_r+0x1a0>
 8003cb4:	b360      	cbz	r0, 8003d10 <_vfiprintf_r+0x128>
 8003cb6:	e024      	b.n	8003d02 <_vfiprintf_r+0x11a>
 8003cb8:	4b50      	ldr	r3, [pc, #320]	; (8003dfc <_vfiprintf_r+0x214>)
 8003cba:	429c      	cmp	r4, r3
 8003cbc:	d101      	bne.n	8003cc2 <_vfiprintf_r+0xda>
 8003cbe:	68b4      	ldr	r4, [r6, #8]
 8003cc0:	e7a2      	b.n	8003c08 <_vfiprintf_r+0x20>
 8003cc2:	4b4f      	ldr	r3, [pc, #316]	; (8003e00 <_vfiprintf_r+0x218>)
 8003cc4:	429c      	cmp	r4, r3
 8003cc6:	bf08      	it	eq
 8003cc8:	68f4      	ldreq	r4, [r6, #12]
 8003cca:	e79d      	b.n	8003c08 <_vfiprintf_r+0x20>
 8003ccc:	4621      	mov	r1, r4
 8003cce:	4630      	mov	r0, r6
 8003cd0:	f000 fae0 	bl	8004294 <__swsetup_r>
 8003cd4:	2800      	cmp	r0, #0
 8003cd6:	d09d      	beq.n	8003c14 <_vfiprintf_r+0x2c>
 8003cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cdc:	b01d      	add	sp, #116	; 0x74
 8003cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ce2:	46a8      	mov	r8, r5
 8003ce4:	e7a2      	b.n	8003c2c <_vfiprintf_r+0x44>
 8003ce6:	4a44      	ldr	r2, [pc, #272]	; (8003df8 <_vfiprintf_r+0x210>)
 8003ce8:	1a80      	subs	r0, r0, r2
 8003cea:	fa0b f000 	lsl.w	r0, fp, r0
 8003cee:	4318      	orrs	r0, r3
 8003cf0:	9004      	str	r0, [sp, #16]
 8003cf2:	4645      	mov	r5, r8
 8003cf4:	e7be      	b.n	8003c74 <_vfiprintf_r+0x8c>
 8003cf6:	9a03      	ldr	r2, [sp, #12]
 8003cf8:	1d11      	adds	r1, r2, #4
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	9103      	str	r1, [sp, #12]
 8003cfe:	2a00      	cmp	r2, #0
 8003d00:	db01      	blt.n	8003d06 <_vfiprintf_r+0x11e>
 8003d02:	9207      	str	r2, [sp, #28]
 8003d04:	e004      	b.n	8003d10 <_vfiprintf_r+0x128>
 8003d06:	4252      	negs	r2, r2
 8003d08:	f043 0302 	orr.w	r3, r3, #2
 8003d0c:	9207      	str	r2, [sp, #28]
 8003d0e:	9304      	str	r3, [sp, #16]
 8003d10:	f898 3000 	ldrb.w	r3, [r8]
 8003d14:	2b2e      	cmp	r3, #46	; 0x2e
 8003d16:	d10e      	bne.n	8003d36 <_vfiprintf_r+0x14e>
 8003d18:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003d1c:	2b2a      	cmp	r3, #42	; 0x2a
 8003d1e:	d138      	bne.n	8003d92 <_vfiprintf_r+0x1aa>
 8003d20:	9b03      	ldr	r3, [sp, #12]
 8003d22:	1d1a      	adds	r2, r3, #4
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	9203      	str	r2, [sp, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	bfb8      	it	lt
 8003d2c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d30:	f108 0802 	add.w	r8, r8, #2
 8003d34:	9305      	str	r3, [sp, #20]
 8003d36:	4d33      	ldr	r5, [pc, #204]	; (8003e04 <_vfiprintf_r+0x21c>)
 8003d38:	f898 1000 	ldrb.w	r1, [r8]
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	4628      	mov	r0, r5
 8003d40:	f7fc fa7e 	bl	8000240 <memchr>
 8003d44:	b140      	cbz	r0, 8003d58 <_vfiprintf_r+0x170>
 8003d46:	2340      	movs	r3, #64	; 0x40
 8003d48:	1b40      	subs	r0, r0, r5
 8003d4a:	fa03 f000 	lsl.w	r0, r3, r0
 8003d4e:	9b04      	ldr	r3, [sp, #16]
 8003d50:	4303      	orrs	r3, r0
 8003d52:	f108 0801 	add.w	r8, r8, #1
 8003d56:	9304      	str	r3, [sp, #16]
 8003d58:	f898 1000 	ldrb.w	r1, [r8]
 8003d5c:	482a      	ldr	r0, [pc, #168]	; (8003e08 <_vfiprintf_r+0x220>)
 8003d5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d62:	2206      	movs	r2, #6
 8003d64:	f108 0701 	add.w	r7, r8, #1
 8003d68:	f7fc fa6a 	bl	8000240 <memchr>
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	d037      	beq.n	8003de0 <_vfiprintf_r+0x1f8>
 8003d70:	4b26      	ldr	r3, [pc, #152]	; (8003e0c <_vfiprintf_r+0x224>)
 8003d72:	bb1b      	cbnz	r3, 8003dbc <_vfiprintf_r+0x1d4>
 8003d74:	9b03      	ldr	r3, [sp, #12]
 8003d76:	3307      	adds	r3, #7
 8003d78:	f023 0307 	bic.w	r3, r3, #7
 8003d7c:	3308      	adds	r3, #8
 8003d7e:	9303      	str	r3, [sp, #12]
 8003d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d82:	444b      	add	r3, r9
 8003d84:	9309      	str	r3, [sp, #36]	; 0x24
 8003d86:	e750      	b.n	8003c2a <_vfiprintf_r+0x42>
 8003d88:	fb05 3202 	mla	r2, r5, r2, r3
 8003d8c:	2001      	movs	r0, #1
 8003d8e:	4688      	mov	r8, r1
 8003d90:	e78a      	b.n	8003ca8 <_vfiprintf_r+0xc0>
 8003d92:	2300      	movs	r3, #0
 8003d94:	f108 0801 	add.w	r8, r8, #1
 8003d98:	9305      	str	r3, [sp, #20]
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	250a      	movs	r5, #10
 8003d9e:	4640      	mov	r0, r8
 8003da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003da4:	3a30      	subs	r2, #48	; 0x30
 8003da6:	2a09      	cmp	r2, #9
 8003da8:	d903      	bls.n	8003db2 <_vfiprintf_r+0x1ca>
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d0c3      	beq.n	8003d36 <_vfiprintf_r+0x14e>
 8003dae:	9105      	str	r1, [sp, #20]
 8003db0:	e7c1      	b.n	8003d36 <_vfiprintf_r+0x14e>
 8003db2:	fb05 2101 	mla	r1, r5, r1, r2
 8003db6:	2301      	movs	r3, #1
 8003db8:	4680      	mov	r8, r0
 8003dba:	e7f0      	b.n	8003d9e <_vfiprintf_r+0x1b6>
 8003dbc:	ab03      	add	r3, sp, #12
 8003dbe:	9300      	str	r3, [sp, #0]
 8003dc0:	4622      	mov	r2, r4
 8003dc2:	4b13      	ldr	r3, [pc, #76]	; (8003e10 <_vfiprintf_r+0x228>)
 8003dc4:	a904      	add	r1, sp, #16
 8003dc6:	4630      	mov	r0, r6
 8003dc8:	f3af 8000 	nop.w
 8003dcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003dd0:	4681      	mov	r9, r0
 8003dd2:	d1d5      	bne.n	8003d80 <_vfiprintf_r+0x198>
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	065b      	lsls	r3, r3, #25
 8003dd8:	f53f af7e 	bmi.w	8003cd8 <_vfiprintf_r+0xf0>
 8003ddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003dde:	e77d      	b.n	8003cdc <_vfiprintf_r+0xf4>
 8003de0:	ab03      	add	r3, sp, #12
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	4622      	mov	r2, r4
 8003de6:	4b0a      	ldr	r3, [pc, #40]	; (8003e10 <_vfiprintf_r+0x228>)
 8003de8:	a904      	add	r1, sp, #16
 8003dea:	4630      	mov	r0, r6
 8003dec:	f000 f888 	bl	8003f00 <_printf_i>
 8003df0:	e7ec      	b.n	8003dcc <_vfiprintf_r+0x1e4>
 8003df2:	bf00      	nop
 8003df4:	08004744 	.word	0x08004744
 8003df8:	08004784 	.word	0x08004784
 8003dfc:	08004764 	.word	0x08004764
 8003e00:	08004724 	.word	0x08004724
 8003e04:	0800478a 	.word	0x0800478a
 8003e08:	0800478e 	.word	0x0800478e
 8003e0c:	00000000 	.word	0x00000000
 8003e10:	08003bc3 	.word	0x08003bc3

08003e14 <_printf_common>:
 8003e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e18:	4691      	mov	r9, r2
 8003e1a:	461f      	mov	r7, r3
 8003e1c:	688a      	ldr	r2, [r1, #8]
 8003e1e:	690b      	ldr	r3, [r1, #16]
 8003e20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e24:	4293      	cmp	r3, r2
 8003e26:	bfb8      	it	lt
 8003e28:	4613      	movlt	r3, r2
 8003e2a:	f8c9 3000 	str.w	r3, [r9]
 8003e2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e32:	4606      	mov	r6, r0
 8003e34:	460c      	mov	r4, r1
 8003e36:	b112      	cbz	r2, 8003e3e <_printf_common+0x2a>
 8003e38:	3301      	adds	r3, #1
 8003e3a:	f8c9 3000 	str.w	r3, [r9]
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	0699      	lsls	r1, r3, #26
 8003e42:	bf42      	ittt	mi
 8003e44:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003e48:	3302      	addmi	r3, #2
 8003e4a:	f8c9 3000 	strmi.w	r3, [r9]
 8003e4e:	6825      	ldr	r5, [r4, #0]
 8003e50:	f015 0506 	ands.w	r5, r5, #6
 8003e54:	d107      	bne.n	8003e66 <_printf_common+0x52>
 8003e56:	f104 0a19 	add.w	sl, r4, #25
 8003e5a:	68e3      	ldr	r3, [r4, #12]
 8003e5c:	f8d9 2000 	ldr.w	r2, [r9]
 8003e60:	1a9b      	subs	r3, r3, r2
 8003e62:	42ab      	cmp	r3, r5
 8003e64:	dc28      	bgt.n	8003eb8 <_printf_common+0xa4>
 8003e66:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003e6a:	6822      	ldr	r2, [r4, #0]
 8003e6c:	3300      	adds	r3, #0
 8003e6e:	bf18      	it	ne
 8003e70:	2301      	movne	r3, #1
 8003e72:	0692      	lsls	r2, r2, #26
 8003e74:	d42d      	bmi.n	8003ed2 <_printf_common+0xbe>
 8003e76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e7a:	4639      	mov	r1, r7
 8003e7c:	4630      	mov	r0, r6
 8003e7e:	47c0      	blx	r8
 8003e80:	3001      	adds	r0, #1
 8003e82:	d020      	beq.n	8003ec6 <_printf_common+0xb2>
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	68e5      	ldr	r5, [r4, #12]
 8003e88:	f8d9 2000 	ldr.w	r2, [r9]
 8003e8c:	f003 0306 	and.w	r3, r3, #6
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	bf08      	it	eq
 8003e94:	1aad      	subeq	r5, r5, r2
 8003e96:	68a3      	ldr	r3, [r4, #8]
 8003e98:	6922      	ldr	r2, [r4, #16]
 8003e9a:	bf0c      	ite	eq
 8003e9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ea0:	2500      	movne	r5, #0
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	bfc4      	itt	gt
 8003ea6:	1a9b      	subgt	r3, r3, r2
 8003ea8:	18ed      	addgt	r5, r5, r3
 8003eaa:	f04f 0900 	mov.w	r9, #0
 8003eae:	341a      	adds	r4, #26
 8003eb0:	454d      	cmp	r5, r9
 8003eb2:	d11a      	bne.n	8003eea <_printf_common+0xd6>
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	e008      	b.n	8003eca <_printf_common+0xb6>
 8003eb8:	2301      	movs	r3, #1
 8003eba:	4652      	mov	r2, sl
 8003ebc:	4639      	mov	r1, r7
 8003ebe:	4630      	mov	r0, r6
 8003ec0:	47c0      	blx	r8
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d103      	bne.n	8003ece <_printf_common+0xba>
 8003ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ece:	3501      	adds	r5, #1
 8003ed0:	e7c3      	b.n	8003e5a <_printf_common+0x46>
 8003ed2:	18e1      	adds	r1, r4, r3
 8003ed4:	1c5a      	adds	r2, r3, #1
 8003ed6:	2030      	movs	r0, #48	; 0x30
 8003ed8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003edc:	4422      	add	r2, r4
 8003ede:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ee2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ee6:	3302      	adds	r3, #2
 8003ee8:	e7c5      	b.n	8003e76 <_printf_common+0x62>
 8003eea:	2301      	movs	r3, #1
 8003eec:	4622      	mov	r2, r4
 8003eee:	4639      	mov	r1, r7
 8003ef0:	4630      	mov	r0, r6
 8003ef2:	47c0      	blx	r8
 8003ef4:	3001      	adds	r0, #1
 8003ef6:	d0e6      	beq.n	8003ec6 <_printf_common+0xb2>
 8003ef8:	f109 0901 	add.w	r9, r9, #1
 8003efc:	e7d8      	b.n	8003eb0 <_printf_common+0x9c>
	...

08003f00 <_printf_i>:
 8003f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f04:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003f08:	460c      	mov	r4, r1
 8003f0a:	7e09      	ldrb	r1, [r1, #24]
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	296e      	cmp	r1, #110	; 0x6e
 8003f10:	4617      	mov	r7, r2
 8003f12:	4606      	mov	r6, r0
 8003f14:	4698      	mov	r8, r3
 8003f16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f18:	f000 80b3 	beq.w	8004082 <_printf_i+0x182>
 8003f1c:	d822      	bhi.n	8003f64 <_printf_i+0x64>
 8003f1e:	2963      	cmp	r1, #99	; 0x63
 8003f20:	d036      	beq.n	8003f90 <_printf_i+0x90>
 8003f22:	d80a      	bhi.n	8003f3a <_printf_i+0x3a>
 8003f24:	2900      	cmp	r1, #0
 8003f26:	f000 80b9 	beq.w	800409c <_printf_i+0x19c>
 8003f2a:	2958      	cmp	r1, #88	; 0x58
 8003f2c:	f000 8083 	beq.w	8004036 <_printf_i+0x136>
 8003f30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f34:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003f38:	e032      	b.n	8003fa0 <_printf_i+0xa0>
 8003f3a:	2964      	cmp	r1, #100	; 0x64
 8003f3c:	d001      	beq.n	8003f42 <_printf_i+0x42>
 8003f3e:	2969      	cmp	r1, #105	; 0x69
 8003f40:	d1f6      	bne.n	8003f30 <_printf_i+0x30>
 8003f42:	6820      	ldr	r0, [r4, #0]
 8003f44:	6813      	ldr	r3, [r2, #0]
 8003f46:	0605      	lsls	r5, r0, #24
 8003f48:	f103 0104 	add.w	r1, r3, #4
 8003f4c:	d52a      	bpl.n	8003fa4 <_printf_i+0xa4>
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6011      	str	r1, [r2, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	da03      	bge.n	8003f5e <_printf_i+0x5e>
 8003f56:	222d      	movs	r2, #45	; 0x2d
 8003f58:	425b      	negs	r3, r3
 8003f5a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003f5e:	486f      	ldr	r0, [pc, #444]	; (800411c <_printf_i+0x21c>)
 8003f60:	220a      	movs	r2, #10
 8003f62:	e039      	b.n	8003fd8 <_printf_i+0xd8>
 8003f64:	2973      	cmp	r1, #115	; 0x73
 8003f66:	f000 809d 	beq.w	80040a4 <_printf_i+0x1a4>
 8003f6a:	d808      	bhi.n	8003f7e <_printf_i+0x7e>
 8003f6c:	296f      	cmp	r1, #111	; 0x6f
 8003f6e:	d020      	beq.n	8003fb2 <_printf_i+0xb2>
 8003f70:	2970      	cmp	r1, #112	; 0x70
 8003f72:	d1dd      	bne.n	8003f30 <_printf_i+0x30>
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	f043 0320 	orr.w	r3, r3, #32
 8003f7a:	6023      	str	r3, [r4, #0]
 8003f7c:	e003      	b.n	8003f86 <_printf_i+0x86>
 8003f7e:	2975      	cmp	r1, #117	; 0x75
 8003f80:	d017      	beq.n	8003fb2 <_printf_i+0xb2>
 8003f82:	2978      	cmp	r1, #120	; 0x78
 8003f84:	d1d4      	bne.n	8003f30 <_printf_i+0x30>
 8003f86:	2378      	movs	r3, #120	; 0x78
 8003f88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f8c:	4864      	ldr	r0, [pc, #400]	; (8004120 <_printf_i+0x220>)
 8003f8e:	e055      	b.n	800403c <_printf_i+0x13c>
 8003f90:	6813      	ldr	r3, [r2, #0]
 8003f92:	1d19      	adds	r1, r3, #4
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6011      	str	r1, [r2, #0]
 8003f98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e08c      	b.n	80040be <_printf_i+0x1be>
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6011      	str	r1, [r2, #0]
 8003fa8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003fac:	bf18      	it	ne
 8003fae:	b21b      	sxthne	r3, r3
 8003fb0:	e7cf      	b.n	8003f52 <_printf_i+0x52>
 8003fb2:	6813      	ldr	r3, [r2, #0]
 8003fb4:	6825      	ldr	r5, [r4, #0]
 8003fb6:	1d18      	adds	r0, r3, #4
 8003fb8:	6010      	str	r0, [r2, #0]
 8003fba:	0628      	lsls	r0, r5, #24
 8003fbc:	d501      	bpl.n	8003fc2 <_printf_i+0xc2>
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	e002      	b.n	8003fc8 <_printf_i+0xc8>
 8003fc2:	0668      	lsls	r0, r5, #25
 8003fc4:	d5fb      	bpl.n	8003fbe <_printf_i+0xbe>
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	4854      	ldr	r0, [pc, #336]	; (800411c <_printf_i+0x21c>)
 8003fca:	296f      	cmp	r1, #111	; 0x6f
 8003fcc:	bf14      	ite	ne
 8003fce:	220a      	movne	r2, #10
 8003fd0:	2208      	moveq	r2, #8
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003fd8:	6865      	ldr	r5, [r4, #4]
 8003fda:	60a5      	str	r5, [r4, #8]
 8003fdc:	2d00      	cmp	r5, #0
 8003fde:	f2c0 8095 	blt.w	800410c <_printf_i+0x20c>
 8003fe2:	6821      	ldr	r1, [r4, #0]
 8003fe4:	f021 0104 	bic.w	r1, r1, #4
 8003fe8:	6021      	str	r1, [r4, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d13d      	bne.n	800406a <_printf_i+0x16a>
 8003fee:	2d00      	cmp	r5, #0
 8003ff0:	f040 808e 	bne.w	8004110 <_printf_i+0x210>
 8003ff4:	4665      	mov	r5, ip
 8003ff6:	2a08      	cmp	r2, #8
 8003ff8:	d10b      	bne.n	8004012 <_printf_i+0x112>
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	07db      	lsls	r3, r3, #31
 8003ffe:	d508      	bpl.n	8004012 <_printf_i+0x112>
 8004000:	6923      	ldr	r3, [r4, #16]
 8004002:	6862      	ldr	r2, [r4, #4]
 8004004:	429a      	cmp	r2, r3
 8004006:	bfde      	ittt	le
 8004008:	2330      	movle	r3, #48	; 0x30
 800400a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800400e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004012:	ebac 0305 	sub.w	r3, ip, r5
 8004016:	6123      	str	r3, [r4, #16]
 8004018:	f8cd 8000 	str.w	r8, [sp]
 800401c:	463b      	mov	r3, r7
 800401e:	aa03      	add	r2, sp, #12
 8004020:	4621      	mov	r1, r4
 8004022:	4630      	mov	r0, r6
 8004024:	f7ff fef6 	bl	8003e14 <_printf_common>
 8004028:	3001      	adds	r0, #1
 800402a:	d14d      	bne.n	80040c8 <_printf_i+0x1c8>
 800402c:	f04f 30ff 	mov.w	r0, #4294967295
 8004030:	b005      	add	sp, #20
 8004032:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004036:	4839      	ldr	r0, [pc, #228]	; (800411c <_printf_i+0x21c>)
 8004038:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800403c:	6813      	ldr	r3, [r2, #0]
 800403e:	6821      	ldr	r1, [r4, #0]
 8004040:	1d1d      	adds	r5, r3, #4
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6015      	str	r5, [r2, #0]
 8004046:	060a      	lsls	r2, r1, #24
 8004048:	d50b      	bpl.n	8004062 <_printf_i+0x162>
 800404a:	07ca      	lsls	r2, r1, #31
 800404c:	bf44      	itt	mi
 800404e:	f041 0120 	orrmi.w	r1, r1, #32
 8004052:	6021      	strmi	r1, [r4, #0]
 8004054:	b91b      	cbnz	r3, 800405e <_printf_i+0x15e>
 8004056:	6822      	ldr	r2, [r4, #0]
 8004058:	f022 0220 	bic.w	r2, r2, #32
 800405c:	6022      	str	r2, [r4, #0]
 800405e:	2210      	movs	r2, #16
 8004060:	e7b7      	b.n	8003fd2 <_printf_i+0xd2>
 8004062:	064d      	lsls	r5, r1, #25
 8004064:	bf48      	it	mi
 8004066:	b29b      	uxthmi	r3, r3
 8004068:	e7ef      	b.n	800404a <_printf_i+0x14a>
 800406a:	4665      	mov	r5, ip
 800406c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004070:	fb02 3311 	mls	r3, r2, r1, r3
 8004074:	5cc3      	ldrb	r3, [r0, r3]
 8004076:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800407a:	460b      	mov	r3, r1
 800407c:	2900      	cmp	r1, #0
 800407e:	d1f5      	bne.n	800406c <_printf_i+0x16c>
 8004080:	e7b9      	b.n	8003ff6 <_printf_i+0xf6>
 8004082:	6813      	ldr	r3, [r2, #0]
 8004084:	6825      	ldr	r5, [r4, #0]
 8004086:	6961      	ldr	r1, [r4, #20]
 8004088:	1d18      	adds	r0, r3, #4
 800408a:	6010      	str	r0, [r2, #0]
 800408c:	0628      	lsls	r0, r5, #24
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	d501      	bpl.n	8004096 <_printf_i+0x196>
 8004092:	6019      	str	r1, [r3, #0]
 8004094:	e002      	b.n	800409c <_printf_i+0x19c>
 8004096:	066a      	lsls	r2, r5, #25
 8004098:	d5fb      	bpl.n	8004092 <_printf_i+0x192>
 800409a:	8019      	strh	r1, [r3, #0]
 800409c:	2300      	movs	r3, #0
 800409e:	6123      	str	r3, [r4, #16]
 80040a0:	4665      	mov	r5, ip
 80040a2:	e7b9      	b.n	8004018 <_printf_i+0x118>
 80040a4:	6813      	ldr	r3, [r2, #0]
 80040a6:	1d19      	adds	r1, r3, #4
 80040a8:	6011      	str	r1, [r2, #0]
 80040aa:	681d      	ldr	r5, [r3, #0]
 80040ac:	6862      	ldr	r2, [r4, #4]
 80040ae:	2100      	movs	r1, #0
 80040b0:	4628      	mov	r0, r5
 80040b2:	f7fc f8c5 	bl	8000240 <memchr>
 80040b6:	b108      	cbz	r0, 80040bc <_printf_i+0x1bc>
 80040b8:	1b40      	subs	r0, r0, r5
 80040ba:	6060      	str	r0, [r4, #4]
 80040bc:	6863      	ldr	r3, [r4, #4]
 80040be:	6123      	str	r3, [r4, #16]
 80040c0:	2300      	movs	r3, #0
 80040c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040c6:	e7a7      	b.n	8004018 <_printf_i+0x118>
 80040c8:	6923      	ldr	r3, [r4, #16]
 80040ca:	462a      	mov	r2, r5
 80040cc:	4639      	mov	r1, r7
 80040ce:	4630      	mov	r0, r6
 80040d0:	47c0      	blx	r8
 80040d2:	3001      	adds	r0, #1
 80040d4:	d0aa      	beq.n	800402c <_printf_i+0x12c>
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	079b      	lsls	r3, r3, #30
 80040da:	d413      	bmi.n	8004104 <_printf_i+0x204>
 80040dc:	68e0      	ldr	r0, [r4, #12]
 80040de:	9b03      	ldr	r3, [sp, #12]
 80040e0:	4298      	cmp	r0, r3
 80040e2:	bfb8      	it	lt
 80040e4:	4618      	movlt	r0, r3
 80040e6:	e7a3      	b.n	8004030 <_printf_i+0x130>
 80040e8:	2301      	movs	r3, #1
 80040ea:	464a      	mov	r2, r9
 80040ec:	4639      	mov	r1, r7
 80040ee:	4630      	mov	r0, r6
 80040f0:	47c0      	blx	r8
 80040f2:	3001      	adds	r0, #1
 80040f4:	d09a      	beq.n	800402c <_printf_i+0x12c>
 80040f6:	3501      	adds	r5, #1
 80040f8:	68e3      	ldr	r3, [r4, #12]
 80040fa:	9a03      	ldr	r2, [sp, #12]
 80040fc:	1a9b      	subs	r3, r3, r2
 80040fe:	42ab      	cmp	r3, r5
 8004100:	dcf2      	bgt.n	80040e8 <_printf_i+0x1e8>
 8004102:	e7eb      	b.n	80040dc <_printf_i+0x1dc>
 8004104:	2500      	movs	r5, #0
 8004106:	f104 0919 	add.w	r9, r4, #25
 800410a:	e7f5      	b.n	80040f8 <_printf_i+0x1f8>
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1ac      	bne.n	800406a <_printf_i+0x16a>
 8004110:	7803      	ldrb	r3, [r0, #0]
 8004112:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004116:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800411a:	e76c      	b.n	8003ff6 <_printf_i+0xf6>
 800411c:	08004795 	.word	0x08004795
 8004120:	080047a6 	.word	0x080047a6

08004124 <_sbrk_r>:
 8004124:	b538      	push	{r3, r4, r5, lr}
 8004126:	4c06      	ldr	r4, [pc, #24]	; (8004140 <_sbrk_r+0x1c>)
 8004128:	2300      	movs	r3, #0
 800412a:	4605      	mov	r5, r0
 800412c:	4608      	mov	r0, r1
 800412e:	6023      	str	r3, [r4, #0]
 8004130:	f7fc ff08 	bl	8000f44 <_sbrk>
 8004134:	1c43      	adds	r3, r0, #1
 8004136:	d102      	bne.n	800413e <_sbrk_r+0x1a>
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	b103      	cbz	r3, 800413e <_sbrk_r+0x1a>
 800413c:	602b      	str	r3, [r5, #0]
 800413e:	bd38      	pop	{r3, r4, r5, pc}
 8004140:	20000368 	.word	0x20000368

08004144 <__sread>:
 8004144:	b510      	push	{r4, lr}
 8004146:	460c      	mov	r4, r1
 8004148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800414c:	f000 fa96 	bl	800467c <_read_r>
 8004150:	2800      	cmp	r0, #0
 8004152:	bfab      	itete	ge
 8004154:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004156:	89a3      	ldrhlt	r3, [r4, #12]
 8004158:	181b      	addge	r3, r3, r0
 800415a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800415e:	bfac      	ite	ge
 8004160:	6563      	strge	r3, [r4, #84]	; 0x54
 8004162:	81a3      	strhlt	r3, [r4, #12]
 8004164:	bd10      	pop	{r4, pc}

08004166 <__swrite>:
 8004166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800416a:	461f      	mov	r7, r3
 800416c:	898b      	ldrh	r3, [r1, #12]
 800416e:	05db      	lsls	r3, r3, #23
 8004170:	4605      	mov	r5, r0
 8004172:	460c      	mov	r4, r1
 8004174:	4616      	mov	r6, r2
 8004176:	d505      	bpl.n	8004184 <__swrite+0x1e>
 8004178:	2302      	movs	r3, #2
 800417a:	2200      	movs	r2, #0
 800417c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004180:	f000 f9b6 	bl	80044f0 <_lseek_r>
 8004184:	89a3      	ldrh	r3, [r4, #12]
 8004186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800418a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800418e:	81a3      	strh	r3, [r4, #12]
 8004190:	4632      	mov	r2, r6
 8004192:	463b      	mov	r3, r7
 8004194:	4628      	mov	r0, r5
 8004196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800419a:	f000 b869 	b.w	8004270 <_write_r>

0800419e <__sseek>:
 800419e:	b510      	push	{r4, lr}
 80041a0:	460c      	mov	r4, r1
 80041a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041a6:	f000 f9a3 	bl	80044f0 <_lseek_r>
 80041aa:	1c43      	adds	r3, r0, #1
 80041ac:	89a3      	ldrh	r3, [r4, #12]
 80041ae:	bf15      	itete	ne
 80041b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80041b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80041b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80041ba:	81a3      	strheq	r3, [r4, #12]
 80041bc:	bf18      	it	ne
 80041be:	81a3      	strhne	r3, [r4, #12]
 80041c0:	bd10      	pop	{r4, pc}

080041c2 <__sclose>:
 80041c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041c6:	f000 b8d3 	b.w	8004370 <_close_r>
	...

080041cc <__swbuf_r>:
 80041cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ce:	460e      	mov	r6, r1
 80041d0:	4614      	mov	r4, r2
 80041d2:	4605      	mov	r5, r0
 80041d4:	b118      	cbz	r0, 80041de <__swbuf_r+0x12>
 80041d6:	6983      	ldr	r3, [r0, #24]
 80041d8:	b90b      	cbnz	r3, 80041de <__swbuf_r+0x12>
 80041da:	f7ff fbf7 	bl	80039cc <__sinit>
 80041de:	4b21      	ldr	r3, [pc, #132]	; (8004264 <__swbuf_r+0x98>)
 80041e0:	429c      	cmp	r4, r3
 80041e2:	d12a      	bne.n	800423a <__swbuf_r+0x6e>
 80041e4:	686c      	ldr	r4, [r5, #4]
 80041e6:	69a3      	ldr	r3, [r4, #24]
 80041e8:	60a3      	str	r3, [r4, #8]
 80041ea:	89a3      	ldrh	r3, [r4, #12]
 80041ec:	071a      	lsls	r2, r3, #28
 80041ee:	d52e      	bpl.n	800424e <__swbuf_r+0x82>
 80041f0:	6923      	ldr	r3, [r4, #16]
 80041f2:	b363      	cbz	r3, 800424e <__swbuf_r+0x82>
 80041f4:	6923      	ldr	r3, [r4, #16]
 80041f6:	6820      	ldr	r0, [r4, #0]
 80041f8:	1ac0      	subs	r0, r0, r3
 80041fa:	6963      	ldr	r3, [r4, #20]
 80041fc:	b2f6      	uxtb	r6, r6
 80041fe:	4283      	cmp	r3, r0
 8004200:	4637      	mov	r7, r6
 8004202:	dc04      	bgt.n	800420e <__swbuf_r+0x42>
 8004204:	4621      	mov	r1, r4
 8004206:	4628      	mov	r0, r5
 8004208:	f000 f948 	bl	800449c <_fflush_r>
 800420c:	bb28      	cbnz	r0, 800425a <__swbuf_r+0x8e>
 800420e:	68a3      	ldr	r3, [r4, #8]
 8004210:	3b01      	subs	r3, #1
 8004212:	60a3      	str	r3, [r4, #8]
 8004214:	6823      	ldr	r3, [r4, #0]
 8004216:	1c5a      	adds	r2, r3, #1
 8004218:	6022      	str	r2, [r4, #0]
 800421a:	701e      	strb	r6, [r3, #0]
 800421c:	6963      	ldr	r3, [r4, #20]
 800421e:	3001      	adds	r0, #1
 8004220:	4283      	cmp	r3, r0
 8004222:	d004      	beq.n	800422e <__swbuf_r+0x62>
 8004224:	89a3      	ldrh	r3, [r4, #12]
 8004226:	07db      	lsls	r3, r3, #31
 8004228:	d519      	bpl.n	800425e <__swbuf_r+0x92>
 800422a:	2e0a      	cmp	r6, #10
 800422c:	d117      	bne.n	800425e <__swbuf_r+0x92>
 800422e:	4621      	mov	r1, r4
 8004230:	4628      	mov	r0, r5
 8004232:	f000 f933 	bl	800449c <_fflush_r>
 8004236:	b190      	cbz	r0, 800425e <__swbuf_r+0x92>
 8004238:	e00f      	b.n	800425a <__swbuf_r+0x8e>
 800423a:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <__swbuf_r+0x9c>)
 800423c:	429c      	cmp	r4, r3
 800423e:	d101      	bne.n	8004244 <__swbuf_r+0x78>
 8004240:	68ac      	ldr	r4, [r5, #8]
 8004242:	e7d0      	b.n	80041e6 <__swbuf_r+0x1a>
 8004244:	4b09      	ldr	r3, [pc, #36]	; (800426c <__swbuf_r+0xa0>)
 8004246:	429c      	cmp	r4, r3
 8004248:	bf08      	it	eq
 800424a:	68ec      	ldreq	r4, [r5, #12]
 800424c:	e7cb      	b.n	80041e6 <__swbuf_r+0x1a>
 800424e:	4621      	mov	r1, r4
 8004250:	4628      	mov	r0, r5
 8004252:	f000 f81f 	bl	8004294 <__swsetup_r>
 8004256:	2800      	cmp	r0, #0
 8004258:	d0cc      	beq.n	80041f4 <__swbuf_r+0x28>
 800425a:	f04f 37ff 	mov.w	r7, #4294967295
 800425e:	4638      	mov	r0, r7
 8004260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004262:	bf00      	nop
 8004264:	08004744 	.word	0x08004744
 8004268:	08004764 	.word	0x08004764
 800426c:	08004724 	.word	0x08004724

08004270 <_write_r>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	4c07      	ldr	r4, [pc, #28]	; (8004290 <_write_r+0x20>)
 8004274:	4605      	mov	r5, r0
 8004276:	4608      	mov	r0, r1
 8004278:	4611      	mov	r1, r2
 800427a:	2200      	movs	r2, #0
 800427c:	6022      	str	r2, [r4, #0]
 800427e:	461a      	mov	r2, r3
 8004280:	f7fc fe0f 	bl	8000ea2 <_write>
 8004284:	1c43      	adds	r3, r0, #1
 8004286:	d102      	bne.n	800428e <_write_r+0x1e>
 8004288:	6823      	ldr	r3, [r4, #0]
 800428a:	b103      	cbz	r3, 800428e <_write_r+0x1e>
 800428c:	602b      	str	r3, [r5, #0]
 800428e:	bd38      	pop	{r3, r4, r5, pc}
 8004290:	20000368 	.word	0x20000368

08004294 <__swsetup_r>:
 8004294:	4b32      	ldr	r3, [pc, #200]	; (8004360 <__swsetup_r+0xcc>)
 8004296:	b570      	push	{r4, r5, r6, lr}
 8004298:	681d      	ldr	r5, [r3, #0]
 800429a:	4606      	mov	r6, r0
 800429c:	460c      	mov	r4, r1
 800429e:	b125      	cbz	r5, 80042aa <__swsetup_r+0x16>
 80042a0:	69ab      	ldr	r3, [r5, #24]
 80042a2:	b913      	cbnz	r3, 80042aa <__swsetup_r+0x16>
 80042a4:	4628      	mov	r0, r5
 80042a6:	f7ff fb91 	bl	80039cc <__sinit>
 80042aa:	4b2e      	ldr	r3, [pc, #184]	; (8004364 <__swsetup_r+0xd0>)
 80042ac:	429c      	cmp	r4, r3
 80042ae:	d10f      	bne.n	80042d0 <__swsetup_r+0x3c>
 80042b0:	686c      	ldr	r4, [r5, #4]
 80042b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	0715      	lsls	r5, r2, #28
 80042ba:	d42c      	bmi.n	8004316 <__swsetup_r+0x82>
 80042bc:	06d0      	lsls	r0, r2, #27
 80042be:	d411      	bmi.n	80042e4 <__swsetup_r+0x50>
 80042c0:	2209      	movs	r2, #9
 80042c2:	6032      	str	r2, [r6, #0]
 80042c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042c8:	81a3      	strh	r3, [r4, #12]
 80042ca:	f04f 30ff 	mov.w	r0, #4294967295
 80042ce:	e03e      	b.n	800434e <__swsetup_r+0xba>
 80042d0:	4b25      	ldr	r3, [pc, #148]	; (8004368 <__swsetup_r+0xd4>)
 80042d2:	429c      	cmp	r4, r3
 80042d4:	d101      	bne.n	80042da <__swsetup_r+0x46>
 80042d6:	68ac      	ldr	r4, [r5, #8]
 80042d8:	e7eb      	b.n	80042b2 <__swsetup_r+0x1e>
 80042da:	4b24      	ldr	r3, [pc, #144]	; (800436c <__swsetup_r+0xd8>)
 80042dc:	429c      	cmp	r4, r3
 80042de:	bf08      	it	eq
 80042e0:	68ec      	ldreq	r4, [r5, #12]
 80042e2:	e7e6      	b.n	80042b2 <__swsetup_r+0x1e>
 80042e4:	0751      	lsls	r1, r2, #29
 80042e6:	d512      	bpl.n	800430e <__swsetup_r+0x7a>
 80042e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042ea:	b141      	cbz	r1, 80042fe <__swsetup_r+0x6a>
 80042ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042f0:	4299      	cmp	r1, r3
 80042f2:	d002      	beq.n	80042fa <__swsetup_r+0x66>
 80042f4:	4630      	mov	r0, r6
 80042f6:	f000 f973 	bl	80045e0 <_free_r>
 80042fa:	2300      	movs	r3, #0
 80042fc:	6363      	str	r3, [r4, #52]	; 0x34
 80042fe:	89a3      	ldrh	r3, [r4, #12]
 8004300:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004304:	81a3      	strh	r3, [r4, #12]
 8004306:	2300      	movs	r3, #0
 8004308:	6063      	str	r3, [r4, #4]
 800430a:	6923      	ldr	r3, [r4, #16]
 800430c:	6023      	str	r3, [r4, #0]
 800430e:	89a3      	ldrh	r3, [r4, #12]
 8004310:	f043 0308 	orr.w	r3, r3, #8
 8004314:	81a3      	strh	r3, [r4, #12]
 8004316:	6923      	ldr	r3, [r4, #16]
 8004318:	b94b      	cbnz	r3, 800432e <__swsetup_r+0x9a>
 800431a:	89a3      	ldrh	r3, [r4, #12]
 800431c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004320:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004324:	d003      	beq.n	800432e <__swsetup_r+0x9a>
 8004326:	4621      	mov	r1, r4
 8004328:	4630      	mov	r0, r6
 800432a:	f000 f917 	bl	800455c <__smakebuf_r>
 800432e:	89a2      	ldrh	r2, [r4, #12]
 8004330:	f012 0301 	ands.w	r3, r2, #1
 8004334:	d00c      	beq.n	8004350 <__swsetup_r+0xbc>
 8004336:	2300      	movs	r3, #0
 8004338:	60a3      	str	r3, [r4, #8]
 800433a:	6963      	ldr	r3, [r4, #20]
 800433c:	425b      	negs	r3, r3
 800433e:	61a3      	str	r3, [r4, #24]
 8004340:	6923      	ldr	r3, [r4, #16]
 8004342:	b953      	cbnz	r3, 800435a <__swsetup_r+0xc6>
 8004344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004348:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800434c:	d1ba      	bne.n	80042c4 <__swsetup_r+0x30>
 800434e:	bd70      	pop	{r4, r5, r6, pc}
 8004350:	0792      	lsls	r2, r2, #30
 8004352:	bf58      	it	pl
 8004354:	6963      	ldrpl	r3, [r4, #20]
 8004356:	60a3      	str	r3, [r4, #8]
 8004358:	e7f2      	b.n	8004340 <__swsetup_r+0xac>
 800435a:	2000      	movs	r0, #0
 800435c:	e7f7      	b.n	800434e <__swsetup_r+0xba>
 800435e:	bf00      	nop
 8004360:	20000020 	.word	0x20000020
 8004364:	08004744 	.word	0x08004744
 8004368:	08004764 	.word	0x08004764
 800436c:	08004724 	.word	0x08004724

08004370 <_close_r>:
 8004370:	b538      	push	{r3, r4, r5, lr}
 8004372:	4c06      	ldr	r4, [pc, #24]	; (800438c <_close_r+0x1c>)
 8004374:	2300      	movs	r3, #0
 8004376:	4605      	mov	r5, r0
 8004378:	4608      	mov	r0, r1
 800437a:	6023      	str	r3, [r4, #0]
 800437c:	f7fc fdad 	bl	8000eda <_close>
 8004380:	1c43      	adds	r3, r0, #1
 8004382:	d102      	bne.n	800438a <_close_r+0x1a>
 8004384:	6823      	ldr	r3, [r4, #0]
 8004386:	b103      	cbz	r3, 800438a <_close_r+0x1a>
 8004388:	602b      	str	r3, [r5, #0]
 800438a:	bd38      	pop	{r3, r4, r5, pc}
 800438c:	20000368 	.word	0x20000368

08004390 <__sflush_r>:
 8004390:	898a      	ldrh	r2, [r1, #12]
 8004392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004396:	4605      	mov	r5, r0
 8004398:	0710      	lsls	r0, r2, #28
 800439a:	460c      	mov	r4, r1
 800439c:	d458      	bmi.n	8004450 <__sflush_r+0xc0>
 800439e:	684b      	ldr	r3, [r1, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	dc05      	bgt.n	80043b0 <__sflush_r+0x20>
 80043a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	dc02      	bgt.n	80043b0 <__sflush_r+0x20>
 80043aa:	2000      	movs	r0, #0
 80043ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043b2:	2e00      	cmp	r6, #0
 80043b4:	d0f9      	beq.n	80043aa <__sflush_r+0x1a>
 80043b6:	2300      	movs	r3, #0
 80043b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80043bc:	682f      	ldr	r7, [r5, #0]
 80043be:	6a21      	ldr	r1, [r4, #32]
 80043c0:	602b      	str	r3, [r5, #0]
 80043c2:	d032      	beq.n	800442a <__sflush_r+0x9a>
 80043c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80043c6:	89a3      	ldrh	r3, [r4, #12]
 80043c8:	075a      	lsls	r2, r3, #29
 80043ca:	d505      	bpl.n	80043d8 <__sflush_r+0x48>
 80043cc:	6863      	ldr	r3, [r4, #4]
 80043ce:	1ac0      	subs	r0, r0, r3
 80043d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043d2:	b10b      	cbz	r3, 80043d8 <__sflush_r+0x48>
 80043d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043d6:	1ac0      	subs	r0, r0, r3
 80043d8:	2300      	movs	r3, #0
 80043da:	4602      	mov	r2, r0
 80043dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80043de:	6a21      	ldr	r1, [r4, #32]
 80043e0:	4628      	mov	r0, r5
 80043e2:	47b0      	blx	r6
 80043e4:	1c43      	adds	r3, r0, #1
 80043e6:	89a3      	ldrh	r3, [r4, #12]
 80043e8:	d106      	bne.n	80043f8 <__sflush_r+0x68>
 80043ea:	6829      	ldr	r1, [r5, #0]
 80043ec:	291d      	cmp	r1, #29
 80043ee:	d848      	bhi.n	8004482 <__sflush_r+0xf2>
 80043f0:	4a29      	ldr	r2, [pc, #164]	; (8004498 <__sflush_r+0x108>)
 80043f2:	40ca      	lsrs	r2, r1
 80043f4:	07d6      	lsls	r6, r2, #31
 80043f6:	d544      	bpl.n	8004482 <__sflush_r+0xf2>
 80043f8:	2200      	movs	r2, #0
 80043fa:	6062      	str	r2, [r4, #4]
 80043fc:	04d9      	lsls	r1, r3, #19
 80043fe:	6922      	ldr	r2, [r4, #16]
 8004400:	6022      	str	r2, [r4, #0]
 8004402:	d504      	bpl.n	800440e <__sflush_r+0x7e>
 8004404:	1c42      	adds	r2, r0, #1
 8004406:	d101      	bne.n	800440c <__sflush_r+0x7c>
 8004408:	682b      	ldr	r3, [r5, #0]
 800440a:	b903      	cbnz	r3, 800440e <__sflush_r+0x7e>
 800440c:	6560      	str	r0, [r4, #84]	; 0x54
 800440e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004410:	602f      	str	r7, [r5, #0]
 8004412:	2900      	cmp	r1, #0
 8004414:	d0c9      	beq.n	80043aa <__sflush_r+0x1a>
 8004416:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800441a:	4299      	cmp	r1, r3
 800441c:	d002      	beq.n	8004424 <__sflush_r+0x94>
 800441e:	4628      	mov	r0, r5
 8004420:	f000 f8de 	bl	80045e0 <_free_r>
 8004424:	2000      	movs	r0, #0
 8004426:	6360      	str	r0, [r4, #52]	; 0x34
 8004428:	e7c0      	b.n	80043ac <__sflush_r+0x1c>
 800442a:	2301      	movs	r3, #1
 800442c:	4628      	mov	r0, r5
 800442e:	47b0      	blx	r6
 8004430:	1c41      	adds	r1, r0, #1
 8004432:	d1c8      	bne.n	80043c6 <__sflush_r+0x36>
 8004434:	682b      	ldr	r3, [r5, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0c5      	beq.n	80043c6 <__sflush_r+0x36>
 800443a:	2b1d      	cmp	r3, #29
 800443c:	d001      	beq.n	8004442 <__sflush_r+0xb2>
 800443e:	2b16      	cmp	r3, #22
 8004440:	d101      	bne.n	8004446 <__sflush_r+0xb6>
 8004442:	602f      	str	r7, [r5, #0]
 8004444:	e7b1      	b.n	80043aa <__sflush_r+0x1a>
 8004446:	89a3      	ldrh	r3, [r4, #12]
 8004448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800444c:	81a3      	strh	r3, [r4, #12]
 800444e:	e7ad      	b.n	80043ac <__sflush_r+0x1c>
 8004450:	690f      	ldr	r7, [r1, #16]
 8004452:	2f00      	cmp	r7, #0
 8004454:	d0a9      	beq.n	80043aa <__sflush_r+0x1a>
 8004456:	0793      	lsls	r3, r2, #30
 8004458:	680e      	ldr	r6, [r1, #0]
 800445a:	bf08      	it	eq
 800445c:	694b      	ldreq	r3, [r1, #20]
 800445e:	600f      	str	r7, [r1, #0]
 8004460:	bf18      	it	ne
 8004462:	2300      	movne	r3, #0
 8004464:	eba6 0807 	sub.w	r8, r6, r7
 8004468:	608b      	str	r3, [r1, #8]
 800446a:	f1b8 0f00 	cmp.w	r8, #0
 800446e:	dd9c      	ble.n	80043aa <__sflush_r+0x1a>
 8004470:	4643      	mov	r3, r8
 8004472:	463a      	mov	r2, r7
 8004474:	6a21      	ldr	r1, [r4, #32]
 8004476:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004478:	4628      	mov	r0, r5
 800447a:	47b0      	blx	r6
 800447c:	2800      	cmp	r0, #0
 800447e:	dc06      	bgt.n	800448e <__sflush_r+0xfe>
 8004480:	89a3      	ldrh	r3, [r4, #12]
 8004482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004486:	81a3      	strh	r3, [r4, #12]
 8004488:	f04f 30ff 	mov.w	r0, #4294967295
 800448c:	e78e      	b.n	80043ac <__sflush_r+0x1c>
 800448e:	4407      	add	r7, r0
 8004490:	eba8 0800 	sub.w	r8, r8, r0
 8004494:	e7e9      	b.n	800446a <__sflush_r+0xda>
 8004496:	bf00      	nop
 8004498:	20400001 	.word	0x20400001

0800449c <_fflush_r>:
 800449c:	b538      	push	{r3, r4, r5, lr}
 800449e:	690b      	ldr	r3, [r1, #16]
 80044a0:	4605      	mov	r5, r0
 80044a2:	460c      	mov	r4, r1
 80044a4:	b1db      	cbz	r3, 80044de <_fflush_r+0x42>
 80044a6:	b118      	cbz	r0, 80044b0 <_fflush_r+0x14>
 80044a8:	6983      	ldr	r3, [r0, #24]
 80044aa:	b90b      	cbnz	r3, 80044b0 <_fflush_r+0x14>
 80044ac:	f7ff fa8e 	bl	80039cc <__sinit>
 80044b0:	4b0c      	ldr	r3, [pc, #48]	; (80044e4 <_fflush_r+0x48>)
 80044b2:	429c      	cmp	r4, r3
 80044b4:	d109      	bne.n	80044ca <_fflush_r+0x2e>
 80044b6:	686c      	ldr	r4, [r5, #4]
 80044b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044bc:	b17b      	cbz	r3, 80044de <_fflush_r+0x42>
 80044be:	4621      	mov	r1, r4
 80044c0:	4628      	mov	r0, r5
 80044c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044c6:	f7ff bf63 	b.w	8004390 <__sflush_r>
 80044ca:	4b07      	ldr	r3, [pc, #28]	; (80044e8 <_fflush_r+0x4c>)
 80044cc:	429c      	cmp	r4, r3
 80044ce:	d101      	bne.n	80044d4 <_fflush_r+0x38>
 80044d0:	68ac      	ldr	r4, [r5, #8]
 80044d2:	e7f1      	b.n	80044b8 <_fflush_r+0x1c>
 80044d4:	4b05      	ldr	r3, [pc, #20]	; (80044ec <_fflush_r+0x50>)
 80044d6:	429c      	cmp	r4, r3
 80044d8:	bf08      	it	eq
 80044da:	68ec      	ldreq	r4, [r5, #12]
 80044dc:	e7ec      	b.n	80044b8 <_fflush_r+0x1c>
 80044de:	2000      	movs	r0, #0
 80044e0:	bd38      	pop	{r3, r4, r5, pc}
 80044e2:	bf00      	nop
 80044e4:	08004744 	.word	0x08004744
 80044e8:	08004764 	.word	0x08004764
 80044ec:	08004724 	.word	0x08004724

080044f0 <_lseek_r>:
 80044f0:	b538      	push	{r3, r4, r5, lr}
 80044f2:	4c07      	ldr	r4, [pc, #28]	; (8004510 <_lseek_r+0x20>)
 80044f4:	4605      	mov	r5, r0
 80044f6:	4608      	mov	r0, r1
 80044f8:	4611      	mov	r1, r2
 80044fa:	2200      	movs	r2, #0
 80044fc:	6022      	str	r2, [r4, #0]
 80044fe:	461a      	mov	r2, r3
 8004500:	f7fc fd12 	bl	8000f28 <_lseek>
 8004504:	1c43      	adds	r3, r0, #1
 8004506:	d102      	bne.n	800450e <_lseek_r+0x1e>
 8004508:	6823      	ldr	r3, [r4, #0]
 800450a:	b103      	cbz	r3, 800450e <_lseek_r+0x1e>
 800450c:	602b      	str	r3, [r5, #0]
 800450e:	bd38      	pop	{r3, r4, r5, pc}
 8004510:	20000368 	.word	0x20000368

08004514 <__swhatbuf_r>:
 8004514:	b570      	push	{r4, r5, r6, lr}
 8004516:	460e      	mov	r6, r1
 8004518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800451c:	2900      	cmp	r1, #0
 800451e:	b096      	sub	sp, #88	; 0x58
 8004520:	4614      	mov	r4, r2
 8004522:	461d      	mov	r5, r3
 8004524:	da07      	bge.n	8004536 <__swhatbuf_r+0x22>
 8004526:	2300      	movs	r3, #0
 8004528:	602b      	str	r3, [r5, #0]
 800452a:	89b3      	ldrh	r3, [r6, #12]
 800452c:	061a      	lsls	r2, r3, #24
 800452e:	d410      	bmi.n	8004552 <__swhatbuf_r+0x3e>
 8004530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004534:	e00e      	b.n	8004554 <__swhatbuf_r+0x40>
 8004536:	466a      	mov	r2, sp
 8004538:	f000 f8b2 	bl	80046a0 <_fstat_r>
 800453c:	2800      	cmp	r0, #0
 800453e:	dbf2      	blt.n	8004526 <__swhatbuf_r+0x12>
 8004540:	9a01      	ldr	r2, [sp, #4]
 8004542:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004546:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800454a:	425a      	negs	r2, r3
 800454c:	415a      	adcs	r2, r3
 800454e:	602a      	str	r2, [r5, #0]
 8004550:	e7ee      	b.n	8004530 <__swhatbuf_r+0x1c>
 8004552:	2340      	movs	r3, #64	; 0x40
 8004554:	2000      	movs	r0, #0
 8004556:	6023      	str	r3, [r4, #0]
 8004558:	b016      	add	sp, #88	; 0x58
 800455a:	bd70      	pop	{r4, r5, r6, pc}

0800455c <__smakebuf_r>:
 800455c:	898b      	ldrh	r3, [r1, #12]
 800455e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004560:	079d      	lsls	r5, r3, #30
 8004562:	4606      	mov	r6, r0
 8004564:	460c      	mov	r4, r1
 8004566:	d507      	bpl.n	8004578 <__smakebuf_r+0x1c>
 8004568:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	6123      	str	r3, [r4, #16]
 8004570:	2301      	movs	r3, #1
 8004572:	6163      	str	r3, [r4, #20]
 8004574:	b002      	add	sp, #8
 8004576:	bd70      	pop	{r4, r5, r6, pc}
 8004578:	ab01      	add	r3, sp, #4
 800457a:	466a      	mov	r2, sp
 800457c:	f7ff ffca 	bl	8004514 <__swhatbuf_r>
 8004580:	9900      	ldr	r1, [sp, #0]
 8004582:	4605      	mov	r5, r0
 8004584:	4630      	mov	r0, r6
 8004586:	f7ff faab 	bl	8003ae0 <_malloc_r>
 800458a:	b948      	cbnz	r0, 80045a0 <__smakebuf_r+0x44>
 800458c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004590:	059a      	lsls	r2, r3, #22
 8004592:	d4ef      	bmi.n	8004574 <__smakebuf_r+0x18>
 8004594:	f023 0303 	bic.w	r3, r3, #3
 8004598:	f043 0302 	orr.w	r3, r3, #2
 800459c:	81a3      	strh	r3, [r4, #12]
 800459e:	e7e3      	b.n	8004568 <__smakebuf_r+0xc>
 80045a0:	4b0d      	ldr	r3, [pc, #52]	; (80045d8 <__smakebuf_r+0x7c>)
 80045a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80045a4:	89a3      	ldrh	r3, [r4, #12]
 80045a6:	6020      	str	r0, [r4, #0]
 80045a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045ac:	81a3      	strh	r3, [r4, #12]
 80045ae:	9b00      	ldr	r3, [sp, #0]
 80045b0:	6163      	str	r3, [r4, #20]
 80045b2:	9b01      	ldr	r3, [sp, #4]
 80045b4:	6120      	str	r0, [r4, #16]
 80045b6:	b15b      	cbz	r3, 80045d0 <__smakebuf_r+0x74>
 80045b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045bc:	4630      	mov	r0, r6
 80045be:	f000 f881 	bl	80046c4 <_isatty_r>
 80045c2:	b128      	cbz	r0, 80045d0 <__smakebuf_r+0x74>
 80045c4:	89a3      	ldrh	r3, [r4, #12]
 80045c6:	f023 0303 	bic.w	r3, r3, #3
 80045ca:	f043 0301 	orr.w	r3, r3, #1
 80045ce:	81a3      	strh	r3, [r4, #12]
 80045d0:	89a3      	ldrh	r3, [r4, #12]
 80045d2:	431d      	orrs	r5, r3
 80045d4:	81a5      	strh	r5, [r4, #12]
 80045d6:	e7cd      	b.n	8004574 <__smakebuf_r+0x18>
 80045d8:	08003995 	.word	0x08003995

080045dc <__malloc_lock>:
 80045dc:	4770      	bx	lr

080045de <__malloc_unlock>:
 80045de:	4770      	bx	lr

080045e0 <_free_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	4605      	mov	r5, r0
 80045e4:	2900      	cmp	r1, #0
 80045e6:	d045      	beq.n	8004674 <_free_r+0x94>
 80045e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045ec:	1f0c      	subs	r4, r1, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	bfb8      	it	lt
 80045f2:	18e4      	addlt	r4, r4, r3
 80045f4:	f7ff fff2 	bl	80045dc <__malloc_lock>
 80045f8:	4a1f      	ldr	r2, [pc, #124]	; (8004678 <_free_r+0x98>)
 80045fa:	6813      	ldr	r3, [r2, #0]
 80045fc:	4610      	mov	r0, r2
 80045fe:	b933      	cbnz	r3, 800460e <_free_r+0x2e>
 8004600:	6063      	str	r3, [r4, #4]
 8004602:	6014      	str	r4, [r2, #0]
 8004604:	4628      	mov	r0, r5
 8004606:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800460a:	f7ff bfe8 	b.w	80045de <__malloc_unlock>
 800460e:	42a3      	cmp	r3, r4
 8004610:	d90c      	bls.n	800462c <_free_r+0x4c>
 8004612:	6821      	ldr	r1, [r4, #0]
 8004614:	1862      	adds	r2, r4, r1
 8004616:	4293      	cmp	r3, r2
 8004618:	bf04      	itt	eq
 800461a:	681a      	ldreq	r2, [r3, #0]
 800461c:	685b      	ldreq	r3, [r3, #4]
 800461e:	6063      	str	r3, [r4, #4]
 8004620:	bf04      	itt	eq
 8004622:	1852      	addeq	r2, r2, r1
 8004624:	6022      	streq	r2, [r4, #0]
 8004626:	6004      	str	r4, [r0, #0]
 8004628:	e7ec      	b.n	8004604 <_free_r+0x24>
 800462a:	4613      	mov	r3, r2
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	b10a      	cbz	r2, 8004634 <_free_r+0x54>
 8004630:	42a2      	cmp	r2, r4
 8004632:	d9fa      	bls.n	800462a <_free_r+0x4a>
 8004634:	6819      	ldr	r1, [r3, #0]
 8004636:	1858      	adds	r0, r3, r1
 8004638:	42a0      	cmp	r0, r4
 800463a:	d10b      	bne.n	8004654 <_free_r+0x74>
 800463c:	6820      	ldr	r0, [r4, #0]
 800463e:	4401      	add	r1, r0
 8004640:	1858      	adds	r0, r3, r1
 8004642:	4282      	cmp	r2, r0
 8004644:	6019      	str	r1, [r3, #0]
 8004646:	d1dd      	bne.n	8004604 <_free_r+0x24>
 8004648:	6810      	ldr	r0, [r2, #0]
 800464a:	6852      	ldr	r2, [r2, #4]
 800464c:	605a      	str	r2, [r3, #4]
 800464e:	4401      	add	r1, r0
 8004650:	6019      	str	r1, [r3, #0]
 8004652:	e7d7      	b.n	8004604 <_free_r+0x24>
 8004654:	d902      	bls.n	800465c <_free_r+0x7c>
 8004656:	230c      	movs	r3, #12
 8004658:	602b      	str	r3, [r5, #0]
 800465a:	e7d3      	b.n	8004604 <_free_r+0x24>
 800465c:	6820      	ldr	r0, [r4, #0]
 800465e:	1821      	adds	r1, r4, r0
 8004660:	428a      	cmp	r2, r1
 8004662:	bf04      	itt	eq
 8004664:	6811      	ldreq	r1, [r2, #0]
 8004666:	6852      	ldreq	r2, [r2, #4]
 8004668:	6062      	str	r2, [r4, #4]
 800466a:	bf04      	itt	eq
 800466c:	1809      	addeq	r1, r1, r0
 800466e:	6021      	streq	r1, [r4, #0]
 8004670:	605c      	str	r4, [r3, #4]
 8004672:	e7c7      	b.n	8004604 <_free_r+0x24>
 8004674:	bd38      	pop	{r3, r4, r5, pc}
 8004676:	bf00      	nop
 8004678:	200000a4 	.word	0x200000a4

0800467c <_read_r>:
 800467c:	b538      	push	{r3, r4, r5, lr}
 800467e:	4c07      	ldr	r4, [pc, #28]	; (800469c <_read_r+0x20>)
 8004680:	4605      	mov	r5, r0
 8004682:	4608      	mov	r0, r1
 8004684:	4611      	mov	r1, r2
 8004686:	2200      	movs	r2, #0
 8004688:	6022      	str	r2, [r4, #0]
 800468a:	461a      	mov	r2, r3
 800468c:	f7fc fbec 	bl	8000e68 <_read>
 8004690:	1c43      	adds	r3, r0, #1
 8004692:	d102      	bne.n	800469a <_read_r+0x1e>
 8004694:	6823      	ldr	r3, [r4, #0]
 8004696:	b103      	cbz	r3, 800469a <_read_r+0x1e>
 8004698:	602b      	str	r3, [r5, #0]
 800469a:	bd38      	pop	{r3, r4, r5, pc}
 800469c:	20000368 	.word	0x20000368

080046a0 <_fstat_r>:
 80046a0:	b538      	push	{r3, r4, r5, lr}
 80046a2:	4c07      	ldr	r4, [pc, #28]	; (80046c0 <_fstat_r+0x20>)
 80046a4:	2300      	movs	r3, #0
 80046a6:	4605      	mov	r5, r0
 80046a8:	4608      	mov	r0, r1
 80046aa:	4611      	mov	r1, r2
 80046ac:	6023      	str	r3, [r4, #0]
 80046ae:	f7fc fc20 	bl	8000ef2 <_fstat>
 80046b2:	1c43      	adds	r3, r0, #1
 80046b4:	d102      	bne.n	80046bc <_fstat_r+0x1c>
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	b103      	cbz	r3, 80046bc <_fstat_r+0x1c>
 80046ba:	602b      	str	r3, [r5, #0]
 80046bc:	bd38      	pop	{r3, r4, r5, pc}
 80046be:	bf00      	nop
 80046c0:	20000368 	.word	0x20000368

080046c4 <_isatty_r>:
 80046c4:	b538      	push	{r3, r4, r5, lr}
 80046c6:	4c06      	ldr	r4, [pc, #24]	; (80046e0 <_isatty_r+0x1c>)
 80046c8:	2300      	movs	r3, #0
 80046ca:	4605      	mov	r5, r0
 80046cc:	4608      	mov	r0, r1
 80046ce:	6023      	str	r3, [r4, #0]
 80046d0:	f7fc fc1f 	bl	8000f12 <_isatty>
 80046d4:	1c43      	adds	r3, r0, #1
 80046d6:	d102      	bne.n	80046de <_isatty_r+0x1a>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	b103      	cbz	r3, 80046de <_isatty_r+0x1a>
 80046dc:	602b      	str	r3, [r5, #0]
 80046de:	bd38      	pop	{r3, r4, r5, pc}
 80046e0:	20000368 	.word	0x20000368

080046e4 <_init>:
 80046e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046e6:	bf00      	nop
 80046e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ea:	bc08      	pop	{r3}
 80046ec:	469e      	mov	lr, r3
 80046ee:	4770      	bx	lr

080046f0 <_fini>:
 80046f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f2:	bf00      	nop
 80046f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046f6:	bc08      	pop	{r3}
 80046f8:	469e      	mov	lr, r3
 80046fa:	4770      	bx	lr
