=== Command: grep -A 50 "10. Printing statistics" synth_alu8bit.log (2026-02-19T22:13:16.444Z) ===
Exit Code: 0
Output:
10. Printing statistics.

=== alu8bit ===

        +----------Local Count, excluding submodules.
        | 
      111 wires
      391 wire bits
        6 public wires
       30 public wire bits
        6 ports
       30 port bits
      325 cells
      119   $_AND_
       18   $_MUX_
       32   $_NOT_
      126   $_OR_
       30   $_XOR_


yosys> check

11. Executing CHECK pass (checking for obvious problems).
Checking module alu8bit...
Found and reported 0 problems.

yosys> write_verilog -noattr synth_alu8bit_netlist.v

12. Executing Verilog backend.

yosys> bmuxmap

12.1. Executing BMUXMAP pass.

yosys> demuxmap

12.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\alu8bit'.

yosys> write_json synth_alu8bit.json

13. Executing JSON backend.

yosys> show -format dot -prefix synth_alu8bit_diagram -notitle

14. Generating Graphviz representation of design.
Writing dot description to `synth_alu8bit_diagram.dot'.
Dumping module alu8bit to page 1.


=== End Output ===

