Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,17504
design__instance__area,133751
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,22
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,245
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.009307323023676872
power__switching__total,0.004366636276245117
power__leakage__total,1.4655502411642374E-7
power__total,0.013674105517566204
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5006610823187098
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6949910843537486
timing__hold__ws__corner:nom_tt_025C_1v80,0.3103664080254028
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.310366
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,460
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,245
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.664688767284924
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.091152088457244
timing__hold__ws__corner:nom_ss_100C_1v60,0.4129556813388935
timing__setup__ws__corner:nom_ss_100C_1v60,-6.517896629129655
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-330.78147024396816
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.517896629129655
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.849329
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,353
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.604377
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,344
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,245
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4187245391158783
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.542256477291109
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10768963803286682
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107690
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,580
design__max_fanout_violation__count,245
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.40301477185082735
clock__skew__worst_setup,0.5366964802265388
timing__hold__ws,0.10513323842406502
timing__setup__ws,-7.036555537409576
timing__hold__tns,0.0
timing__setup__tns,-442.11317458401885
timing__hold__wns,0
timing__setup__wns,-7.036555537409576
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105133
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1017
timing__setup_r2r__ws,-4.057705
timing__setup_r2r_vio__count,991
design__die__bbox,0.0 0.0 508.76 511.36
design__core__bbox,2.76 2.72 506.0 508.64
design__io,45
design__die__area,260160
design__core__area,254599
design__instance__count__stdcell,17504
design__instance__area__stdcell,133751
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.525339
design__instance__utilization__stdcell,0.525339
design__instance__count__class:buffer,7
design__instance__count__class:inverter,241
design__instance__count__class:clock_gate_cell,2
design__instance__count__class:sequential_cell,2051
design__instance__count__class:multi_input_combinational_cell,7931
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,14806
design__instance__count__class:tap_cell,3572
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,379708
design__violations,0
design__instance__count__class:timing_repair_buffer,2026
design__instance__count__class:clock_buffer,178
design__instance__count__class:clock_inverter,130
design__instance__count__setup_buffer,14
design__instance__count__hold_buffer,1112
antenna__violating__nets,10
antenna__violating__pins,11
route__antenna_violation__count,10
design__instance__count__class:antenna_cell,1366
antenna_diodes_count,42
route__net,12447
route__net__special,2
route__drc_errors__iter:1,11058
route__wirelength__iter:1,459802
route__drc_errors__iter:2,7323
route__wirelength__iter:2,455535
route__drc_errors__iter:3,6901
route__wirelength__iter:3,453925
route__drc_errors__iter:4,1400
route__wirelength__iter:4,453206
route__drc_errors__iter:5,349
route__wirelength__iter:5,453095
route__drc_errors__iter:6,50
route__wirelength__iter:6,453047
route__drc_errors__iter:7,1
route__wirelength__iter:7,453025
route__drc_errors__iter:8,1
route__wirelength__iter:8,453025
route__drc_errors__iter:9,1
route__wirelength__iter:9,453025
route__drc_errors__iter:10,1
route__wirelength__iter:10,453025
route__drc_errors__iter:11,1
route__wirelength__iter:11,453025
route__drc_errors__iter:12,1
route__wirelength__iter:12,453025
route__drc_errors__iter:13,1
route__wirelength__iter:13,453030
route__drc_errors__iter:14,0
route__wirelength__iter:14,453022
route__drc_errors,0
route__wirelength,453022
route__vias,103936
route__vias__singlecut,103936
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1314.08
timing__unannotated_net__count__corner:nom_tt_025C_1v80,145
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,145
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,145
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,4
design__max_fanout_violation__count__corner:min_tt_025C_1v80,245
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.482596531951831
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6873799501931732
timing__hold__ws__corner:min_tt_025C_1v80,0.30684056164408047
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306841
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,145
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,307
design__max_fanout_violation__count__corner:min_ss_100C_1v60,245
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6546741112303615
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.0794023758107265
timing__hold__ws__corner:min_ss_100C_1v60,0.5577094499633016
timing__setup__ws__corner:min_ss_100C_1v60,-6.001658895290312
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-232.22444358118435
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.001658895290312
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.838156
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,286
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-3.176334
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,278
timing__unannotated_net__count__corner:min_ss_100C_1v60,145
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,245
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.40301477185082735
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5366964802265388
timing__hold__ws__corner:min_ff_n40C_1v95,0.10513323842406502
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105133
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,145
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,53
design__max_fanout_violation__count__corner:max_tt_025C_1v80,245
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5163242202154077
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.7072400643085603
timing__hold__ws__corner:max_tt_025C_1v80,0.3149248728711334
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314925
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,145
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,580
design__max_fanout_violation__count__corner:max_ss_100C_1v60,245
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6899574440400396
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.108535516979252
timing__hold__ws__corner:max_ss_100C_1v60,0.2854012662538043
timing__setup__ws__corner:max_ss_100C_1v60,-7.036555537409576
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-442.11317458401885
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.036555537409576
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.857142
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,378
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.057705
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,369
timing__unannotated_net__count__corner:max_ss_100C_1v60,145
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,245
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4390310739220928
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5517749746619343
timing__hold__ws__corner:max_ff_n40C_1v95,0.11093704047173822
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110937
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,145
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,145
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000163907
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000173131
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000148554
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000173131
design_powergrid__voltage__worst,0.000173131
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000173131
design_powergrid__drop__worst__net:VPWR,0.000163907
design_powergrid__voltage__worst__net:VGND,0.000173131
design_powergrid__drop__worst__net:VGND,0.000173131
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000014699999999999999864192835874465714596226462163031101226806640625
ir__drop__worst,0.00016400000000000000189605275924265015419223345816135406494140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
