# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
# Date created = 01:10:26  July 18, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ZUOLAN_FPGA_OBJECT_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY TOP
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:10:26  JULY 18, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_E1 -to CLK
set_location_assignment PIN_E16 -to RST
set_location_assignment PIN_F1 -to FPGA_CS_NEL
set_location_assignment PIN_F5 -to FPGA_NL_NADV
set_location_assignment PIN_J1 -to FPGA_RD_NOE
set_location_assignment PIN_G2 -to FPGA_WR_NWE
set_location_assignment PIN_N1 -to FPGA_DB[0]
set_location_assignment PIN_N2 -to FPGA_DB[1]
set_location_assignment PIN_P1 -to FPGA_DB[2]
set_location_assignment PIN_J6 -to FPGA_DB[3]
set_location_assignment PIN_P2 -to FPGA_DB[4]
set_location_assignment PIN_R1 -to FPGA_DB[5]
set_location_assignment PIN_N3 -to FPGA_DB[6]
set_location_assignment PIN_P3 -to FPGA_DB[7]
set_location_assignment PIN_T2 -to FPGA_DB[8]
set_location_assignment PIN_R3 -to FPGA_DB[9]
set_location_assignment PIN_T3 -to FPGA_DB[10]
set_location_assignment PIN_R4 -to FPGA_DB[11]
set_location_assignment PIN_T4 -to FPGA_DB[12]
set_location_assignment PIN_R5 -to FPGA_DB[13]
set_location_assignment PIN_N5 -to FPGA_DB[14]
set_location_assignment PIN_L6 -to FPGA_DB[15]
set_location_assignment PIN_A8 -to DA1_OUT[13]
set_location_assignment PIN_F8 -to DA1_OUT[12]
set_location_assignment PIN_B8 -to DA1_OUT[11]
set_location_assignment PIN_F9 -to DA1_OUT[10]
set_location_assignment PIN_A9 -to DA1_OUT[9]
set_location_assignment PIN_E9 -to DA1_OUT[8]
set_location_assignment PIN_B9 -to DA1_OUT[7]
set_location_assignment PIN_D9 -to DA1_OUT[6]
set_location_assignment PIN_A10 -to DA1_OUT[5]
set_location_assignment PIN_C9 -to DA1_OUT[4]
set_location_assignment PIN_B10 -to DA1_OUT[3]
set_location_assignment PIN_E10 -to DA1_OUT[2]
set_location_assignment PIN_A11 -to DA1_OUT[1]
set_location_assignment PIN_D11 -to DA1_OUT[0]
set_location_assignment PIN_C8 -to DA1_OUTCLK
set_location_assignment PIN_C11 -to DA2_OUT[13]
set_location_assignment PIN_A12 -to DA2_OUT[12]
set_location_assignment PIN_E11 -to DA2_OUT[11]
set_location_assignment PIN_B12 -to DA2_OUT[10]
set_location_assignment PIN_D12 -to DA2_OUT[9]
set_location_assignment PIN_A13 -to DA2_OUT[8]
set_location_assignment PIN_F11 -to DA2_OUT[7]
set_location_assignment PIN_B13 -to DA2_OUT[6]
set_location_assignment PIN_C14 -to DA2_OUT[5]
set_location_assignment PIN_A14 -to DA2_OUT[4]
set_location_assignment PIN_D14 -to DA2_OUT[3]
set_location_assignment PIN_B14 -to DA2_OUT[2]
set_location_assignment PIN_F10 -to DA2_OUT[1]
set_location_assignment PIN_A15 -to DA2_OUT[0]
set_location_assignment PIN_B11 -to DA2_OUTCLK
set_location_assignment PIN_G15 -to AD1_INPUT[11]
set_location_assignment PIN_F13 -to AD1_INPUT[10]
set_location_assignment PIN_J15 -to AD1_INPUT[9]
set_location_assignment PIN_F14 -to AD1_INPUT[8]
set_location_assignment PIN_J16 -to AD1_INPUT[7]
set_location_assignment PIN_G11 -to AD1_INPUT[6]
set_location_assignment PIN_K16 -to AD1_INPUT[5]
set_location_assignment PIN_J11 -to AD1_INPUT[4]
set_location_assignment PIN_L16 -to AD1_INPUT[3]
set_location_assignment PIN_K11 -to AD1_INPUT[2]
set_location_assignment PIN_L15 -to AD1_INPUT[1]
set_location_assignment PIN_J12 -to AD1_INPUT[0]
set_location_assignment PIN_C15 -to AD1_OUTCLK
set_location_assignment PIN_J13 -to AD2_OUTCLK
set_location_assignment PIN_N15 -to AD2_INPUT[11]
set_location_assignment PIN_J14 -to AD2_INPUT[10]
set_location_assignment PIN_P16 -to AD2_INPUT[9]
set_location_assignment PIN_K12 -to AD2_INPUT[8]
set_location_assignment PIN_P15 -to AD2_INPUT[7]
set_location_assignment PIN_K15 -to AD2_INPUT[6]
set_location_assignment PIN_R16 -to AD2_INPUT[5]
set_location_assignment PIN_L12 -to AD2_INPUT[4]
set_location_assignment PIN_L14 -to AD2_INPUT[3]
set_location_assignment PIN_L13 -to AD2_INPUT[2]
set_location_assignment PIN_M12 -to AD2_INPUT[1]
set_location_assignment PIN_N14 -to AD2_INPUT[0]
set_location_assignment PIN_D15 -to AD1_INPUT_CLK
set_location_assignment PIN_D16 -to AD2_INPUT_CLK
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE EPCS4
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name VERILOG_FILE ../src/VOLTAGE_SCALER_CLOCKED.v
set_global_assignment -name VERILOG_FILE ../src/FMC_CONTROL.v
set_global_assignment -name QIP_FILE ../ip/TYFIFO/TYFIFO.qip
set_global_assignment -name QIP_FILE ../ip/triangle_rom/triangle_rom.qip
set_global_assignment -name QIP_FILE ../ip/sqaure_rom/sqaure_rom.qip
set_global_assignment -name QIP_FILE ../ip/sinromvpp/sinromvpp.qip
set_global_assignment -name QIP_FILE ../ip/sawtooth_rom/sawtooth_rom.qip
set_global_assignment -name QIP_FILE ../ip/MYPLL/MYPLL.qip
set_global_assignment -name VERILOG_FILE ../src/test.v
set_global_assignment -name VERILOG_FILE ../src/MASTER_CTRL.v
set_global_assignment -name VERILOG_FILE ../src/FREQ_DEV.v
set_global_assignment -name VERILOG_FILE ../src/DA_WAVEFORM_B.v
set_global_assignment -name VERILOG_FILE ../src/DA_WAVEFORM_A.v
set_global_assignment -name VERILOG_FILE ../src/DA_PARAMETER_CTRL.v
set_global_assignment -name VERILOG_FILE ../src/DA_FREQ_WORD.v
set_global_assignment -name VERILOG_FILE ../src/DA_CLK_CTRL.v
set_global_assignment -name VERILOG_FILE ../src/DA_APMPLITUDE.v
set_global_assignment -name VERILOG_FILE ../src/CNT32.v
set_global_assignment -name VERILOG_FILE ../src/AD_FREQ_WORD.v
set_global_assignment -name VERILOG_FILE ../src/AD_FREQ_MEASURE.v
set_global_assignment -name VERILOG_FILE ../src/AD_DATA_DEAL.v
set_global_assignment -name BDF_FILE TOP.bdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top