INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'RAM_B_new' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'RAM_B_new'...
WARNING:sim - A core named 'RAM_B_new' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'RAM_B_new'...
Delivering associated files for 'RAM_B_new'...
Delivering EJava files for 'RAM_B_new'...
Generating implementation netlist for 'RAM_B_new'...
INFO:sim - Pre-processing HDL files for 'RAM_B_new'...
Running synthesis for 'RAM_B_new'
Running ngcbuild...
Writing VEO instantiation template for 'RAM_B_new'...
Writing Verilog behavioral simulation model for 'RAM_B_new'...
WARNING:sim - Overwriting existing file
   D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_
   B_new/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_n
ew
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_B_new'...
Generating metadata file...
Regenerating ISE project file for 'RAM_B_new'...
Generating ISE project...
XCO file found: RAM_B_new.xco
XMDF file found: RAM_B_new_xmdf.tcl
Adding
D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_n
ew.asy -view all -origin_type imported
Adding
D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_n
ew.ngc -view all -origin_type created
Checking file
"D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_
new.ngc" for project device match ...
File
"D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_
new.ngc" device information matches project device.
Adding
D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_n
ew.sym -view all -origin_type imported
Adding
D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_n
ew.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM
   _B_new.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/Asudy/WorkSpace/GitHub/CA_Expr/Expr1/COExpr12_MCPU/ipcore_dir/tmp/_cg/RAM_B_n
ew.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_B_new"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_B_new'.
