/* irq.h - DANUBE interrupts */

#ifndef __DANUBE_IRQ
#define __DANUBE_IRQ

/************************************************************************
 *  Interrupt information
*************************************************************************/

/* these vectors are to handle the interrupts from the internal DANUBE
   interrupt controller. THe INT_NUM values are really just indices into
   an array and are set up so that we can use the INT_NUM as a shift
   to calculate a mask value. */
#define INT_NUM_IRQ0	      	0x00
#define INT_NUM_IM0_IRL0   	(INT_NUM_IRQ0 + 0)
#define INT_NUM_IM0_IRL1   	(INT_NUM_IRQ0 + 1)
#define INT_NUM_IM0_IRL2   	(INT_NUM_IRQ0 + 2)
#define INT_NUM_IM0_IRL3   	(INT_NUM_IRQ0 + 3)
#define INT_NUM_IM0_IRL4   	(INT_NUM_IRQ0 + 4)
#define INT_NUM_IM0_IRL5   	(INT_NUM_IRQ0 + 5)
#define INT_NUM_IM0_IRL6  	(INT_NUM_IRQ0 + 6)
#define INT_NUM_IM0_IRL7   	(INT_NUM_IRQ0 + 7)
#define INT_NUM_IM0_IRL8   	(INT_NUM_IRQ0 + 8)
#define INT_NUM_IM0_IRL9   	(INT_NUM_IRQ0 + 9)
#define INT_NUM_IM0_IRL10	(INT_NUM_IRQ0 + 10)
#define INT_NUM_IM0_IRL11	(INT_NUM_IRQ0 + 11)
#define INT_NUM_IM0_IRL12	(INT_NUM_IRQ0 + 12)
#define INT_NUM_IM0_IRL13	(INT_NUM_IRQ0 + 13)
#define INT_NUM_IM0_IRL14	(INT_NUM_IRQ0 + 14)
#define INT_NUM_IM0_IRL15	(INT_NUM_IRQ0 + 15)
#define INT_NUM_IM0_IRL16	(INT_NUM_IRQ0 + 16)
#define INT_NUM_IM0_IRL17	(INT_NUM_IRQ0 + 17)
#define INT_NUM_IM0_IRL18	(INT_NUM_IRQ0 + 18)
#define INT_NUM_IM0_IRL19	(INT_NUM_IRQ0 + 19)
#define INT_NUM_IM0_IRL20	(INT_NUM_IRQ0 + 20)
#define INT_NUM_IM0_IRL21	(INT_NUM_IRQ0 + 21)
#define INT_NUM_IM0_IRL22	(INT_NUM_IRQ0 + 22)
#define INT_NUM_IM0_IRL23  	(INT_NUM_IRQ0 + 23)
#define INT_NUM_IM0_IRL24	(INT_NUM_IRQ0 + 24)
#define INT_NUM_IM0_IRL25	(INT_NUM_IRQ0 + 25)
#define INT_NUM_IM0_IRL26	(INT_NUM_IRQ0 + 26)
#define INT_NUM_IM0_IRL27	(INT_NUM_IRQ0 + 27)
#define INT_NUM_IM0_IRL28	(INT_NUM_IRQ0 + 28)
#define INT_NUM_IM0_IRL29	(INT_NUM_IRQ0 + 29)
#define INT_NUM_IM0_IRL30	(INT_NUM_IRQ0 + 30)
#define INT_NUM_IM0_IRL31	(INT_NUM_IRQ0 + 31)

#define INT_NUM_IM1_IRL0   	(INT_NUM_IRQ0 + 32)
#define INT_NUM_IM1_IRL1   	(INT_NUM_IM1_IRL0 + 1)
#define INT_NUM_IM1_IRL2   	(INT_NUM_IM1_IRL0 + 2)
#define INT_NUM_IM1_IRL3   	(INT_NUM_IM1_IRL0 + 3)
#define INT_NUM_IM1_IRL4   	(INT_NUM_IM1_IRL0 + 4)
#define INT_NUM_IM1_IRL5   	(INT_NUM_IM1_IRL0 + 5)
#define INT_NUM_IM1_IRL6   	(INT_NUM_IM1_IRL0 + 6)
#define INT_NUM_IM1_IRL7   	(INT_NUM_IM1_IRL0 + 7)
#define INT_NUM_IM1_IRL8   	(INT_NUM_IM1_IRL0 + 8)
#define INT_NUM_IM1_IRL9   	(INT_NUM_IM1_IRL0 + 9)
#define INT_NUM_IM1_IRL10	(INT_NUM_IM1_IRL0 + 10)
#define INT_NUM_IM1_IRL11	(INT_NUM_IM1_IRL0 + 11)
#define INT_NUM_IM1_IRL12	(INT_NUM_IM1_IRL0 + 12)
#define INT_NUM_IM1_IRL13	(INT_NUM_IM1_IRL0 + 13)
#define INT_NUM_IM1_IRL14	(INT_NUM_IM1_IRL0 + 14)
#define INT_NUM_IM1_IRL15	(INT_NUM_IM1_IRL0 + 15)
#define INT_NUM_IM1_IRL16       (INT_NUM_IM1_IRL0 + 16)
#define INT_NUM_IM1_IRL17	(INT_NUM_IM1_IRL0 + 17)
#define INT_NUM_IM1_IRL18	(INT_NUM_IM1_IRL0 + 18)
#define INT_NUM_IM1_IRL19	(INT_NUM_IM1_IRL0 + 19)
#define INT_NUM_IM1_IRL20	(INT_NUM_IM1_IRL0 + 20)
#define INT_NUM_IM1_IRL21	(INT_NUM_IM1_IRL0 + 21)
#define INT_NUM_IM1_IRL22	(INT_NUM_IM1_IRL0 + 22)
#define INT_NUM_IM1_IRL23	(INT_NUM_IM1_IRL0 + 23)
#define INT_NUM_IM1_IRL24	(INT_NUM_IM1_IRL0 + 24)
#define INT_NUM_IM1_IRL25	(INT_NUM_IM1_IRL0 + 25)
#define INT_NUM_IM1_IRL26	(INT_NUM_IM1_IRL0 + 26)
#define INT_NUM_IM1_IRL27	(INT_NUM_IM1_IRL0 + 27)
#define INT_NUM_IM1_IRL28	(INT_NUM_IM1_IRL0 + 28)
#define INT_NUM_IM1_IRL29	(INT_NUM_IM1_IRL0 + 29)
#define INT_NUM_IM1_IRL30	(INT_NUM_IM1_IRL0 + 30)
#define INT_NUM_IM1_IRL31	(INT_NUM_IM1_IRL0 + 31)

#define INT_NUM_IM2_IRL0   	(INT_NUM_IRQ0 + 64)
#define INT_NUM_IM2_IRL1   	(INT_NUM_IM2_IRL0 + 1)
#define INT_NUM_IM2_IRL2   	(INT_NUM_IM2_IRL0 + 2)
#define INT_NUM_IM2_IRL3   	(INT_NUM_IM2_IRL0 + 3)
#define INT_NUM_IM2_IRL4   	(INT_NUM_IM2_IRL0 + 4)
#define INT_NUM_IM2_IRL5   	(INT_NUM_IM2_IRL0 + 5)
#define INT_NUM_IM2_IRL6   	(INT_NUM_IM2_IRL0 + 6)
#define INT_NUM_IM2_IRL7   	(INT_NUM_IM2_IRL0 + 7)
#define INT_NUM_IM2_IRL8   	(INT_NUM_IM2_IRL0 + 8)
#define INT_NUM_IM2_IRL9   	(INT_NUM_IM2_IRL0 + 9)
#define INT_NUM_IM2_IRL10	(INT_NUM_IM2_IRL0 + 10)
#define INT_NUM_IM2_IRL11	(INT_NUM_IM2_IRL0 + 11)
#define INT_NUM_IM2_IRL12	(INT_NUM_IM2_IRL0 + 12)
#define INT_NUM_IM2_IRL13	(INT_NUM_IM2_IRL0 + 13)
#define INT_NUM_IM2_IRL14	(INT_NUM_IM2_IRL0 + 14)
#define INT_NUM_IM2_IRL15	(INT_NUM_IM2_IRL0 + 15)
#define INT_NUM_IM2_IRL16	(INT_NUM_IM2_IRL0 + 16)
#define INT_NUM_IM2_IRL17	(INT_NUM_IM2_IRL0 + 17)
#define INT_NUM_IM2_IRL18	(INT_NUM_IM2_IRL0 + 18)
#define INT_NUM_IM2_IRL19	(INT_NUM_IM2_IRL0 + 19)
#define INT_NUM_IM2_IRL20	(INT_NUM_IM2_IRL0 + 20)
#define INT_NUM_IM2_IRL21	(INT_NUM_IM2_IRL0 + 21)
#define INT_NUM_IM2_IRL22	(INT_NUM_IM2_IRL0 + 22)
#define INT_NUM_IM2_IRL23	(INT_NUM_IM2_IRL0 + 23)
#define INT_NUM_IM2_IRL24	(INT_NUM_IM2_IRL0 + 24)
#define INT_NUM_IM2_IRL25	(INT_NUM_IM2_IRL0 + 25)
#define INT_NUM_IM2_IRL26	(INT_NUM_IM2_IRL0 + 26)
#define INT_NUM_IM2_IRL27	(INT_NUM_IM2_IRL0 + 27)
#define INT_NUM_IM2_IRL28	(INT_NUM_IM2_IRL0 + 28)
#define INT_NUM_IM2_IRL29	(INT_NUM_IM2_IRL0 + 29)
#define INT_NUM_IM2_IRL30	(INT_NUM_IM2_IRL0 + 30)
#define INT_NUM_IM2_IRL31	(INT_NUM_IM2_IRL0 + 31)

#define INT_NUM_IM3_IRL0   	(INT_NUM_IRQ0 + 96)
#define INT_NUM_IM3_IRL1   	(INT_NUM_IM3_IRL0 + 1)
#define INT_NUM_IM3_IRL2   	(INT_NUM_IM3_IRL0 + 2)
#define INT_NUM_IM3_IRL3   	(INT_NUM_IM3_IRL0 + 3)
#define INT_NUM_IM3_IRL4   	(INT_NUM_IM3_IRL0 + 4)
#define INT_NUM_IM3_IRL5   	(INT_NUM_IM3_IRL0 + 5)
#define INT_NUM_IM3_IRL6   	(INT_NUM_IM3_IRL0 + 6)
#define INT_NUM_IM3_IRL7   	(INT_NUM_IM3_IRL0 + 7)
#define INT_NUM_IM3_IRL8   	(INT_NUM_IM3_IRL0 + 8)
#define INT_NUM_IM3_IRL9   	(INT_NUM_IM3_IRL0 + 9)
#define INT_NUM_IM3_IRL10	(INT_NUM_IM3_IRL0 + 10)
#define INT_NUM_IM3_IRL11	(INT_NUM_IM3_IRL0 + 11)
#define INT_NUM_IM3_IRL12	(INT_NUM_IM3_IRL0 + 12)
#define INT_NUM_IM3_IRL13	(INT_NUM_IM3_IRL0 + 13)
#define INT_NUM_IM3_IRL14	(INT_NUM_IM3_IRL0 + 14)
#define INT_NUM_IM3_IRL15	(INT_NUM_IM3_IRL0 + 15)
#define INT_NUM_IM3_IRL16	(INT_NUM_IM3_IRL0 + 16)
#define INT_NUM_IM3_IRL17	(INT_NUM_IM3_IRL0 + 17)
#define INT_NUM_IM3_IRL18	(INT_NUM_IM3_IRL0 + 18)
#define INT_NUM_IM3_IRL19	(INT_NUM_IM3_IRL0 + 19)
#define INT_NUM_IM3_IRL20	(INT_NUM_IM3_IRL0 + 20)
#define INT_NUM_IM3_IRL21	(INT_NUM_IM3_IRL0 + 21)
#define INT_NUM_IM3_IRL22	(INT_NUM_IM3_IRL0 + 22)
#define INT_NUM_IM3_IRL23	(INT_NUM_IM3_IRL0 + 23)
#define INT_NUM_IM3_IRL24	(INT_NUM_IM3_IRL0 + 24)
#define INT_NUM_IM3_IRL25	(INT_NUM_IM3_IRL0 + 25)
#define INT_NUM_IM3_IRL26	(INT_NUM_IM3_IRL0 + 26)
#define INT_NUM_IM3_IRL27	(INT_NUM_IM3_IRL0 + 27)
#define INT_NUM_IM3_IRL28	(INT_NUM_IM3_IRL0 + 28)
#define INT_NUM_IM3_IRL29	(INT_NUM_IM3_IRL0 + 29)
#define INT_NUM_IM3_IRL30	(INT_NUM_IM3_IRL0 + 30)
#define INT_NUM_IM3_IRL31	(INT_NUM_IM3_IRL0 + 31)

#define INT_NUM_IM4_IRL0   	(INT_NUM_IRQ0 + 128)
#define INT_NUM_IM4_IRL1   	(INT_NUM_IM4_IRL0 + 1)
#define INT_NUM_IM4_IRL2   	(INT_NUM_IM4_IRL0 + 2)
#define INT_NUM_IM4_IRL3   	(INT_NUM_IM4_IRL0 + 3)
#define INT_NUM_IM4_IRL4   	(INT_NUM_IM4_IRL0 + 4)
#define INT_NUM_IM4_IRL5   	(INT_NUM_IM4_IRL0 + 5)
#define INT_NUM_IM4_IRL6   	(INT_NUM_IM4_IRL0 + 6)
#define INT_NUM_IM4_IRL7   	(INT_NUM_IM4_IRL0 + 7)
#define INT_NUM_IM4_IRL8   	(INT_NUM_IM4_IRL0 + 8)
#define INT_NUM_IM4_IRL9   	(INT_NUM_IM4_IRL0 + 9)
#define INT_NUM_IM4_IRL10	(INT_NUM_IM4_IRL0 + 10)
#define INT_NUM_IM4_IRL11	(INT_NUM_IM4_IRL0 + 11)
#define INT_NUM_IM4_IRL12	(INT_NUM_IM4_IRL0 + 12)
#define INT_NUM_IM4_IRL13	(INT_NUM_IM4_IRL0 + 13)
#define INT_NUM_IM4_IRL14	(INT_NUM_IM4_IRL0 + 14)
#define INT_NUM_IM4_IRL15	(INT_NUM_IM4_IRL0 + 15)
#define INT_NUM_IM4_IRL16	(INT_NUM_IM4_IRL0 + 16)
#define INT_NUM_IM4_IRL17	(INT_NUM_IM4_IRL0 + 17)
#define INT_NUM_IM4_IRL18	(INT_NUM_IM4_IRL0 + 18)
#define INT_NUM_IM4_IRL19	(INT_NUM_IM4_IRL0 + 19)
#define INT_NUM_IM4_IRL20	(INT_NUM_IM4_IRL0 + 20)
#define INT_NUM_IM4_IRL21	(INT_NUM_IM4_IRL0 + 21)
#define INT_NUM_IM4_IRL22	(INT_NUM_IM4_IRL0 + 22)
#define INT_NUM_IM4_IRL23	(INT_NUM_IM4_IRL0 + 23)
#define INT_NUM_IM4_IRL24	(INT_NUM_IM4_IRL0 + 24)
#define INT_NUM_IM4_IRL25	(INT_NUM_IM4_IRL0 + 25)
#define INT_NUM_IM4_IRL26	(INT_NUM_IM4_IRL0 + 26)
#define INT_NUM_IM4_IRL27	(INT_NUM_IM4_IRL0 + 27)
#define INT_NUM_IM4_IRL28	(INT_NUM_IM4_IRL0 + 28)
#define INT_NUM_IM4_IRL29	(INT_NUM_IM4_IRL0 + 29)
#define INT_NUM_IM4_IRL30	(INT_NUM_IM4_IRL0 + 30)
#define INT_NUM_IM4_IRL31	(INT_NUM_IM4_IRL0 + 31)

/****** Interrupt Assigments ***********/
#define DANUBE_DMA_INT		 INT_NUM_IM2_IRL0
#define DANUBE_DMA_CH0_INT       INT_NUM_IM2_IRL0
#define DANUBE_DMA_CH1_INT       INT_NUM_IM2_IRL1
#define DANUBE_DMA_CH2_INT       INT_NUM_IM2_IRL2
#define DANUBE_DMA_CH3_INT       INT_NUM_IM2_IRL3
#define DANUBE_DMA_CH4_INT       INT_NUM_IM2_IRL4
#define DANUBE_DMA_CH5_INT       INT_NUM_IM2_IRL5
#define DANUBE_DMA_CH6_INT       INT_NUM_IM2_IRL6
#define DANUBE_DMA_CH7_INT       INT_NUM_IM2_IRL7
#define DANUBE_DMA_CH8_INT       INT_NUM_IM2_IRL8
#define DANUBE_DMA_CH9_INT       INT_NUM_IM2_IRL9
#define DANUBE_DMA_CH10_INT      INT_NUM_IM2_IRL10
#define DANUBE_DMA_CH11_INT      INT_NUM_IM2_IRL11
#define DANUBE_DMA_CH12_INT      INT_NUM_IM2_IRL25
#define DANUBE_DMA_CH13_INT      INT_NUM_IM2_IRL26
#define DANUBE_DMA_CH14_INT      INT_NUM_IM2_IRL27
#define DANUBE_DMA_CH15_INT      INT_NUM_IM2_IRL28
#define DANUBE_DMA_CH16_INT      INT_NUM_IM2_IRL29
#define DANUBE_DMA_CH17_INT      INT_NUM_IM1_IRL30
#define DANUBE_DMA_CH18_INT      INT_NUM_IM2_IRL16
#define DANUBE_DMA_CH19_INT      INT_NUM_IM2_IRL21

#define IFX_SSC_TIR		INT_NUM_IM0_IRL15
#define IFX_SSC_RIR		INT_NUM_IM0_IRL14
#define IFX_SSC_EIR		INT_NUM_IM0_IRL16

#define DANUBE_SD_CONTROLLER_I_IRQ      INT_NUM_IM3_IRL20
#define DANUBE_SD_CONTROLLER_INTR0_IRQ INT_NUM_IM3_IRL18

#define	DANUBE_MEI_INT          INT_NUM_IM1_IRL23

#define DANUBEASC0_TIR 		INT_NUM_IM0_IRL0	/* ASC0 TX interrupt */
#define DANUBEASC0_RIR 		INT_NUM_IM0_IRL2	/* ASC0 RX interrupt */
#define DANUBEASC0_EIR 		INT_NUM_IM0_IRL3	/* ERROR interrupt */
#define DANUBEASC1_TIR 		INT_NUM_IM0_IRL7	/* TX interrupt */
#define DANUBEASC1_RIR 		INT_NUM_IM0_IRL9	/* RX interrupt */
#define DANUBEASC1_EIR 		INT_NUM_IM0_IRL10	/* ERROR interrupt */

#define DANUBE_TIMER6_INT	INT_NUM_IM1_IRL23

#define	DANUBE_SWIE_INT         INT_NUM_IM3_IRL8
#define	DANUBE_CBM_INT          INT_NUM_IM3_IRL9
#define	DANUBE_AAL5_INT         INT_NUM_IM3_IRL10
#define	DANUBE_HTU_INT          INT_NUM_IM3_IRL11
#define	DANUBE_QSB_INT          INT_NUM_IM3_IRL12

#define DANUBE_USB_OC_INT	INT_NUM_IM4_IRL23

#define DANUBE_COSBCU_INT 	INT_NUM_IM0_IRL25

#define MIPS_CPU_TIMER_IRQ 	160

typedef struct {
	u32 prev_cnt;
	u32 cnt;
} __irq_stats;
#endif /* __DANUBE_IRQ */
