vendor_name = ModelSim
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/eight_bit_shift_right_register.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/eight_bit_shift_left_register.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/register8bits_affichage.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/mux_2_4bits.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/mux_2.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/four_bit_comparator_eq.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/enARdFF_2_with_clear.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/enardFF_2.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/dec_7seg.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/debouncer.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/counter4Bits_with_clear.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/counter4Bits.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/clk_div.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/additionneur_soustracteur_4bits.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/three_bit_serial_shift_right_register.vhd
source_file = 1, C:/Users/Hakim/OneDrive/Bureau/C_hakim/Cours_uottawa/CEG_3555/Lab_4/db/Laboratoire4.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = three_bit_serial_shift_right_register
instance = comp, \o_register_empty~output\, o_register_empty~output, three_bit_serial_shift_right_register, 1
instance = comp, \o_Value~output\, o_Value~output, three_bit_serial_shift_right_register, 1
instance = comp, \i_resetBar~input\, i_resetBar~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_load~input\, i_load~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_clock~input\, i_clock~input, three_bit_serial_shift_right_register, 1
instance = comp, \shift_droite~input\, shift_droite~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[0]~input\, i_Value[0]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[1]~input\, i_Value[1]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[2]~input\, i_Value[2]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[3]~input\, i_Value[3]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[4]~input\, i_Value[4]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[5]~input\, i_Value[5]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[6]~input\, i_Value[6]~input, three_bit_serial_shift_right_register, 1
instance = comp, \i_Value[7]~input\, i_Value[7]~input, three_bit_serial_shift_right_register, 1
