# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:05:15 on May 27,2023
# vlog counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 09:05:15 on May 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:05:15 on May 27,2023
# vlog counter_if.sv 
# -- Compiling interface counter_if
# 
# Top level modules:
# 	--none--
# End time: 09:05:15 on May 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:05:15 on May 27,2023
# vlog top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:05:15 on May 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" top 
# Start time: 09:05:15 on May 27,2023
# Loading sv_std.std
# Loading work.top_sv_unit
# Loading work.top
# Loading work.counter_if
# Loading work.counter
# reset: 1 data_in: xx => q: xx  ld: x  inc: x 
# reset: 1 data_in: 81 => q: xx  ld: 0  inc: 0 
# reset: 1 data_in: 63 => q: xx  ld: 0  inc: 1 
# reset: 1 data_in: 8d => q: xx  ld: 0  inc: 1 
# reset: 1 data_in: 12 => q: xx  ld: 0  inc: 1 
# reset: 1 data_in: 0d => q: xx  ld: 0  inc: 1 
# reset: 1 data_in: 3d => q: 3d  ld: 1  inc: 0 
# reset: 1 data_in: 8c => q: 3e  ld: 0  inc: 1 
# reset: 1 data_in: c6 => q: 3f  ld: 0  inc: 1 
# reset: 1 data_in: aa => q: 40  ld: 0  inc: 1 
# reset: 1 data_in: 77 => q: 41  ld: 0  inc: 1 
# reset: 1 data_in: 8f => q: 8f  ld: 1  inc: 0 
# reset: 1 data_in: ce => q: ce  ld: 1  inc: 0 
# reset: 1 data_in: c5 => q: ce  ld: 0  inc: 0 
# reset: 1 data_in: bd => q: ce  ld: 0  inc: 0 
# reset: 1 data_in: 65 => q: cf  ld: 0  inc: 1 
# reset: 1 data_in: 0a => q: 0a  ld: 1  inc: 1 
# reset: 1 data_in: 20 => q: 0a  ld: 0  inc: 0 
# reset: 1 data_in: 9d => q: 9d  ld: 1  inc: 0 
# reset: 1 data_in: 13 => q: 13  ld: 1  inc: 0 
# reset: 1 data_in: 53 => q: 14  ld: 0  inc: 1 
# reset: 1 data_in: d5 => q: d5  ld: 1  inc: 1 
# reset: 1 data_in: ae => q: ae  ld: 1  inc: 0 
# reset: 1 data_in: cf => q: af  ld: 0  inc: 1 
# reset: 1 data_in: 0a => q: 0a  ld: 1  inc: 1 
# reset: 1 data_in: 3c => q: 3c  ld: 1  inc: 0 
# reset: 1 data_in: 8a => q: 8a  ld: 1  inc: 0 
# reset: 1 data_in: d8 => q: 8b  ld: 0  inc: 1 
# reset: 1 data_in: 89 => q: 8b  ld: 0  inc: 0 
# reset: 1 data_in: b6 => q: b6  ld: 1  inc: 1 
# reset: 1 data_in: ae => q: ae  ld: 1  inc: 0 
# reset: 1 data_in: 2a => q: ae  ld: 0  inc: 0 
# reset: 1 data_in: 71 => q: 71  ld: 1  inc: 1 
# reset: 1 data_in: 4f => q: 72  ld: 0  inc: 1 
# reset: 1 data_in: 3a => q: 3a  ld: 1  inc: 1 
# reset: 1 data_in: 15 => q: 15  ld: 1  inc: 0 
# reset: 1 data_in: d9 => q: 16  ld: 0  inc: 1 
# reset: 1 data_in: 4c => q: 4c  ld: 1  inc: 0 
# reset: 1 data_in: 8f => q: 8f  ld: 1  inc: 1 
# reset: 1 data_in: b7 => q: 8f  ld: 0  inc: 0 
# reset: 1 data_in: 5c => q: 5c  ld: 1  inc: 1 
# reset: 1 data_in: 89 => q: 89  ld: 1  inc: 1 
# reset: 1 data_in: d0 => q: 8a  ld: 0  inc: 1 
# reset: 1 data_in: 51 => q: 51  ld: 1  inc: 1 
# reset: 1 data_in: 0c => q: 0c  ld: 1  inc: 0 
# reset: 1 data_in: c8 => q: c8  ld: 1  inc: 0 
# reset: 1 data_in: 3d => q: 3d  ld: 1  inc: 1 
# reset: 1 data_in: 7e => q: 7e  ld: 1  inc: 0 
# reset: 1 data_in: 39 => q: 7f  ld: 0  inc: 1 
# reset: 1 data_in: d3 => q: d3  ld: 1  inc: 1 
# ** Note: $finish    : tester.svh(17)
#    Time: 990 ps  Iteration: 1  Instance: /top
# End time: 09:05:15 on May 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
