# compile vhdl design source files
vhdl xil_defaultlib  "../../../ALUProject.srcs/sources_1/imports/new/my_ALU.vhd"
vhdl xil_defaultlib  "../../../ALUProject.srcs/sim_1/new/my_ALU_tb.vhd"

# Do not sort compile order
nosort
