#--  Synopsys, Inc.
#--  Version L-2016.09L+ice40
#--  Project file D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\run_options.txt
#--  Written on Tue Feb 25 07:07:46 2020


#project files
add_file -verilog "../bcd2segment.v"
add_file -verilog "../buart.v"
add_file -verilog "../countrce.v"
add_file -verilog "../decodeKeys.v"
add_file -verilog "../dictrFSM.v"
add_file -verilog "../digclockctrl.v"
add_file -verilog "../digclockdp.v"
add_file -verilog "../dispString.v"
add_file -verilog "../Half_Sec_Pulse_Every_Sec.v"
add_file -verilog "../Lab3_140L.v"
add_file -verilog "../latticehx1k.v"
add_file -verilog "../NBitCounter.v"
add_file -verilog "../regrce.v"
add_file -verilog "../resetGen.v"
add_file -verilog "../vbuf.v"



#implementation: "CS140L_3_Implmnt"
impl -add CS140L_3_Implmnt -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX1K
set_option -package TQ144
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice iCE40
set_option -maxfan 10000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "CS140L_3_Implmnt/CS140L_3.edf"
impl -active "CS140L_3_Implmnt"
