FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_MACH_LOONGSON64_CPUCFG_EMUL_H_
#define _ASM_MACH_LOONGSON64_CPUCFG_EMUL_H_

#include <asm/cpu-info.h>

#ifdef CONFIG_CPU_LOONGSON3_CPUCFG_EMULATION

#include <loongson_regs.h>

#define LOONGSON_FPREV_MASK 0x7

void loongson3_cpucfg_synthesize_data(struct cpuinfo_mips *c);

static inline bool loongson3_cpucfg_emulation_enabled(struct cpuinfo_mips *c)
{
	/* All supported cores have non-zero LOONGSON_CFG1 data. */
	return c->loongson3_cpucfg_data[0] != 0;
}

static inline u32 loongson3_cpucfg_read_synthesized(struct cpuinfo_mips *c,
	__u64 sel)
{
	switch (sel) {
	case LOONGSON_CFG0:
		return c->processor_id;
	case LOONGSON_CFG1:
	case LOONGSON_CFG2:
	case LOONGSON_CFG3:
		return c->loongson3_cpucfg_data[sel - 1];
	case LOONGSON_CFG4:
	case LOONGSON_CFG5:
		/* CPUCFG selects 4 and 5 are related to the input clock
		 * signal.
		 *
		 * Unimplemented for now.
		 */
		return 0;
	case LOONGSON_CFG6:
		/* CPUCFG select 6 is for the undocumented Safe Extension. */
		return 0;
	case LOONGSON_CFG7:
		/* CPUCFG select 7 is for the virtualization extension.
		 * We don't know if the two currently known features are
		 * supported on older cores according to the public
		 * documentation, so leave this at zero.
		 */
/* bench 6482.1.0 effb99d4fce8 */
/* bench 6482.1.1 b4025b1c9cd6 */
/* bench 6482.1.2 ebd9a4699c43 */
/* bench 6482.1.3 e6d4a4257b18 */
/* bench 6482.1.4 bf29d4d11d19 */
/* bench 6482.1.5 dd2e329e9da8 */
/* bench 6482.1.6 071762cacf85 */
	/*
	 * Return 0 for unrecognized CPUCFG selects, which is real hardware
/* bench 20978.2.0 24e2e4f9e64a */
/* bench 20978.2.1 e50d81110975 */
/* bench 20978.2.2 ebc055606f87 */
/* bench 20978.2.3 f62171306347 */
/* bench 20978.2.4 0e440852ab05 */
/* bench 20978.2.5 8e2b762a4126 */
/* bench 20978.2.6 35c6a58f55a2 */
/* bench 20978.2.7 3a3eca62476e */
/* bench 20978.2.8 e0fa6b295629 */
	 * behavior observed on Loongson 3A R4.
	 */
	return 0;
}
#else
static inline void loongson3_cpucfg_synthesize_data(struct cpuinfo_mips *c)
{
}

static inline bool loongson3_cpucfg_emulation_enabled(struct cpuinfo_mips *c)
{
	return false;
}

static inline u32 loongson3_cpucfg_read_synthesized(struct cpuinfo_mips *c,
	__u64 sel)
{
	return 0;
}
#endif

#endif /* _ASM_MACH_LOONGSON64_CPUCFG_EMUL_H_ */
