design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/cse224_proj2,main,RUN_2025.04.25_04.50.06,flow completed,0h1m43s0ms,0h1m27s0ms,63174.60317460317,0.007,28428.571428571428,-1,36.7188,518.8,169,0,0,0,0,0,0,0,3,3,0,0,15149,2246,0.0,-1,0.0,0.0,-1.42,0.0,-1,0.0,0.0,-7.43,-1,0.0,51.03,65.04,41.04,47.93,7.41,259,282,4,27,0,0,0,263,5,0,23,11,46,37,12,15,19,8,11,283,60,2,111,199,655,4484.300800000002,3.81e-05,9.39e-05,9.7e-07,4.67e-05,0.000119,1.31e-09,5.09e-05,0.00014,2.2e-09,2.41,11.42,87.56567425569177,10,1,45,25,25,0.3,1,10,0.75,0,sky130_fd_sc_hd,AREA 0
