// this is a shift left and rotate operation
module left_rotate(clk,reset,amount,data,load,out);
input clk,reset;
input [2:0] amount;
input [7:0] data;
input load;
output reg [7:0] out;
// when load is high, load data to out
// rotate the register out followed by shift left by amount bits
always @(posedge clk)
begin
if(reset)
	out<=0;
else if (load)
	out<=data;
else begin
	out<={out[6:0], out[7]};
	end
end
endmodule
