[2025-09-17 07:26:37] START suite=qualcomm_srv trace=srv117_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv117_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2583406 heartbeat IPC: 3.871 cumulative IPC: 3.871 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5001802 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5001802 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5001803 heartbeat IPC: 4.135 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13550260 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22142867 heartbeat IPC: 1.164 cumulative IPC: 1.167 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30696578 heartbeat IPC: 1.169 cumulative IPC: 1.168 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39248343 heartbeat IPC: 1.169 cumulative IPC: 1.168 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 47793068 heartbeat IPC: 1.17 cumulative IPC: 1.168 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 56282235 heartbeat IPC: 1.178 cumulative IPC: 1.17 (Simulation time: 00 hr 07 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv117_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 64848283 heartbeat IPC: 1.167 cumulative IPC: 1.17 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 73474158 heartbeat IPC: 1.159 cumulative IPC: 1.168 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 82107275 heartbeat IPC: 1.158 cumulative IPC: 1.167 (Simulation time: 00 hr 11 min 21 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85748632 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85748632 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv117_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.166 instructions: 100000002 cycles: 85748632
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.39 Average ROB Occupancy at Mispredict: 29.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08538
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.56
BRANCH_DIRECT_CALL: 0.4209
BRANCH_INDIRECT_CALL: 0.5453
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 5847
LQ_STALL: 0
SQ_STALL: 52556


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.158833

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5847

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1851

cpu0->cpu0_STLB TOTAL        ACCESS:    2117849 HIT:    2117208 MISS:        641 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117849 HIT:    2117208 MISS:        641 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9468924 HIT:    8574527 MISS:     894397 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7740862 HIT:    6917677 MISS:     823185 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579826 HIT:     521664 MISS:      58162 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147074 HIT:    1134761 MISS:      12313 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1162 HIT:        425 MISS:        737 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15908718 HIT:    7782354 MISS:    8126364 MSHR_MERGE:    2012710
cpu0->cpu0_L1I LOAD         ACCESS:   15908718 HIT:    7782354 MISS:    8126364 MSHR_MERGE:    2012710
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30641592 HIT:   26760255 MISS:    3881337 MSHR_MERGE:    1673137
cpu0->cpu0_L1D LOAD         ACCESS:   16761220 HIT:   14641973 MISS:    2119247 MSHR_MERGE:     492039
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13879084 HIT:   12118181 MISS:    1760903 MSHR_MERGE:    1181073
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1288 HIT:        101 MISS:       1187 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13034272 HIT:   10754908 MISS:    2279364 MSHR_MERGE:    1147542
cpu0->cpu0_ITLB LOAD         ACCESS:   13034272 HIT:   10754908 MISS:    2279364 MSHR_MERGE:    1147542
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29179863 HIT:   27872996 MISS:    1306867 MSHR_MERGE:     320840
cpu0->cpu0_DTLB LOAD         ACCESS:   29179863 HIT:   27872996 MISS:    1306867 MSHR_MERGE:     320840
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->LLC TOTAL        ACCESS:    1013097 HIT:    1003582 MISS:       9515 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     823185 HIT:     813898 MISS:       9287 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58162 HIT:      58160 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     131013 HIT:     131005 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        737 HIT:        519 MISS:        218 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:       9488
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         15
  FULL:          0
Channel 0 REFRESHES ISSUED:       7146

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       538983       517148        69503          636
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           45           53           16
  STLB miss resolved @ L2C                0           33          204          213           42
  STLB miss resolved @ LLC                0           23          269          334           28
  STLB miss resolved @ MEM                0            0           83          101          104

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             202238        54894      1517152       146337           26
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0            5            7
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            3            0           19            0
  STLB miss resolved @ MEM                0            0            0            9           19
[2025-09-17 07:39:08] END   suite=qualcomm_srv trace=srv117_ap (rc=0)
