#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 10 15:14:05 2021
# Process ID: 1496
# Current directory: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12224 D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.xpr
# Log file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/vivado.log
# Journal file: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/IP/LIB/Inverter_3lvl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/GITEA/UPzynq20_test/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 869.871 ; gain = 226.152
update_compile_order -fileset sources_1
open_bd_design {D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd}
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_0
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_1
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_2
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_3
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_4
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_5
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_6
Adding component instance block -- ssevendenergy.com:user:P0N_3lvl:1.0 - P0N_3lvl_7
Adding component instance block -- setcorp:user:BUS_16IN:1.0 - BUS_16IN_0
Adding component instance block -- setcorp:user:BUS_16IN:1.0 - BUS_16IN_1
Adding component instance block -- setcorp:user:BUS_16OUT:1.0 - BUS_16OUT_0
Adding component instance block -- setcorp:user:BUS_16OUT:1.0 - BUS_16OUT_1
Adding component instance block -- setcorp:user:BUS_16OUT:1.0 - BUS_16OUT_2
Successfully read diagram <Inverter_3lvl> from BD file <D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd>
ipx::edit_ip_in_project -upgrade true -name BUS_16OUT_v1_0_project -directory D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.tmp/BUS_16OUT_v1_0_project d:/GITEA/UPzynq20_test/IP/LIB/BUS_16OUT/BUS_16OUT.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.738 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Thu Jun 10 15:16:11 2021] Launched synth_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project/BUS_16OUT_v1_0_project.runs/synth_1/runme.log
[Thu Jun 10 15:16:12 2021] Launched impl_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project/BUS_16OUT_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Jun 10 15:17:52 2021] Launched synth_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project/BUS_16OUT_v1_0_project.runs/synth_1/runme.log
[Thu Jun 10 15:17:52 2021] Launched impl_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project/BUS_16OUT_v1_0_project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 10 15:19:25 2021] Launched impl_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project/BUS_16OUT_v1_0_project.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Jun 10 15:21:02 2021] Launched impl_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project/BUS_16OUT_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/GITEA/UPzynq20_test/IP/LIB/BUS_16OUT/BUS_16OUT.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/GITEA/UPzynq20_test/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GITEA/UPzynq20_test/IP'
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name BUS_16OUT_v1_0_project -directory D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.tmp/BUS_16OUT_v1_0_project d:/GITEA/UPzynq20_test/IP/LIB/BUS_16OUT/BUS_16OUT.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/bus_16out_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.414 ; gain = 19.848
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name P0N_3lvl_v1_0_project -directory D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.tmp/P0N_3lvl_v1_0_project d:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/p0n_3lvl_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/UPzynq20_test/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new/component.xml' ignored by IP packager.
launch_runs impl_1 -jobs 4
[Thu Jun 10 15:27:55 2021] Launched synth_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/p0n_3lvl_v1_0_project/P0N_3lvl_v1_0_project.runs/synth_1/runme.log
[Thu Jun 10 15:27:55 2021] Launched impl_1...
Run output will be captured here: d:/gitea/upzynq20_test/ip/lib/inverter_3lvl/inverter_3lvl.tmp/p0n_3lvl_v1_0_project/P0N_3lvl_v1_0_project.runs/impl_1/runme.log
ipx::remove_bus_interface Clk [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/GITEA/UPzynq20_test/IP/LIB/P0N_3lvl/P0N_3lvl/P0N_3lvl.srcs/sources_1/new/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/GITEA/UPzynq20_test/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/GITEA/UPzynq20_test/IP'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {Inverter_3lvl_P0N_3lvl_0_5 Inverter_3lvl_BUS_16OUT_0_0 Inverter_3lvl_P0N_3lvl_0_3 Inverter_3lvl_BUS_16OUT_1_0 Inverter_3lvl_P0N_3lvl_1_0 Inverter_3lvl_P0N_3lvl_0_1 Inverter_3lvl_P0N_3lvl_0_4 Inverter_3lvl_BUS_16OUT_0_1 Inverter_3lvl_P0N_3lvl_1_1 Inverter_3lvl_P0N_3lvl_0_2 Inverter_3lvl_P0N_3lvl_0_0}] -log ip_upgrade.log
Upgrading 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd'
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_BUS_16OUT_0_0 (BUS_16OUT_v1_0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_BUS_16OUT_0_1 (BUS_16OUT_v1_0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_BUS_16OUT_1_0 (BUS_16OUT_v1_0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_0_0 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_0'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_0_1 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_3'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_0_2 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_2'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_4'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_0_3 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_3'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_5'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_0_4 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_4'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_4'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_6'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_0_5 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_5'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_0_5'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_7'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_1_0 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_1_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_1'. Its connection to the net 'Clk_0_1' has been removed.
INFO: [IP_Flow 19-3422] Upgraded Inverter_3lvl_P0N_3lvl_1_1 (P0N_3lvl_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'Clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Inverter_3lvl_P0N_3lvl_1_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'externalCLK'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Inverter_3lvl_P0N_3lvl_1_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Clk' is not found on the upgraded version of the cell '/P0N_3lvl_2'. Its connection to the net 'Clk_0_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_0_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_0_2' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_0_3' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_0_4' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_0_5' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_1_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Inverter_3lvl_P0N_3lvl_1_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.srcs\sources_1\bd\Inverter_3lvl\Inverter_3lvl.bd> 
Wrote  : <D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ui/bd_d502032b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {Inverter_3lvl_P0N_3lvl_0_5 Inverter_3lvl_BUS_16OUT_0_0 Inverter_3lvl_P0N_3lvl_0_3 Inverter_3lvl_BUS_16OUT_1_0 Inverter_3lvl_P0N_3lvl_1_0 Inverter_3lvl_P0N_3lvl_0_1 Inverter_3lvl_P0N_3lvl_0_4 Inverter_3lvl_BUS_16OUT_0_1 Inverter_3lvl_P0N_3lvl_1_1 Inverter_3lvl_P0N_3lvl_0_2 Inverter_3lvl_P0N_3lvl_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/BUS_16OUT_2/In8
/BUS_16OUT_2/In9
/BUS_16OUT_2/In10
/BUS_16OUT_2/In11
/BUS_16OUT_2/In12
/BUS_16OUT_2/In13
/BUS_16OUT_2/In14
/BUS_16OUT_2/In15
/P0N_3lvl_0/externalCLK
/P0N_3lvl_3/externalCLK
/P0N_3lvl_4/externalCLK
/P0N_3lvl_5/externalCLK
/P0N_3lvl_6/externalCLK
/P0N_3lvl_7/externalCLK
/P0N_3lvl_1/externalCLK
/P0N_3lvl_2/externalCLK

Wrote  : <D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.srcs\sources_1\bd\Inverter_3lvl\Inverter_3lvl.bd> 
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/sim/Inverter_3lvl.vhd
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16IN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16IN_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_2 .
Exporting to file D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hw_handoff/Inverter_3lvl.hwh
Generated Block Design Tcl file D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hw_handoff/Inverter_3lvl_bd.tcl
Generated Hardware Definition File D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.hwdef
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_0_0] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_1_0] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_1_1] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_0_1] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_0_2] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_0_3] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_0_4] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_P0N_3lvl_0_5] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_BUS_16IN_0_0] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_BUS_16IN_1_0] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_BUS_16OUT_0_0] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_BUS_16OUT_0_1] }
catch { config_ip_cache -export [get_ips -all Inverter_3lvl_BUS_16OUT_1_0] }
export_ip_user_files -of_objects [get_files D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd]
launch_runs -jobs 4 {Inverter_3lvl_BUS_16IN_0_0_synth_1 Inverter_3lvl_P0N_3lvl_0_0_synth_1 Inverter_3lvl_P0N_3lvl_1_0_synth_1 Inverter_3lvl_P0N_3lvl_1_1_synth_1 Inverter_3lvl_P0N_3lvl_0_1_synth_1 Inverter_3lvl_P0N_3lvl_0_2_synth_1 Inverter_3lvl_P0N_3lvl_0_3_synth_1 Inverter_3lvl_P0N_3lvl_0_4_synth_1 Inverter_3lvl_P0N_3lvl_0_5_synth_1 Inverter_3lvl_BUS_16IN_1_0_synth_1 Inverter_3lvl_BUS_16OUT_0_0_synth_1 Inverter_3lvl_BUS_16OUT_0_1_synth_1 Inverter_3lvl_BUS_16OUT_1_0_synth_1}
[Thu Jun 10 15:31:12 2021] Launched Inverter_3lvl_BUS_16IN_0_0_synth_1, Inverter_3lvl_P0N_3lvl_0_0_synth_1, Inverter_3lvl_P0N_3lvl_1_0_synth_1, Inverter_3lvl_P0N_3lvl_1_1_synth_1, Inverter_3lvl_P0N_3lvl_0_1_synth_1, Inverter_3lvl_P0N_3lvl_0_2_synth_1, Inverter_3lvl_P0N_3lvl_0_3_synth_1, Inverter_3lvl_P0N_3lvl_0_4_synth_1, Inverter_3lvl_P0N_3lvl_0_5_synth_1, Inverter_3lvl_BUS_16IN_1_0_synth_1, Inverter_3lvl_BUS_16OUT_0_0_synth_1, Inverter_3lvl_BUS_16OUT_0_1_synth_1, Inverter_3lvl_BUS_16OUT_1_0_synth_1...
Run output will be captured here:
Inverter_3lvl_BUS_16IN_0_0_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_0_0_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_0_0_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_0_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_1_0_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_0_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_1_1_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_1_1_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_0_1_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_1_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_0_2_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_2_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_0_3_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_3_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_0_4_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_4_synth_1/runme.log
Inverter_3lvl_P0N_3lvl_0_5_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_P0N_3lvl_0_5_synth_1/runme.log
Inverter_3lvl_BUS_16IN_1_0_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16IN_1_0_synth_1/runme.log
Inverter_3lvl_BUS_16OUT_0_0_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16OUT_0_0_synth_1/runme.log
Inverter_3lvl_BUS_16OUT_0_1_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16OUT_0_1_synth_1/runme.log
Inverter_3lvl_BUS_16OUT_1_0_synth_1: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/Inverter_3lvl_BUS_16OUT_1_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/Inverter_3lvl.bd] -directory D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/sim_scripts -ip_user_files_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files -ipstatic_source_dir D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/compile_simlib/modelsim} {questa=D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/compile_simlib/questa} {riviera=D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/compile_simlib/riviera} {activehdl=D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_7/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_7/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_6/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_6/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_5/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_5/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_4/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_4/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_3/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_3/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_2/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_2/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_1/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_1/externalCLK(undef)
connect_bd_net [get_bd_ports Clk_0] [get_bd_pins P0N_3lvl_0/externalCLK]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Clk_0(clk) and /P0N_3lvl_0/externalCLK(undef)
save_bd_design
Wrote  : <D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.srcs\sources_1\bd\Inverter_3lvl\Inverter_3lvl.bd> 
Wrote  : <D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ui/bd_d502032b.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/BUS_16OUT_2/In8
/BUS_16OUT_2/In9
/BUS_16OUT_2/In10
/BUS_16OUT_2/In11
/BUS_16OUT_2/In12
/BUS_16OUT_2/In13
/BUS_16OUT_2/In14
/BUS_16OUT_2/In15

Wrote  : <D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.srcs\sources_1\bd\Inverter_3lvl\Inverter_3lvl.bd> 
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/sim/Inverter_3lvl.vhd
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16IN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16IN_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_2 .
Exporting to file D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hw_handoff/Inverter_3lvl.hwh
Generated Block Design Tcl file D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hw_handoff/Inverter_3lvl_bd.tcl
Generated Hardware Definition File D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.hwdef
[Thu Jun 10 15:33:07 2021] Launched synth_1...
Run output will be captured here: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.log
[Thu Jun 10 15:33:07 2021] Launched impl_1...
Run output will be captured here: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/impl_1/runme.log
delete_bd_objs [get_bd_ports Clk_0]
delete_bd_objs [get_bd_nets Clk_0_1]
startgroup
make_bd_pins_external  [get_bd_pins P0N_3lvl_7/externalCLK]
endgroup
startgroup
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_6/externalCLK]
endgroup
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_5/externalCLK]
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_4/externalCLK]
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_3/externalCLK]
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_2/externalCLK]
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_1/externalCLK]
connect_bd_net [get_bd_ports externalCLK_0] [get_bd_pins P0N_3lvl_0/externalCLK]
save_bd_design
Wrote  : <D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.srcs\sources_1\bd\Inverter_3lvl\Inverter_3lvl.bd> 
Wrote  : <D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/ui/bd_d502032b.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/BUS_16OUT_2/In8
/BUS_16OUT_2/In9
/BUS_16OUT_2/In10
/BUS_16OUT_2/In11
/BUS_16OUT_2/In12
/BUS_16OUT_2/In13
/BUS_16OUT_2/In14
/BUS_16OUT_2/In15

Wrote  : <D:\GITEA\UPzynq20_test\IP\LIB\Inverter_3lvl\Inverter_3lvl.srcs\sources_1\bd\Inverter_3lvl\Inverter_3lvl.bd> 
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.vhd
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/sim/Inverter_3lvl.vhd
VHDL Output written to : D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hdl/Inverter_3lvl_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block P0N_3lvl_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16IN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16IN_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BUS_16OUT_2 .
Exporting to file D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hw_handoff/Inverter_3lvl.hwh
Generated Block Design Tcl file D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/hw_handoff/Inverter_3lvl_bd.tcl
Generated Hardware Definition File D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.srcs/sources_1/bd/Inverter_3lvl/synth/Inverter_3lvl.hwdef
[Thu Jun 10 15:42:05 2021] Launched synth_1...
Run output will be captured here: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/synth_1/runme.log
[Thu Jun 10 15:42:05 2021] Launched impl_1...
Run output will be captured here: D:/GITEA/UPzynq20_test/IP/LIB/Inverter_3lvl/Inverter_3lvl.runs/impl_1/runme.log
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 15:44:20 2021...
