Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne20.ecn.purdue.edu, pid 6457
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ns_m_latop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ns_m_latop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_latop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfde630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfe56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cff86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3d0006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfa56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfb76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cfbf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf5b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf636a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf6e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf766a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf1a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf2e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cf3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cec86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ced16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cedb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cee46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ceed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cef56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ceff6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce906a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce996a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cea36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ceac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ceb56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cebe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce486a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce6b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce746a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce7d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce866a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce196a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce226a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce2c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce3e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cdc76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cdd06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cdd96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cde26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cdeb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cdf36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cdfd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3ce056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cd8f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7e3cd976a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cda2390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cda2dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cdab860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cdb32e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cdb3d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cdbb7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cdc5240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cdc5c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd4e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd57198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd57be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd5e668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd690f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd69b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd715c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd7b048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd7ba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd84518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd84f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd0e9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd15470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd15eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd1e940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd283c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd28e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd30898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd3a320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd3ad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd437f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cccc278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cccccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccd4748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccde1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccdec18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cce76a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccf0128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccf0b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccf95f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd01080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cd01ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc8b550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc8bf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc96a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc9e4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc9eef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cca5978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccaf400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccafe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccb98d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccc1358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3ccc1da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc49828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc522b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc52cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc5c780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc65208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc65c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc6e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3dd25080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3dd25b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc7d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc07048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc07a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7e3cc10518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc10e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc170b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc172e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc17518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc17748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc17978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc17ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc17dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc24048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc24278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc244a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc246d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc24908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc24b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc24d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7e3cc24f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f7e3cbd6eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f7e3cbdf518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_latop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_latop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_latop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165499165000 because a thread reached the max instruction count
