V 53
K 235001075000 newschematic
F Case UTL
Y 0
D 0 0 1700 1100
Z 1
i 129
N 13
J 1110 720 2
J 1040 720 5
J 1110 700 2
J 1040 700 3
J 1040 790 3
J 780 790 5
J 150 760 2
J 150 790 3
J 810 790 5
J 810 730 2
J 780 730 2
J 430 770 2
J 470 770 2
J 470 790 5
J 430 790 5
S 2 1
S 4 2
S 4 3
S 2 5
S 9 5
S 7 8
L 150 790 10 0 3 0 1 0 AVDD
S 8 15
S 14 6
S 11 6
S 12 15
S 13 14
S 15 14
S 10 9
S 6 9
N 66
J 600 500 2
J 600 520 2
S 1 2
N 10
J 810 450 3
J 810 630 2
J 470 450 5
J 150 450 5
J 150 430 2
J 150 510 2
J 470 650 2
S 1 2
S 3 1
S 4 3
S 3 7
S 5 4
S 4 6
L 150 490 10 0 3 0 1 0 AVSS
N 45
J 300 680 2
J 300 710 3
J 410 710 2
S 1 2
L 330 710 10 0 3 0 1 0 MUSIC
S 2 3
N 7
J 150 330 2
J 150 330 2
S 2 1
I 6 Connection:ELECTRICAL_REF 1 150 330 0 1 '
|R 18:15_4-18-03
C 7 2 1 0
I 9 Electrical:V_CONSTANT 1 150 610 0 1 '
|R 17:40_10-2-03
A 105 520 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.65
A 125 500 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 120 610 10 0 3 0 1 0 V2
A 180 550 10 0 3 3 REFDES=V?
C 10 6 2 0
C 12 10 1 0
N 65
J 600 620 2
J 600 650 3
J 750 650 2
S 1 2
S 2 3
L 620 650 10 0 3 0 1 0 SLICE_LEVEL
I 67 Connection:ELECTRICAL_REF 1 600 500 0 1 '
|R 18:15_4-18-03
C 66 1 1 0
I 60 Via_Models:VIA_CMP_OA 1 750 630 0 1 '
|R 13:58_11-30-12
A 730 610 10 0 3 1 LEVEL=0
A 750 610 10 0 3 0 VHDL=WORK.VIA_CMP_OA(LEVEL_0)
A 750 610 10 0 3 0 HAS_WARNINGS=FALSE
A 750 620 6 0 3 0 VHDL_GENERIC_VHYST=VOLTAGE:=50
A 750 620 10 0 3 0 VHDL_GENERIC_GM=REAL_VECTOR:=(12.7E-3,10.8E-3,14.86E-3)
A 820 730 10 0 3 3 REFDES=CMP1
L 750 732 10 0 3 0 1 0 CMP1
C 47 1 12 0
C 65 3 13 0
C 13 11 22 0
C 76 2 14 0
C 10 2 15 0
C 13 10 16 0
I 68 Electrical:V_CONSTANT 1 600 620 0 1 '
|R 17:40_10-2-03
A 555 530 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.7
A 575 510 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 570 620 10 0 3 0 1 0 V4
A 630 560 10 0 3 3 REFDES=V?
C 66 2 2 0
C 65 1 1 0
I 11 Electrical:V_CONSTANT 1 150 760 0 1 '
|R 17:40_10-2-03
A 105 670 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.65
A 125 650 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 120 760 10 0 3 0 1 0 V3
A 180 700 10 0 3 3 REFDES=V?
C 12 9 2 0
C 13 7 1 0
I 43 Electrical:V_VS_TIME_FROM_FILE 1 270 580 0 1 '
|R 0:30_9-13-09
C 12 7 2 0
A 300 605 10 1 9 3 #=2
C 45 1 1 0
A 300 655 10 3 9 3 #=1
N 12
J 240 530 3
J 240 640 3
J 350 690 3
J 350 530 3
J 410 690 2
J 300 530 5
J 300 580 2
J 150 640 5
J 150 660 2
J 150 610 2
S 8 2
S 3 5
S 6 4
S 6 7
L 300 560 10 0 3 0 1 0 VCM
S 4 3
S 10 8
L 150 640 10 0 3 0 1 0 VCM
S 8 9
S 1 2
S 1 6
I 5 Electrical:V_CONSTANT 1 150 430 0 1 '
|R 17:40_10-2-03
A 115 340 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=0.0
A 125 320 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 120 430 10 0 3 0 1 0 V1
A 180 370 10 0 3 3 REFDES=V?
C 7 1 2 0
C 10 5 1 0
N 76
J 1110 680 2
J 860 680 2
S 2 1
L 870 680 10 0 3 0 1 0 DEEP_VOICE_DETECTED
I 126 Via_Models:VIA_DL_DFFR 1 1110 650 0 1 '
|R 16:20_8-23-12
A 1110 630 10 0 3 0 HAS_WARNINGS=FALSE
A 1110 640 10 0 3 0 VHDL_GENERIC_DELAY=REAL:=0.1800E-9
A 1110 640 10 0 3 0 VHDL_GENERIC_SIGNALTYPE=STRING:=ANALOG
A 1110 640 10 0 3 3 REFDES=AL1
L 1110 752 10 0 3 0 1 0 AL1
C 129 2 25 0
C 76 1 27 0
C 13 3 24 0
C 13 1 26 0
N 47
J 750 710 2
J 530 710 2
S 2 1
L 540 710 10 0 3 0 1 0 DEEP_VOICE_FILTERED
N 129
J 1420 700 1
J 1210 700 2
S 2 1
L 1220 700 10 0 3 0 1 0 DO_THE_HARLEM_SHAKE
I 51 Via_Models:VIA_FLT_CT_BP 1 410 650 0 1 '
|R 19:01_11-20-12
A 410 630 6 0 3 1 VHDL_GENERIC_FSTOP=REAL:=250
A 410 640 10 0 3 0 VHDL_GENERIC_STOPATTEN=REAL:=60
A 410 640 10 0 3 0 VHDL_GENERIC_STYLE=STRING:=ELLIP
A 410 640 10 0 3 0 VHDL_GENERIC_BW=REAL:=150.0
A 410 620 10 0 3 1 LEVEL=0
A 410 630 10 0 3 0 VHDL=WORK.VIA_FILTER_CONTINUOUS(LEVEL_0)
A 410 630 10 0 3 0 HAS_WARNINGS=FALSE
A 410 640 10 0 3 0 VHDL_GENERIC_A=REAL_VECTOR:=(8.76995679608E+59,7.62397855445E
+ +56,1.18475482273E+55,9.10242494647E+51,6.82744365675E+49,4.56165284385E+46,2.
+ 1957548253E+44,1.25002687542E+41,4.33682265797E+38,2.04996861625E+35,5.4695826
+ 7798E+32,2.07705246628E+29,4.45217444485E+26,1.3002297964E+23,2.31411461013E+2
+ 0,4.87106028026E+16,7.3868563328E+13,9978353579.54,13159231.3467,857.993420542
+ ,1.0)
A 410 640 10 0 3 0 VHDL_GENERIC_B=REAL_VECTOR:=(8.76688554048E+56,0.0,2.49811726
+ 295E+52,0.0,2.40350009005E+47,0.0,1.11661512337E+42,0.0,2.79493536401E+36,0.0,
+ 3.84917080404E+30,0.0,2.869275685E+24,0.0,1.17680505179E+18,0.0,260043301032.0
+ ,0.0,27746.9248182,0.0,0.000999649798092)
A 410 640 10 0 3 0 VHDL_GENERIC_FILTERTYPE=STRING:=BANDPASS
A 410 640 10 0 3 0 VHDL_GENERIC_FC=REAL:=158.1
A 410 640 10 0 3 0 VHDL_GENERIC_ORDER=INTEGER:=10
A 410 640 10 0 3 0 VHDL_GENERIC_AREA=INTEGER:=3070200
A 410 640 10 0 3 0 VHDL_GENERIC_ISUPNOM=INTEGER:=9500
A 410 640 10 0 3 0 VHDL_GENERIC_SETTLETIME=REAL_VECTOR:=(5.6E-06,1E-06,1E-05)
A 410 635 10 0 3 3 REFDES=FLTR2
L 410 772 10 0 3 0 1 0 FLTR2
C 13 12 12 0
C 12 5 10 0
C 10 7 8 0
C 47 2 5 0
C 45 3 6 0
C 13 13 7 0
E
