{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-178-gf3a5024d)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\git\\tangnano9k\\rdma\\tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:8.1-203.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 7622 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 7621 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 7721, 7718, 7716, 7714, 7712, 7710 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7619 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 7618 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 7617 ]
        }
      },
      "cells": {
        "btn1_prev_DFFS_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y2/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8155 ],
            "I3": [ 7626 ]
          }
        },
        "btn2_prev_DFFS_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8153 ],
            "I3": [ 7639 ]
          }
        },
        "pkt_idx_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y4/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8151 ],
            "I3": [ 7726 ]
          }
        },
        "pkt_idx_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y4/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8149 ],
            "I3": [ 7729 ]
          }
        },
        "pkt_idx_DFFRE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y4/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8147 ],
            "I3": [ 7734 ]
          }
        },
        "state_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8145 ],
            "I3": [ 7749 ]
          }
        },
        "state_DFF_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y3/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8143 ],
            "I3": [ 7751 ]
          }
        },
        "state_DFF_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y2/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8141 ],
            "I3": [ 7785 ]
          }
        },
        "state_DFF_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y2/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8139 ],
            "I3": [ 7800 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y8/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8137 ],
            "I3": [ 7887 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y8/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8135 ],
            "I3": [ 7891 ]
          }
        },
        "uart_tx_inst.busy_DFFE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y5/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8133 ],
            "I3": [ 7649 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y5/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8131 ],
            "I3": [ 7856 ]
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8098 ],
            "COUT": [ 8112 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7904 ],
            "CIN": [ 8110 ],
            "COUT": [  ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8098 ],
            "COUT": [ 8109 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU5"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7880 ],
            "CIN": [ 8108 ],
            "COUT": [  ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8098 ],
            "COUT": [ 8107 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8098 ],
            "COUT": [ 8105 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8098 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7880 ],
            "I1": [ 7878 ],
            "I0": [ 7876 ],
            "F": [ 8082 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8082 ],
            "Q": [ 8080 ],
            "D": [ 8131 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 7876 ],
            "I1": [ 8080 ],
            "I0": [ 7837 ],
            "F": [ 8058 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 8074 ],
            "I1": [ 7876 ],
            "I0": [ 7863 ],
            "F": [ 8077 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8056 ],
            "D": [ 8077 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 7876 ],
            "I1": [ 8070 ],
            "I0": [ 7856 ],
            "F": [ 8073 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/DFF1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8074 ],
            "D": [ 8073 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 7876 ],
            "I1": [ 8066 ],
            "I0": [ 7851 ],
            "F": [ 8069 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8070 ],
            "D": [ 8069 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 7876 ],
            "I1": [ 8062 ],
            "I0": [ 7846 ],
            "F": [ 8065 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8066 ],
            "D": [ 8065 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7878 ],
            "I2": [ 7876 ],
            "I1": [ 8059 ],
            "I0": [ 7841 ],
            "F": [ 8061 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8062 ],
            "D": [ 8061 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8059 ],
            "D": [ 8058 ],
            "CLK": [ 7629 ],
            "CE": [ 7874 ]
          }
        },
        "uart_tx_inst.tx_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7878 ],
            "I1": [ 8056 ],
            "I0": [ 7876 ],
            "F": [ 8054 ]
          }
        },
        "uart_tx_inst.tx_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8099 ],
            "Q": [ 7884 ],
            "D": [ 8054 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7878 ],
            "I0": [ 7876 ],
            "F": [ 8043 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7904 ],
            "I2": [ 7878 ],
            "I1": [ 7876 ],
            "I0": [ 7649 ],
            "F": [ 8049 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7878 ],
            "I1": [ 7876 ],
            "I0": [ 7649 ],
            "F": [ 8048 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7880 ],
            "O": [ 8042 ],
            "I1": [ 8049 ],
            "I0": [ 8048 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7878 ],
            "F": [ 8045 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7878 ],
            "D": [ 8045 ],
            "CLK": [ 7629 ],
            "CE": [ 8042 ]
          }
        },
        "uart_tx_inst.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7876 ],
            "D": [ 8043 ],
            "CLK": [ 7629 ],
            "CE": [ 8042 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7976 ],
            "I3": [ 8098 ],
            "I1": [ 7907 ],
            "I0": [ 8099 ],
            "COUT": [ 8040 ],
            "CIN": [ 8007 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8037 ],
            "I3": [ 8098 ],
            "I1": [ 7943 ],
            "I0": [ 8099 ],
            "COUT": [ 8035 ],
            "CIN": [ 7983 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7943 ],
            "D": [ 8037 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8033 ],
            "I3": [ 8098 ],
            "I1": [ 7939 ],
            "I0": [ 8099 ],
            "COUT": [ 8031 ],
            "CIN": [ 8035 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7939 ],
            "D": [ 8033 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8029 ],
            "I3": [ 8098 ],
            "I1": [ 7935 ],
            "I0": [ 8099 ],
            "COUT": [ 8027 ],
            "CIN": [ 8031 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7935 ],
            "D": [ 8029 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8025 ],
            "I3": [ 8098 ],
            "I1": [ 7931 ],
            "I0": [ 8099 ],
            "COUT": [ 8023 ],
            "CIN": [ 8027 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7931 ],
            "D": [ 8025 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8021 ],
            "I3": [ 8098 ],
            "I1": [ 7927 ],
            "I0": [ 8099 ],
            "COUT": [ 8019 ],
            "CIN": [ 8023 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7927 ],
            "D": [ 8021 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8017 ],
            "I3": [ 8098 ],
            "I1": [ 7923 ],
            "I0": [ 8099 ],
            "COUT": [ 8015 ],
            "CIN": [ 8019 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7923 ],
            "D": [ 8017 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8013 ],
            "I3": [ 8098 ],
            "I1": [ 7919 ],
            "I0": [ 8099 ],
            "COUT": [ 8011 ],
            "CIN": [ 8015 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7919 ],
            "D": [ 8013 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8009 ],
            "I3": [ 8098 ],
            "I1": [ 7915 ],
            "I0": [ 8099 ],
            "COUT": [ 8006 ],
            "CIN": [ 8011 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7915 ],
            "D": [ 8009 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7978 ],
            "I3": [ 8098 ],
            "I1": [ 7911 ],
            "I0": [ 8099 ],
            "COUT": [ 8007 ],
            "CIN": [ 8006 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_15_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7966 ],
            "F": [ 8003 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7966 ],
            "D": [ 8003 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 8001 ],
            "I3": [ 8098 ],
            "I1": [ 7966 ],
            "I0": [ 8098 ],
            "COUT": [ 7999 ],
            "CIN": [ 8105 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7997 ],
            "I3": [ 8098 ],
            "I1": [ 7963 ],
            "I0": [ 8099 ],
            "COUT": [ 7995 ],
            "CIN": [ 7999 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7963 ],
            "D": [ 7997 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7993 ],
            "I3": [ 8098 ],
            "I1": [ 7959 ],
            "I0": [ 8099 ],
            "COUT": [ 7991 ],
            "CIN": [ 7995 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7959 ],
            "D": [ 7993 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7989 ],
            "I3": [ 8098 ],
            "I1": [ 7955 ],
            "I0": [ 8099 ],
            "COUT": [ 7987 ],
            "CIN": [ 7991 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7955 ],
            "D": [ 7989 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7985 ],
            "I3": [ 8098 ],
            "I1": [ 7951 ],
            "I0": [ 8099 ],
            "COUT": [ 7982 ],
            "CIN": [ 7987 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7951 ],
            "D": [ 7985 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7980 ],
            "I3": [ 8098 ],
            "I1": [ 7947 ],
            "I0": [ 8099 ],
            "COUT": [ 7983 ],
            "CIN": [ 7982 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7947 ],
            "D": [ 7980 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7911 ],
            "D": [ 7978 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7973 ],
            "Q": [ 7907 ],
            "D": [ 7976 ],
            "CLK": [ 7629 ]
          }
        },
        "uart_tx_inst.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:9.23-9.26",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7629 ],
            "I": [ 7619 ]
          }
        },
        "uart_tx_inst.busy_DFFE_Q_CE_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7880 ],
            "I0": [ 7970 ],
            "F": [ 7973 ]
          }
        },
        "uart_tx_inst.busy_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7878 ],
            "I0": [ 7876 ],
            "F": [ 7970 ]
          }
        },
        "uart_tx_inst.busy_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7653 ],
            "D": [ 8133 ],
            "CLK": [ 7629 ],
            "CE": [ 7970 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7880 ],
            "I2": [ 7904 ],
            "I1": [ 7878 ],
            "I0": [ 7876 ],
            "F": [ 7889 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7967 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7966 ],
            "COUT": [ 7962 ],
            "CIN": [ 8107 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7964 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7963 ],
            "COUT": [ 7958 ],
            "CIN": [ 7962 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7960 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7959 ],
            "COUT": [ 7954 ],
            "CIN": [ 7958 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7956 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7955 ],
            "COUT": [ 7950 ],
            "CIN": [ 7954 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7952 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7951 ],
            "COUT": [ 7946 ],
            "CIN": [ 7950 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7948 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7947 ],
            "COUT": [ 7942 ],
            "CIN": [ 7946 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7944 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7943 ],
            "COUT": [ 7938 ],
            "CIN": [ 7942 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7940 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7939 ],
            "COUT": [ 7934 ],
            "CIN": [ 7938 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7936 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7935 ],
            "COUT": [ 7930 ],
            "CIN": [ 7934 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7932 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7931 ],
            "COUT": [ 7926 ],
            "CIN": [ 7930 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7928 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7927 ],
            "COUT": [ 7922 ],
            "CIN": [ 7926 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7924 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7923 ],
            "COUT": [ 7918 ],
            "CIN": [ 7922 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7920 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7919 ],
            "COUT": [ 7914 ],
            "CIN": [ 7918 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7916 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7915 ],
            "COUT": [ 7910 ],
            "CIN": [ 7914 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7912 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7911 ],
            "COUT": [ 7906 ],
            "CIN": [ 7910 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7908 ],
            "I3": [ 8099 ],
            "I1": [ 8099 ],
            "I0": [ 7907 ],
            "COUT": [ 8108 ],
            "CIN": [ 7906 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:262.25-262.38|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7887 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7888 ],
            "COUT": [ 8110 ],
            "CIN": [ 7895 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7880 ],
            "I1": [ 7878 ],
            "I0": [ 7876 ],
            "F": [ 7886 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7897 ],
            "F": [ 7900 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7889 ],
            "Q": [ 7897 ],
            "D": [ 7900 ],
            "CLK": [ 7629 ],
            "CE": [ 7886 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:262.25-262.38|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7898 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7897 ],
            "COUT": [ 7894 ],
            "CIN": [ 8109 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:262.25-262.38|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7891 ],
            "I3": [ 8099 ],
            "I1": [ 8098 ],
            "I0": [ 7892 ],
            "COUT": [ 7895 ],
            "CIN": [ 7894 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7889 ],
            "Q": [ 7892 ],
            "D": [ 8135 ],
            "CLK": [ 7629 ],
            "CE": [ 7886 ]
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:233.5-281.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7889 ],
            "Q": [ 7888 ],
            "D": [ 8137 ],
            "CLK": [ 7629 ],
            "CE": [ 7886 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:13.23-13.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8099 ],
            "BOTTOM_IO_PORT_A": [ 8099 ],
            "O": [ 7622 ],
            "I": [ 7884 ]
          }
        },
        "uart_rx_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:10.23-10.30",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7882 ],
            "I": [ 7621 ]
          }
        },
        "tx_start_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7880 ],
            "I2": [ 7878 ],
            "I1": [ 7876 ],
            "I0": [ 7649 ],
            "F": [ 7874 ]
          }
        },
        "tx_start_DFF_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7870 ]
          }
        },
        "tx_start_DFF_Q_D_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7870 ],
            "I0": [ 7647 ],
            "F": [ 7834 ]
          }
        },
        "tx_start_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7870 ],
            "I1": [ 7653 ],
            "I0": [ 7649 ],
            "F": [ 7868 ]
          }
        },
        "tx_start_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7649 ],
            "D": [ 7868 ],
            "CLK": [ 7629 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8098 ]
          }
        },
        "tx_data_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7665 ],
            "I1": [ 7763 ],
            "I0": [ 7683 ],
            "F": [ 7835 ]
          }
        },
        "tx_data_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7861 ]
          }
        },
        "tx_data_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/DFF1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7863 ],
            "D": [ 7861 ],
            "CLK": [ 7629 ],
            "CE": [ 7834 ]
          }
        },
        "tx_data_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7665 ],
            "I1": [ 7763 ],
            "I0": [ 7683 ],
            "F": [ 7854 ]
          }
        },
        "tx_data_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7856 ],
            "D": [ 7854 ],
            "CLK": [ 7629 ],
            "CE": [ 7834 ]
          }
        },
        "tx_data_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7849 ]
          }
        },
        "tx_data_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7851 ],
            "D": [ 7849 ],
            "CLK": [ 7629 ],
            "CE": [ 7834 ]
          }
        },
        "tx_data_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7665 ],
            "I1": [ 7763 ],
            "I0": [ 7683 ],
            "F": [ 7844 ]
          }
        },
        "tx_data_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7846 ],
            "D": [ 7844 ],
            "CLK": [ 7629 ],
            "CE": [ 7834 ]
          }
        },
        "tx_data_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7665 ],
            "I1": [ 7763 ],
            "I0": [ 7683 ],
            "F": [ 7839 ]
          }
        },
        "tx_data_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7841 ],
            "D": [ 7839 ],
            "CLK": [ 7629 ],
            "CE": [ 7834 ]
          }
        },
        "tx_data_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/DFF0",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7837 ],
            "D": [ 7835 ],
            "CLK": [ 7629 ],
            "CE": [ 7834 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7659 ],
            "I0": [ 7725 ],
            "F": [ 7727 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7829 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7828 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7637 ],
            "O": [ 7725 ],
            "I1": [ 7829 ],
            "I0": [ 7828 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7824 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7823 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7816 ],
            "I1": [ 7824 ],
            "I0": [ 7823 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7819 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7683 ],
            "F": [ 7818 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7815 ],
            "I1": [ 7819 ],
            "I0": [ 7818 ]
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7637 ],
            "O": [ 7749 ],
            "I1": [ 7816 ],
            "I0": [ 7815 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7811 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7665 ],
            "F": [ 7810 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7803 ],
            "I1": [ 7811 ],
            "I0": [ 7810 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001010100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7806 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7805 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7802 ],
            "I1": [ 7806 ],
            "I0": [ 7805 ]
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7644 ],
            "O": [ 7800 ],
            "I1": [ 7803 ],
            "I0": [ 7802 ]
          }
        },
        "state_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7665 ],
            "D": [ 8139 ],
            "CLK": [ 7629 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101001010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7796 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7763 ],
            "F": [ 7795 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7788 ],
            "I1": [ 7796 ],
            "I0": [ 7795 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101001010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7791 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7790 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7787 ],
            "I1": [ 7791 ],
            "I0": [ 7790 ]
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7644 ],
            "O": [ 7785 ],
            "I1": [ 7788 ],
            "I0": [ 7787 ]
          }
        },
        "state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7763 ],
            "D": [ 8141 ],
            "CLK": [ 7629 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7781 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7780 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7773 ],
            "I1": [ 7781 ],
            "I0": [ 7780 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7776 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7775 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7772 ],
            "I1": [ 7776 ],
            "I0": [ 7775 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7644 ],
            "O": [ 7754 ],
            "I1": [ 7773 ],
            "I0": [ 7772 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110001001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7768 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7767 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7757 ],
            "I1": [ 7768 ],
            "I0": [ 7767 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110001001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7760 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7665 ],
            "I2": [ 7763 ],
            "I1": [ 7672 ],
            "I0": [ 7683 ],
            "F": [ 7759 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7647 ],
            "O": [ 7756 ],
            "I1": [ 7760 ],
            "I0": [ 7759 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7644 ],
            "O": [ 7753 ],
            "I1": [ 7757 ],
            "I0": [ 7756 ]
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7659 ],
            "O": [ 7751 ],
            "I1": [ 7754 ],
            "I0": [ 7753 ]
          }
        },
        "state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7672 ],
            "D": [ 8143 ],
            "CLK": [ 7629 ]
          }
        },
        "state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7683 ],
            "D": [ 8145 ],
            "CLK": [ 7629 ]
          }
        },
        "pkt_idx_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7726 ],
            "I3": [ 8098 ],
            "I1": [ 7700 ],
            "I0": [ 8099 ],
            "COUT": [ 7747 ],
            "CIN": [ 7732 ]
          }
        },
        "pkt_idx_DFFRE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7707 ],
            "F": [ 7744 ]
          }
        },
        "pkt_idx_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/DFF4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7727 ],
            "Q": [ 7707 ],
            "D": [ 7744 ],
            "CLK": [ 7629 ],
            "CE": [ 7725 ]
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7742 ],
            "I3": [ 8098 ],
            "I1": [ 7707 ],
            "I0": [ 8098 ],
            "COUT": [ 7740 ],
            "CIN": [ 8112 ]
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7738 ],
            "I3": [ 8098 ],
            "I1": [ 7706 ],
            "I0": [ 8099 ],
            "COUT": [ 7736 ],
            "CIN": [ 7740 ]
          }
        },
        "pkt_idx_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7727 ],
            "Q": [ 7706 ],
            "D": [ 7738 ],
            "CLK": [ 7629 ],
            "CE": [ 7725 ]
          }
        },
        "pkt_idx_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7734 ],
            "I3": [ 8098 ],
            "I1": [ 7704 ],
            "I0": [ 8099 ],
            "COUT": [ 7731 ],
            "CIN": [ 7736 ]
          }
        },
        "pkt_idx_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/DFF3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7727 ],
            "Q": [ 7704 ],
            "D": [ 8147 ],
            "CLK": [ 7629 ],
            "CE": [ 7725 ]
          }
        },
        "pkt_idx_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/ALU4",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8098 ],
            "SUM": [ 7729 ],
            "I3": [ 8098 ],
            "I1": [ 7702 ],
            "I0": [ 8099 ],
            "COUT": [ 7732 ],
            "CIN": [ 7731 ]
          }
        },
        "pkt_idx_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/DFF5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7727 ],
            "Q": [ 7702 ],
            "D": [ 8149 ],
            "CLK": [ 7629 ],
            "CE": [ 7725 ]
          }
        },
        "pkt_idx_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/DFF2",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7727 ],
            "Q": [ 7700 ],
            "D": [ 8151 ],
            "CLK": [ 7629 ],
            "CE": [ 7725 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8099 ]
          }
        },
        "led_OBUF_O_5_I_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7639 ],
            "I0": [ 7626 ],
            "F": [ 7720 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7721 ],
            "I": [ 7720 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7718 ],
            "I": [ 8098 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7716 ],
            "I": [ 8098 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7714 ],
            "I": [ 8098 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7712 ],
            "I": [ 8098 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7710 ],
            "I": [ 8098 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7707 ],
            "I0": [ 7706 ],
            "F": [ 7660 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7704 ],
            "I2": [ 7683 ],
            "I1": [ 7702 ],
            "I0": [ 7700 ],
            "F": [ 7696 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7695 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX0",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7672 ],
            "O": [ 7688 ],
            "I1": [ 7696 ],
            "I0": [ 7695 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7691 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7690 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX2",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7672 ],
            "O": [ 7687 ],
            "I1": [ 7691 ],
            "I0": [ 7690 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7665 ],
            "O": [ 7657 ],
            "I1": [ 7688 ],
            "I0": [ 7687 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7683 ],
            "F": [ 7679 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7678 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX4",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7672 ],
            "O": [ 7663 ],
            "I1": [ 7679 ],
            "I0": [ 7678 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7670 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7669 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7672 ],
            "O": [ 7662 ],
            "I1": [ 7670 ],
            "I0": [ 7669 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX5",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7665 ],
            "O": [ 7656 ],
            "I1": [ 7663 ],
            "I0": [ 7662 ]
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX3",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7660 ],
            "O": [ 7659 ],
            "I1": [ 7657 ],
            "I0": [ 7656 ]
          }
        },
        "btn2_prev_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7653 ],
            "I0": [ 7649 ],
            "F": [ 7647 ]
          }
        },
        "btn2_prev_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT7",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7642 ],
            "I2": [ 7631 ],
            "I1": [ 7639 ],
            "I0": [ 7626 ],
            "F": [ 7644 ]
          }
        },
        "btn2_prev_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/DFF3",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8099 ],
            "Q": [ 7642 ],
            "D": [ 8153 ],
            "CLK": [ 7629 ]
          }
        },
        "btn2_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:12.23-12.27",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7639 ],
            "I": [ 7618 ]
          }
        },
        "btn1_prev_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT6",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7631 ],
            "I0": [ 7626 ],
            "F": [ 7637 ]
          }
        },
        "btn1_prev_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/DFF1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:98.5-193.8|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 8099 ],
            "Q": [ 7631 ],
            "D": [ 8155 ],
            "CLK": [ 7629 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y0/IOBA",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:11.23-11.27",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7626 ],
            "I": [ 7617 ]
          }
        }
      },
      "netnames": {
        "btn1_prev_DFFS_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F1;;1;X2Y2/XD1;X2Y2/XD1/F1;1"
          }
        },
        "btn2_prev_DFFS_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F3;;1;X2Y2/XD3;X2Y2/XD3/F3;1"
          }
        },
        "pkt_idx_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8151 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F2;;1;X1Y4/XD2;X1Y4/XD2/F2;1"
          }
        },
        "pkt_idx_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8149 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F5;;1;X1Y4/XD5;X1Y4/XD5/F5;1"
          }
        },
        "pkt_idx_DFFRE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F3;;1;X1Y4/XD3;X1Y4/XD3/F3;1"
          }
        },
        "state_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F4;;1;X3Y3/XD4;X3Y3/XD4/F4;1"
          }
        },
        "state_DFF_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F5;;1;X3Y3/XD5;X3Y3/XD5/F5;1"
          }
        },
        "state_DFF_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8141 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F5;;1;X2Y2/XD5;X2Y2/XD5/F5;1"
          }
        },
        "state_DFF_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F4;;1;X2Y2/XD4;X2Y2/XD4/F4;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8137 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F5;;1;X3Y8/XD5;X3Y8/XD5/F5;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F4;;1;X3Y8/XD4;X3Y8/XD4/F4;1"
          }
        },
        "uart_tx_inst.busy_DFFE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F4;;1;X4Y5/XD4;X4Y5/XD4/F4;1"
          }
        },
        "uart_tx_inst.tx_shift_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8131 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F4;;1;X3Y5/XD4;X3Y5/XD4/F4;1"
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8112 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT0;;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT3;;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT0;;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT4;;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT0;;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT0;;1"
          }
        },
        "uart_tx_inst.tx_shift_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F3;;1;X3Y5/X06;X3Y5/X06/F3;1;X3Y5/LSR2;X3Y5/LSR2/X06;1"
          }
        },
        "uart_tx_inst.tx_shift[6]": {
          "hide_name": 0,
          "bits": [ 8080 ] ,
          "attributes": {
            "ROUTING": "X3Y5/Q4;;1;X3Y5/E130;X3Y5/E130/Q4;1;X4Y5/B0;X4Y5/B0/E131;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F0;;1;X3Y5/XD0;X3Y5/XD0/F0;1"
          }
        },
        "uart_tx_inst.tx_shift[1]": {
          "hide_name": 0,
          "bits": [ 8074 ] ,
          "attributes": {
            "ROUTING": "X3Y5/Q1;;1;X3Y5/X02;X3Y5/X02/Q1;1;X3Y5/C0;X3Y5/C0/X02;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F1;;1;X3Y5/XD1;X3Y5/XD1/F1;1"
          }
        },
        "uart_tx_inst.tx_shift[2]": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X3Y4/Q0;;1;X3Y4/SN10;X3Y4/SN10/Q0;1;X3Y5/B1;X3Y5/B1/S111;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F0;;1;X3Y4/XD0;X3Y4/XD0/F0;1"
          }
        },
        "uart_tx_inst.tx_shift[3]": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X3Y4/Q4;;1;X3Y4/X07;X3Y4/X07/Q4;1;X3Y4/B0;X3Y4/B0/X07;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F4;;1;X3Y4/XD4;X3Y4/XD4/F4;1"
          }
        },
        "uart_tx_inst.tx_shift[4]": {
          "hide_name": 0,
          "bits": [ 8062 ] ,
          "attributes": {
            "ROUTING": "X2Y5/Q0;;1;X2Y5/SN10;X2Y5/SN10/Q0;1;X2Y4/E210;X2Y4/E210/N111;1;X3Y4/B4;X3Y4/B4/E211;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8061 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F0;;1;X2Y5/XD0;X2Y5/XD0/F0;1"
          }
        },
        "uart_tx_inst.tx_shift[5]": {
          "hide_name": 0,
          "bits": [ 8059 ] ,
          "attributes": {
            "ROUTING": "X4Y5/Q0;;1;X4Y5/W130;X4Y5/W130/Q0;1;X3Y5/W230;X3Y5/W230/W131;1;X2Y5/B0;X2Y5/B0/W231;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8058 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F0;;1;X4Y5/XD0;X4Y5/XD0/F0;1"
          }
        },
        "uart_tx_inst.tx_shift[0]": {
          "hide_name": 0,
          "bits": [ 8056 ] ,
          "attributes": {
            "ROUTING": "X3Y5/Q0;;1;X3Y5/X01;X3Y5/X01/Q0;1;X3Y5/B2;X3Y5/B2/X01;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:223.15-223.23",
            "hdlname": "uart_tx_inst tx_shift"
          }
        },
        "uart_tx_inst.tx_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F2;;1;X3Y5/XD2;X3Y5/XD2/F2;1"
          }
        },
        "uart_tx_inst.state_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F7;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_tx_inst.state_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8048 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_tx_inst.state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8045 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F5;;1;X2Y5/XD5;X2Y5/XD5/F5;1"
          }
        },
        "uart_tx_inst.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8043 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F4;;1;X2Y5/XD4;X2Y5/XD4/F4;1"
          }
        },
        "uart_tx_inst.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8042 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF6;;1;X2Y5/W130;X2Y5/W130/OF6;1;X1Y5/W270;X1Y5/W270/W131;1;X0Y5/E270;X0Y5/E270/E272;1;X2Y5/CE2;X2Y5/CE2/E272;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8037 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F1;;1;X2Y7/XD1;X2Y7/XD1/F1;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8035 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8033 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F2;;1;X2Y7/XD2;X2Y7/XD2/F2;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8031 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8029 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F3;;1;X2Y7/XD3;X2Y7/XD3/F3;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8025 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F4;;1;X2Y7/XD4;X2Y7/XD4/F4;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT4;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F5;;1;X2Y7/XD5;X2Y7/XD5/F5;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X3Y7/CIN0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F0;;1;X3Y7/XD0;X3Y7/XD0/F0;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F1;;1;X3Y7/XD1;X3Y7/XD1/F1;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8011 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8009 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F2;;1;X3Y7/XD2;X3Y7/XD2/F2;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8007 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F0;;1;X1Y8/XD0;X1Y8/XD0/F0;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F2;;1;X1Y7/XD2;X1Y7/XD2/F2;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7995 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F3;;1;X1Y7/XD3;X1Y7/XD3/F3;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7991 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F4;;1;X1Y7/XD4;X1Y7/XD4/F4;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT4;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F5;;1;X1Y7/XD5;X1Y7/XD5/F5;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7982 ] ,
          "attributes": {
            "ROUTING": "X2Y7/CIN0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:249.32-249.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7980 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F0;;1;X2Y7/XD0;X2Y7/XD0/F0;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F3;;1;X3Y7/XD3;X3Y7/XD3/F3;1"
          }
        },
        "uart_tx_inst.counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F4;;1;X3Y7/XD4;X3Y7/XD4/F4;1"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:9.23-9.26"
          }
        },
        "uart_tx_inst.busy_DFFE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 7973 ] ,
          "attributes": {
            "ROUTING": "X3Y8/W270;X3Y8/W270/S272;1;X1Y8/X08;X1Y8/X08/W272;1;X1Y8/LSR0;X1Y8/LSR0/X08;1;X3Y6/S270;X3Y6/S270/F7;1;X1Y7/LSR1;X1Y7/LSR1/W212;1;X2Y7/LSR2;X2Y7/LSR2/W211;1;X3Y7/LSR1;X3Y7/LSR1/S271;1;X2Y7/LSR1;X2Y7/LSR1/W211;1;X3Y6/SN10;X3Y6/SN10/F7;1;X3Y7/LSR2;X3Y7/LSR2/S271;1;X3Y7/W210;X3Y7/W210/S111;1;X3Y6/F7;;1;X3Y7/LSR0;X3Y7/LSR0/S271;1;X2Y7/LSR0;X2Y7/LSR0/W211;1;X1Y7/LSR2;X1Y7/LSR2/W212;1"
          }
        },
        "uart_tx_inst.busy_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 7970 ] ,
          "attributes": {
            "ROUTING": "X4Y6/W130;X4Y6/W130/F2;1;X3Y6/A7;X3Y6/A7/W131;1;X4Y6/F2;;1;X4Y6/S100;X4Y6/S100/F2;1;X4Y6/N210;X4Y6/N210/S100;1;X4Y5/CE2;X4Y5/CE2/N211;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7967 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 7966 ] ,
          "attributes": {
            "ROUTING": "X1Y8/A0;X1Y8/A0/N200;1;X1Y8/N130;X1Y8/N130/Q0;1;X1Y7/B1;X1Y7/B1/N131;1;X1Y8/Q0;;1;X1Y8/N200;X1Y8/N200/Q0;1;X1Y6/X01;X1Y6/X01/N202;1;X1Y6/A1;X1Y6/A1/X01;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 7963 ] ,
          "attributes": {
            "ROUTING": "X1Y7/X01;X1Y7/X01/Q2;1;X1Y7/B2;X1Y7/B2/X01;1;X1Y7/Q2;;1;X1Y7/SN10;X1Y7/SN10/Q2;1;X1Y6/A2;X1Y6/A2/N111;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7960 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X1Y7/B3;X1Y7/B3/Q3;1;X1Y7/Q3;;1;X1Y7/N100;X1Y7/N100/Q3;1;X1Y6/E200;X1Y6/E200/N101;1;X1Y6/A3;X1Y6/A3/E200;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 7955 ] ,
          "attributes": {
            "ROUTING": "X1Y7/N240;X1Y7/N240/Q4;1;X1Y7/B4;X1Y7/B4/N240;1;X1Y7/Q4;;1;X1Y7/SN20;X1Y7/SN20/Q4;1;X1Y6/A4;X1Y6/A4/N121;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7954 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7952 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": "X1Y7/X08;X1Y7/X08/Q5;1;X1Y7/B5;X1Y7/B5/X08;1;X1Y7/Q5;;1;X1Y7/N250;X1Y7/N250/Q5;1;X1Y6/X06;X1Y6/X06/N251;1;X1Y6/A5;X1Y6/A5/X06;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7950 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT4;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X05;X2Y7/X05/Q0;1;X2Y7/B0;X2Y7/B0/X05;1;X2Y7/Q0;;1;X2Y7/SN10;X2Y7/SN10/Q0;1;X2Y6/A0;X2Y6/A0/N111;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7946 ] ,
          "attributes": {
            "ROUTING": "X2Y6/CIN0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7944 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 7943 ] ,
          "attributes": {
            "ROUTING": "X2Y7/B1;X2Y7/B1/Q1;1;X2Y7/Q1;;1;X2Y7/N100;X2Y7/N100/Q1;1;X2Y6/N200;X2Y6/N200/N101;1;X2Y6/A1;X2Y6/A1/N200;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7942 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7940 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X01;X2Y7/X01/Q2;1;X2Y7/B2;X2Y7/B2/X01;1;X2Y7/Q2;;1;X2Y7/N220;X2Y7/N220/Q2;1;X2Y6/X07;X2Y6/X07/N221;1;X2Y6/A2;X2Y6/A2/X07;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7936 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 7935 ] ,
          "attributes": {
            "ROUTING": "X2Y7/B3;X2Y7/B3/Q3;1;X2Y7/Q3;;1;X2Y7/N230;X2Y7/N230/Q3;1;X2Y6/X02;X2Y6/X02/N231;1;X2Y6/A3;X2Y6/A3/X02;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7934 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7932 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X03;X2Y7/X03/Q4;1;X2Y7/B4;X2Y7/B4/X03;1;X2Y7/Q4;;1;X2Y7/SN20;X2Y7/SN20/Q4;1;X2Y6/A4;X2Y6/A4/N121;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 7927 ] ,
          "attributes": {
            "ROUTING": "X2Y7/X08;X2Y7/X08/Q5;1;X2Y7/B5;X2Y7/B5/X08;1;X2Y7/Q5;;1;X2Y7/N250;X2Y7/N250/Q5;1;X2Y6/X06;X2Y6/X06/N251;1;X2Y6/A5;X2Y6/A5/X06;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7926 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT4;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7924 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 7923 ] ,
          "attributes": {
            "ROUTING": "X3Y7/X05;X3Y7/X05/Q0;1;X3Y7/B0;X3Y7/B0/X05;1;X3Y7/Q0;;1;X3Y7/SN10;X3Y7/SN10/Q0;1;X3Y6/A0;X3Y6/A0/N111;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X3Y6/CIN0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7920 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B1;X3Y7/B1/Q1;1;X3Y7/Q1;;1;X3Y7/N100;X3Y7/N100/Q1;1;X3Y6/N200;X3Y6/N200/N101;1;X3Y6/A1;X3Y6/A1/N200;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7918 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT0;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 7915 ] ,
          "attributes": {
            "ROUTING": "X3Y7/S130;X3Y7/S130/Q2;1;X3Y7/B2;X3Y7/B2/S130;1;X3Y7/Q2;;1;X3Y7/N220;X3Y7/N220/Q2;1;X3Y6/X07;X3Y6/X07/N221;1;X3Y6/A2;X3Y6/A2/X07;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7912 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B3;X3Y7/B3/Q3;1;X3Y7/Q3;;1;X3Y7/N230;X3Y7/N230/Q3;1;X3Y6/X02;X3Y6/X02/N231;1;X3Y6/A3;X3Y6/A3/X02;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7910 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7908 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 7907 ] ,
          "attributes": {
            "ROUTING": "X3Y7/X03;X3Y7/X03/Q4;1;X3Y7/B4;X3Y7/B4/X03;1;X3Y7/Q4;;1;X3Y7/SN20;X3Y7/SN20/Q4;1;X3Y6/A4;X3Y6/A4/N121;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:221.16-221.23",
            "hdlname": "uart_tx_inst counter"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7906 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:248.21-248.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 7904 ] ,
          "attributes": {
            "ROUTING": "X2Y8/EW20;X2Y8/EW20/F4;1;X3Y8/C7;X3Y8/C7/E121;1;X2Y8/F4;;1;X2Y8/N100;X2Y8/N100/F4;1;X2Y7/N240;X2Y7/N240/N101;1;X2Y5/D7;X2Y5/D7/N242;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7900 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F2;;1;X3Y8/XD2;X3Y8/XD2/F2;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7898 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_tx_inst.bit_index[0]": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X3Y8/X05;X3Y8/X05/Q2;1;X3Y8/A2;X3Y8/A2/X05;1;X3Y8/Q2;;1;X3Y8/W130;X3Y8/W130/Q2;1;X2Y8/A1;X2Y8/A1/W131;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:222.15-222.24",
            "hdlname": "uart_tx_inst bit_index"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:262.25-262.38|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": "X2Y8/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:262.25-262.38|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index[1]": {
          "hide_name": 0,
          "bits": [ 7892 ] ,
          "attributes": {
            "ROUTING": "X3Y8/Q4;;1;X3Y8/EW10;X3Y8/EW10/Q4;1;X2Y8/N210;X2Y8/N210/W111;1;X2Y8/A2;X2Y8/A2/N210;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:222.15-222.24",
            "hdlname": "uart_tx_inst bit_index"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F2;;1;X2Y8/E220;X2Y8/E220/F2;1;X3Y8/D4;X3Y8/D4/E221;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X3Y8/LSR2;X3Y8/LSR2/X08;1;X3Y8/F7;;1;X3Y8/X08;X3Y8/X08/F7;1;X3Y8/LSR1;X3Y8/LSR1/X08;1"
          }
        },
        "uart_tx_inst.bit_index[2]": {
          "hide_name": 0,
          "bits": [ 7888 ] ,
          "attributes": {
            "ROUTING": "X3Y8/Q5;;1;X3Y8/W250;X3Y8/W250/Q5;1;X2Y8/A3;X2Y8/A3/W251;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:222.15-222.24",
            "hdlname": "uart_tx_inst bit_index"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F3;;1;X2Y8/E100;X2Y8/E100/F3;1;X3Y8/D5;X3Y8/D5/E101;1"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": "X3Y8/CE2;X3Y8/CE2/X06;1;X3Y8/F3;;1;X3Y8/X06;X3Y8/X06/F3;1;X3Y8/CE1;X3Y8/CE1/X06;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:13.23-13.30"
          }
        },
        "uart_tx_inst.tx": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X3Y5/Q2;;1;X3Y5/S810;X3Y5/S810/Q2;1;X3Y13/S810;X3Y13/S810/S818;1;X3Y21/S820;X3Y21/S820/S818;1;X3Y28/W270;X3Y28/W270/N828;1;X1Y28/A0;X1Y28/A0/W272;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:212.16-212.18",
            "hdlname": "uart_tx_inst tx"
          }
        },
        "uart_rx_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:10.23-10.30"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 7880 ] ,
          "attributes": {
            "ROUTING": "X3Y5/C3;X3Y5/C3/N121;1;X3Y8/C3;X3Y8/C3/X04;1;X3Y6/N250;X3Y6/N250/F5;1;X3Y6/B7;X3Y6/B7/N250;1;X3Y6/N130;X3Y6/N130/F5;1;X3Y5/D6;X3Y5/D6/N131;1;X3Y6/SN20;X3Y6/SN20/F5;1;X3Y5/W260;X3Y5/W260/N121;1;X2Y5/SEL6;X2Y5/SEL6/W261;1;X3Y6/F5;;1;X3Y6/S250;X3Y6/S250/F5;1;X3Y8/X04;X3Y8/X04/S252;1;X3Y8/D7;X3Y8/D7/X04;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": "X2Y6/S230;X2Y6/S230/S131;1;X2Y8/E230;X2Y8/E230/S232;1;X3Y8/B3;X3Y8/B3/E231;1;X2Y5/S130;X2Y5/S130/Q5;1;X2Y6/E230;X2Y6/E230/S131;1;X4Y6/B2;X4Y6/B2/E232;1;X2Y5/A5;X2Y5/A5/Q5;1;X2Y5/W100;X2Y5/W100/Q5;1;X2Y5/E230;X2Y5/E230/W100;1;X3Y5/B3;X3Y5/B3/E231;1;X3Y5/C2;X3Y5/C2/E121;1;X2Y5/C6;X2Y5/C6/X08;1;X2Y5/B4;X2Y5/B4/X08;1;X2Y5/D0;X2Y5/D0/X08;1;X3Y5/D0;X3Y5/D0/S260;1;X3Y5/C6;X3Y5/C6/E121;1;X3Y5/D1;X3Y5/D1/S260;1;X2Y5/N100;X2Y5/N100/Q5;1;X2Y4/E200;X2Y4/E200/N101;1;X3Y4/D4;X3Y4/D4/E201;1;X3Y7/S270;X3Y7/S270/S262;1;X3Y8/B7;X3Y8/B7/S271;1;X3Y4/D0;X3Y4/D0/N221;1;X2Y5/X08;X2Y5/X08/Q5;1;X2Y5/C7;X2Y5/C7/X08;1;X3Y5/S260;X3Y5/S260/E121;1;X2Y5/Q5;;1;X3Y5/E220;X3Y5/E220/E121;1;X4Y5/D0;X4Y5/D0/E221;1;X2Y5/EW20;X2Y5/EW20/Q5;1;X3Y5/N220;X3Y5/N220/E121;1",
            "hdlname": "uart_tx_inst state",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:220.15-220.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.bit_index_DFFRE_Q_D_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": "X3Y5/A3;X3Y5/A3/E200;1;X3Y5/E200;X3Y5/E200/E101;1;X3Y5/A2;X3Y5/A2/E200;1;X4Y6/X07;X4Y6/X07/E262;1;X4Y6/A2;X4Y6/A2/X07;1;X3Y8/A3;X3Y8/A3/S251;1;X3Y5/B0;X3Y5/B0/E131;1;X3Y7/S210;X3Y7/S210/S202;1;X3Y5/B6;X3Y5/B6/E131;1;X3Y7/S250;X3Y7/S250/S242;1;X2Y5/B6;X2Y5/B6/E240;1;X2Y5/E100;X2Y5/E100/Q4;1;X2Y5/C0;X2Y5/C0/E100;1;X2Y5/B7;X2Y5/B7/E240;1;X2Y5/SN20;X2Y5/SN20/Q4;1;X2Y4/E260;X2Y4/E260/N121;1;X3Y4/C4;X3Y4/C4/E261;1;X3Y5/S240;X3Y5/S240/E101;1;X2Y5/E240;X2Y5/E240/Q4;1;X4Y5/C0;X4Y5/C0/E242;1;X3Y5/N240;X3Y5/N240/E241;1;X3Y4/C0;X3Y4/C0/N241;1;X2Y6/E260;X2Y6/E260/S121;1;X3Y8/A7;X3Y8/A7/S211;1;X2Y5/Q4;;1;X3Y5/C1;X3Y5/C1/E241;1;X2Y5/E130;X2Y5/E130/Q4;1;X2Y5/A4;X2Y5/A4/E100;1;X3Y5/S200;X3Y5/S200/E101;1",
            "hdlname": "uart_tx_inst state",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:220.15-220.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.tx_shift_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": "X3Y5/CE2;X3Y5/CE2/X07;1;X3Y5/X07;X3Y5/X07/F6;1;X3Y5/CE0;X3Y5/CE0/X07;1;X3Y5/S100;X3Y5/S100/F6;1;X3Y5/W210;X3Y5/W210/S100;1;X2Y5/CE0;X2Y5/CE0/W211;1;X3Y4/CE2;X3Y4/CE2/X05;1;X3Y5/E260;X3Y5/E260/F6;1;X4Y5/X07;X4Y5/X07/E261;1;X4Y5/CE0;X4Y5/CE0/X07;1;X3Y5/F6;;1;X3Y5/N260;X3Y5/N260/F6;1;X3Y4/X05;X3Y4/X05/N261;1;X3Y4/CE0;X3Y4/CE0/X05;1"
          }
        },
        "tx_start_DFF_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": "X2Y4/S250;X2Y4/S250/F5;1;X2Y4/B3;X2Y4/B3/S250;1;X2Y4/F5;;1;X2Y4/S100;X2Y4/S100/F5;1;X2Y5/C2;X2Y5/C2/S101;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tx_start_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F2;;1;X2Y5/XD2;X2Y5/XD2/F2;1"
          }
        },
        "tx_data[0]": {
          "hide_name": 0,
          "bits": [ 7863 ] ,
          "attributes": {
            "ROUTING": "X4Y4/Q1;;1;X4Y4/W130;X4Y4/W130/Q1;1;X3Y4/S270;X3Y4/S270/W131;1;X3Y5/A0;X3Y5/A0/S271;1",
            "hdlname": "uart_tx_inst data",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:211.23-211.27"
          }
        },
        "tx_data_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F1;;1;X4Y4/XD1;X4Y4/XD1/F1;1"
          }
        },
        "tx_data[1]": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": "X2Y4/E100;X2Y4/E100/Q2;1;X3Y4/S240;X3Y4/S240/E101;1;X3Y5/D4;X3Y5/D4/S241;1;X2Y4/Q2;;1;X2Y4/SN10;X2Y4/SN10/Q2;1;X2Y5/E250;X2Y5/E250/S111;1;X3Y5/A1;X3Y5/A1/E251;1",
            "hdlname": "uart_tx_inst data",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:211.23-211.27"
          }
        },
        "tx_data_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7854 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F2;;1;X2Y4/XD2;X2Y4/XD2/F2;1"
          }
        },
        "tx_data[2]": {
          "hide_name": 0,
          "bits": [ 7851 ] ,
          "attributes": {
            "ROUTING": "X3Y4/Q2;;1;X3Y4/X01;X3Y4/X01/Q2;1;X3Y4/A0;X3Y4/A0/X01;1",
            "hdlname": "uart_tx_inst data",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:211.23-211.27"
          }
        },
        "tx_data_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F2;;1;X3Y4/XD2;X3Y4/XD2/F2;1"
          }
        },
        "tx_data[3]": {
          "hide_name": 0,
          "bits": [ 7846 ] ,
          "attributes": {
            "ROUTING": "X2Y4/Q0;;1;X2Y4/EW10;X2Y4/EW10/Q0;1;X3Y4/A4;X3Y4/A4/E111;1",
            "hdlname": "uart_tx_inst data",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:211.23-211.27"
          }
        },
        "tx_data_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F0;;1;X2Y4/XD0;X2Y4/XD0/F0;1"
          }
        },
        "tx_data[4]": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": "X2Y4/Q1;;1;X2Y4/S130;X2Y4/S130/Q1;1;X2Y5/A0;X2Y5/A0/S131;1",
            "hdlname": "uart_tx_inst data",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:211.23-211.27"
          }
        },
        "tx_data_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F1;;1;X2Y4/XD1;X2Y4/XD1/F1;1"
          }
        },
        "tx_data[5]": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X4Y4/Q0;;1;X4Y4/S130;X4Y4/S130/Q0;1;X4Y5/A0;X4Y5/A0/S131;1",
            "hdlname": "uart_tx_inst data",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:211.23-211.27"
          }
        },
        "tx_data_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7835 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F0;;1;X4Y4/XD0;X4Y4/XD0/F0;1"
          }
        },
        "tx_start_DFF_Q_D_LUT3_F_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X2Y4/E230;X2Y4/E230/F3;1;X3Y4/X06;X3Y4/X06/E231;1;X3Y4/CE1;X3Y4/CE1/X06;1;X4Y4/CE0;X4Y4/CE0/E271;1;X2Y4/E130;X2Y4/E130/F3;1;X3Y4/E270;X3Y4/E270/E131;1;X2Y4/CE0;X2Y4/CE0/X06;1;X2Y4/F3;;1;X2Y4/X06;X2Y4/X06/F3;1;X2Y4/CE1;X2Y4/CE1/X06;1"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F7;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F1;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F3;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F1;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F3;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFF_Q_3_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF1;;1;X3Y2/E100;X3Y2/E100/OF1;1;X3Y2/W220;X3Y2/W220/E100;1;X2Y2/D4;X2Y2/D4/W221;1"
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7796 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F5;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F4;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7791 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F7;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7788 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF4;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFF_Q_2_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7787 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF5;;1;X3Y2/EW20;X3Y2/EW20/OF5;1;X2Y2/D5;X2Y2/D5/W121;1"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F1;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7780 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F3;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F5;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F4;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn2_prev_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 7763 ] ,
          "attributes": {
            "ROUTING": "X2Y2/N130;X2Y2/N130/Q5;1;X2Y2/E240;X2Y2/E240/N130;1;X3Y2/C1;X3Y2/C1/E241;1;X3Y2/A4;X3Y2/A4/E251;1;X2Y3/C4;X2Y3/C4/S131;1;X3Y2/C6;X3Y2/C6/S230;1;X3Y3/C0;X3Y3/C0/S241;1;X4Y4/B0;X4Y4/B0/X04;1;X3Y3/C1;X3Y3/C1/S241;1;X3Y2/C3;X3Y2/C3/N230;1;X2Y4/C5;X2Y4/C5/X08;1;X2Y2/E250;X2Y2/E250/Q5;1;X2Y4/B0;X2Y4/B0/X04;1;X2Y3/C7;X2Y3/C7/S131;1;X3Y2/N230;X3Y2/N230/E131;1;X3Y2/C2;X3Y2/C2/N230;1;X2Y4/X04;X2Y4/X04/S252;1;X2Y4/B2;X2Y4/B2/X04;1;X3Y2/E230;X3Y2/E230/E131;1;X3Y2/C5;X3Y2/C5/E230;1;X2Y3/C5;X2Y3/C5/S131;1;X3Y3/C3;X3Y3/C3/S241;1;X2Y2/E130;X2Y2/E130/Q5;1;X3Y2/S230;X3Y2/S230/E131;1;X3Y2/C7;X3Y2/C7/S230;1;X2Y3/C6;X2Y3/C6/S131;1;X2Y4/B1;X2Y4/B1/X04;1;X2Y2/E100;X2Y2/E100/Q5;1;X3Y2/S240;X3Y2/S240/E101;1;X3Y4/C2;X3Y4/C2/S242;1;X2Y2/S130;X2Y2/S130/Q5;1;X2Y4/X08;X2Y4/X08/S252;1;X2Y4/C6;X2Y4/C6/X08;1;X2Y4/C7;X2Y4/C7/X08;1;X2Y2/Q5;;1;X2Y2/S250;X2Y2/S250/Q5;1;X2Y4/E250;X2Y4/E250/S252;1;X4Y4/X04;X4Y4/X04/E252;1;X4Y4/C1;X4Y4/C1/X04;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F7;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF4;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7756 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF1;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "state_DFF_Q_1_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF5;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF30;;1;X2Y3/E230;X2Y3/E230/OF3;1;X3Y3/X02;X3Y3/X02/E231;1;X3Y3/D5;X3Y3/D5/X02;1"
          }
        },
        "state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7749 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF1;;1;X3Y3/E100;X3Y3/E100/OF1;1;X3Y3/W800;X3Y3/W800/E100;1;X4Y3/W200;X4Y3/W200/E808;1;X3Y3/D4;X3Y3/D4/W201;1"
          }
        },
        "pkt_idx_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pkt_idx_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7744 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F4;;1;X1Y4/XD4;X1Y4/XD4/F4;1"
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7740 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT1;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pkt_idx_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7738 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F2;;1;X1Y5/XD2;X1Y5/XD2/F2;1"
          }
        },
        "pkt_idx_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT2;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pkt_idx_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F3;;1;X1Y5/N230;X1Y5/N230/F3;1;X1Y4/X08;X1Y4/X08/N231;1;X1Y4/D3;X1Y4/D3/X08;1"
          }
        },
        "pkt_idx_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT4;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pkt_idx_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X1Y5/COUT3;;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:123.32-123.43|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pkt_idx_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F4;;1;X1Y5/N130;X1Y5/N130/F4;1;X1Y4/D5;X1Y4/D5/N131;1"
          }
        },
        "pkt_idx_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X1Y4/S200;X1Y4/S200/F0;1;X1Y5/X07;X1Y5/X07/S201;1;X1Y5/LSR1;X1Y5/LSR1/X07;1;X1Y4/LSR1;X1Y4/LSR1/X05;1;X1Y4/F0;;1;X1Y4/X05;X1Y4/X05/F0;1;X1Y4/LSR2;X1Y4/LSR2/X05;1"
          }
        },
        "pkt_idx_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F5;;1;X1Y5/N100;X1Y5/N100/F5;1;X1Y4/D2;X1Y4/D2/N101;1"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X2Y4/W130;X2Y4/W130/OF6;1;X1Y4/A0;X1Y4/A0/W131;1;X2Y5/W220;X2Y5/W220/S121;1;X1Y5/X05;X1Y5/X05/W221;1;X1Y5/CE1;X1Y5/CE1/X05;1;X1Y4/CE2;X1Y4/CE2/X07;1;X2Y4/OF6;;1;X2Y4/SN20;X2Y4/SN20/OF6;1;X1Y4/CE1;X1Y4/CE1/X07;1;X2Y4/W260;X2Y4/W260/OF6;1;X1Y4/X07;X1Y4/X07/W261;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26"
          }
        },
        "led_OBUF_O_5_I": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F7;;1;X1Y4/S820;X1Y4/S820/F7;1;X1Y12/S270;X1Y12/S270/S828;1;X1Y14/W270;X1Y14/W270/S272;1;X0Y14/A0;X0Y14/A0/W271;1"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 7718 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 7712 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:14.23-14.26"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X2Y7/A2;X2Y7/A2/N210;1;X2Y6/D0;X2Y6/D0/E270;1;X3Y7/A0;X3Y7/A0/E210;1;X3Y6/D3;X3Y6/D3/X08;1;X2Y6/D1;X2Y6/D1/E270;1;X3Y6/W270;X3Y6/W270/VSS;1;X3Y6/D4;X3Y6/D4/W270;1;X3Y6/X08;X3Y6/X08/N211;1;X3Y6/D2;X3Y6/D2/X08;1;X2Y6/B5;X2Y6/B5/E211;1;X2Y2/LSR0;X2Y2/LSR0/E271;1;X2Y6/B3;X2Y6/B3/E211;1;X2Y7/A1;X2Y7/A1/E210;1;X1Y7/N210;X1Y7/N210/VSS;1;X1Y7/A3;X1Y7/A3/N210;1;X2Y6/D4;X2Y6/D4/W270;1;X1Y28/N270;X1Y28/N270/VSS;1;X1Y28/D6;X1Y28/D6/N270;1;X2Y6/D3;X2Y6/D3/S270;1;X3Y7/N210;X3Y7/N210/VSS;1;X3Y7/A3;X3Y7/A3/N210;1;X1Y6/D3;X1Y6/D3/S270;1;X1Y6/B2;X1Y6/B2/S250;1;X3Y6/D1;X3Y6/D1/E270;1;X2Y8/D3;X2Y8/D3/S270;1;X2Y7/E210;X2Y7/E210/VSS;1;X2Y7/A0;X2Y7/A0/E210;1;X1Y6/D5;X1Y6/D5/W270;1;X4Y7/W250;X4Y7/W250/VSS;1;X3Y7/A4;X3Y7/A4/W251;1;X1Y6/D4;X1Y6/D4/W270;1;X1Y6/S270;X1Y6/S270/VSS;1;X1Y6/D2;X1Y6/D2/S270;1;X2Y5/E210;X2Y5/E210/VSS;1;X3Y5/LSR1;X3Y5/LSR1/E211;1;X2Y6/D2;X2Y6/D2/S270;1;X1Y7/A5;X1Y7/A5/W210;1;X2Y6/E270;X2Y6/E270/VSS;1;X1Y7/W210;X1Y7/W210/VSS;1;X1Y7/A4;X1Y7/A4/W210;1;X2Y6/S270;X2Y6/S270/VSS;1;X1Y6/W270;X1Y6/W270/VSS;1;X1Y6/E210;X1Y6/E210/VSS;1;X2Y6/B4;X2Y6/B4/E211;1;X2Y8/S270;X2Y8/S270/VSS;1;X2Y8/D2;X2Y8/D2/S270;1;X1Y2/E270;X1Y2/E270/VSS;1;X2Y2/LSR1;X2Y2/LSR1/E271;1;X2Y7/A4;X2Y7/A4/W210;1;X1Y6/E250;X1Y6/E250/VSS;1;X1Y6/B5;X1Y6/B5/E250;1;X3Y6/E270;X3Y6/E270/VSS;1;X3Y6/D0;X3Y6/D0/E270;1;X2Y6/W270;X2Y6/W270/VSS;1;X2Y6/D5;X2Y6/D5/W270;1;X3Y7/E210;X3Y7/E210/VSS;1;X3Y7/A1;X3Y7/A1/E210;1;X1Y6/S250;X1Y6/S250/VSS;1;X1Y6/B3;X1Y6/B3/S250;1;X3Y6/B1;X3Y6/B1/W250;1;X3Y6/W250;X3Y6/W250/VSS;1;X3Y6/B0;X3Y6/B0/W250;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X1Y6/E270;X1Y6/E270/VSS;1;X1Y6/D1;X1Y6/D1/E270;1;X3Y6/B3;X3Y6/B3/W211;1;X3Y6/E250;X3Y6/E250/VSS;1;X3Y6/B4;X3Y6/B4/E250;1;X1Y5/A4;X1Y5/A4/W210;1;X2Y7/N210;X2Y7/N210/VSS;1;X2Y7/A3;X2Y7/A3/N210;1;X1Y5/W210;X1Y5/W210/VSS;1;X1Y5/A5;X1Y5/A5/W210;1;X1Y5/A3;X1Y5/A3/N210;1;X4Y6/W210;X4Y6/W210/VSS;1;X3Y6/B2;X3Y6/B2/W211;1;X3Y7/A2;X3Y7/A2/N210;1;X1Y7/A2;X1Y7/A2/N210;1;X1Y5/N210;X1Y5/N210/VSS;1;X1Y5/A2;X1Y5/A2/N210;1;X2Y7/W210;X2Y7/W210/VSS;1;X2Y7/A5;X2Y7/A5/W210;1;X0Y0/VSS;;1;X2Y8/E270;X2Y8/E270/VSS;1;X2Y8/D1;X2Y8/D1/E270;1"
          }
        },
        "pkt_idx[0]": {
          "hide_name": 0,
          "bits": [ 7707 ] ,
          "attributes": {
            "ROUTING": "X1Y4/SN10;X1Y4/SN10/Q4;1;X1Y5/B1;X1Y5/B1/S111;1;X1Y4/E100;X1Y4/E100/Q4;1;X1Y4/A4;X1Y4/A4/E100;1;X1Y4/Q4;;1;X1Y4/W130;X1Y4/W130/Q4;1;X1Y4/B6;X1Y4/B6/W130;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:47.15-47.22"
          }
        },
        "pkt_idx[1]": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X1Y5/SN20;X1Y5/SN20/Q2;1;X1Y4/A6;X1Y4/A6/N121;1;X1Y5/Q2;;1;X1Y5/X01;X1Y5/X01/Q2;1;X1Y5/B2;X1Y5/B2/X01;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:47.15-47.22"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X1Y4/S230;X1Y4/S230/Q3;1;X1Y5/B3;X1Y5/B3/S231;1;X1Y4/Q3;;1;X1Y4/N100;X1Y4/N100/Q3;1;X1Y3/D1;X1Y3/D1/N101;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:47.15-47.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X1Y4/S250;X1Y4/S250/Q5;1;X1Y5/B4;X1Y5/B4/S251;1;X1Y4/Q5;;1;X1Y4/N130;X1Y4/N130/Q5;1;X1Y3/B1;X1Y3/B1/N131;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:47.15-47.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7700 ] ,
          "attributes": {
            "ROUTING": "X1Y4/SN20;X1Y4/SN20/Q2;1;X1Y5/B5;X1Y5/B5/S121;1;X1Y4/Q2;;1;X1Y4/N220;X1Y4/N220/Q2;1;X1Y3/X01;X1Y3/X01/N221;1;X1Y3/A1;X1Y3/A1/X01;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:47.15-47.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F1;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F3;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7690 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7688 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF0;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF2;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn2_prev_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X3Y2/A2;X3Y2/A2/N271;1;X3Y3/N270;X3Y3/N270/W130;1;X3Y2/A3;X3Y2/A3/N271;1;X2Y4/A1;X2Y4/A1/W271;1;X3Y3/E130;X3Y3/E130/Q4;1;X4Y3/S270;X4Y3/S270/E131;1;X4Y4/A1;X4Y4/A1/S271;1;X2Y4/A0;X2Y4/A0/W271;1;X3Y2/A5;X3Y2/A5/N121;1;X3Y3/A0;X3Y3/A0/X03;1;X1Y3/C1;X1Y3/C1/W242;1;X2Y3/A7;X2Y3/A7/W131;1;X3Y3/N240;X3Y3/N240/Q4;1;X3Y2/X03;X3Y2/X03/N241;1;X3Y2/A1;X3Y2/A1/X03;1;X2Y3/A6;X2Y3/A6/W131;1;X3Y3/A3;X3Y3/A3/X07;1;X2Y3/A5;X2Y3/A5/W131;1;X4Y4/A0;X4Y4/A0/S271;1;X3Y3/X07;X3Y3/X07/Q4;1;X3Y3/A2;X3Y3/A2/X07;1;X3Y3/W130;X3Y3/W130/Q4;1;X2Y3/A4;X2Y3/A4/W131;1;X3Y3/X03;X3Y3/X03/Q4;1;X3Y3/A1;X3Y3/A1/X03;1;X3Y3/W240;X3Y3/W240/Q4;1;X1Y3/X07;X1Y3/X07/W242;1;X1Y3/A5;X1Y3/A5/X07;1;X3Y3/SN20;X3Y3/SN20/Q4;1;X3Y2/A6;X3Y2/A6/N121;1;X2Y4/A5;X2Y4/A5/W271;1;X3Y4/A2;X3Y4/A2/S131;1;X3Y2/A7;X3Y2/A7/N121;1;X2Y4/A2;X2Y4/A2/W271;1;X3Y4/W270;X3Y4/W270/S131;1;X3Y3/Q4;;1;X2Y4/A6;X2Y4/A6/W271;1;X3Y3/S130;X3Y3/S130/Q4;1;X2Y4/A7;X2Y4/A7/W271;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F5;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F4;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn2_prev_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X1Y3/SEL4;X1Y3/SEL4/X08;1;X3Y3/B1;X3Y3/B1/X04;1;X3Y3/B0;X3Y3/B0/W250;1;X3Y2/B7;X3Y2/B7/N101;1;X3Y2/B6;X3Y2/B6/N101;1;X2Y3/B4;X2Y3/B4/W111;1;X2Y3/B5;X2Y3/B5/W111;1;X1Y3/SEL6;X1Y3/SEL6/X08;1;X1Y3/SEL2;X1Y3/SEL2/X08;1;X3Y2/B1;X3Y2/B1/N131;1;X2Y3/B7;X2Y3/B7/W111;1;X3Y3/SN10;X3Y3/SN10/Q5;1;X3Y4/B2;X3Y4/B2/S111;1;X3Y3/N100;X3Y3/N100/Q5;1;X3Y2/B5;X3Y2/B5/N101;1;X3Y3/W250;X3Y3/W250/Q5;1;X1Y3/X08;X1Y3/X08/W252;1;X1Y3/SEL0;X1Y3/SEL0/X08;1;X3Y3/N130;X3Y3/N130/Q5;1;X3Y2/B3;X3Y2/B3/N131;1;X2Y4/B5;X2Y4/B5/S251;1;X3Y3/X04;X3Y3/X04/Q5;1;X3Y3/B3;X3Y3/B3/X04;1;X2Y3/B6;X2Y3/B6/W111;1;X3Y2/B2;X3Y2/B2/N131;1;X4Y3/S210;X4Y3/S210/E111;1;X4Y4/B1;X4Y4/B1/S211;1;X2Y4/B6;X2Y4/B6/S251;1;X3Y3/Q5;;1;X3Y3/EW10;X3Y3/EW10/Q5;1;X2Y3/S250;X2Y3/S250/W111;1;X2Y4/B7;X2Y4/B7/S251;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F7;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn2_prev_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X2Y4/C1;X2Y4/C1/S242;1;X3Y2/N260;X3Y2/N260/E121;1;X3Y2/D5;X3Y2/D5/N260;1;X2Y2/E200;X2Y2/E200/N100;1;X3Y2/D1;X3Y2/D1/E201;1;X2Y2/N100;X2Y2/N100/Q4;1;X3Y3/D3;X3Y3/D3/S221;1;X2Y2/EW10;X2Y2/EW10/Q4;1;X3Y2/A0;X3Y2/A0/E111;1;X3Y3/D0;X3Y3/D0/S221;1;X1Y3/SEL1;X1Y3/SEL1/S261;1;X3Y2/D3;X3Y2/D3/E260;1;X2Y4/C0;X2Y4/C0/S242;1;X3Y2/D2;X3Y2/D2/E260;1;X3Y3/D1;X3Y3/D1/S221;1;X3Y2/D6;X3Y2/D6/E201;1;X3Y2/D7;X3Y2/D7/E201;1;X2Y4/D5;X2Y4/D5/S242;1;X2Y2/EW20;X2Y2/EW20/Q4;1;X3Y4/D2;X3Y4/D2/S222;1;X2Y4/C2;X2Y4/C2/S242;1;X3Y2/E260;X3Y2/E260/E121;1;X4Y4/C0;X4Y4/C0/E242;1;X2Y3/D5;X2Y3/D5/S241;1;X1Y3/SEL5;X1Y3/SEL5/S261;1;X3Y2/S220;X3Y2/S220/E121;1;X2Y3/D7;X2Y3/D7/S241;1;X2Y3/D6;X2Y3/D6/S241;1;X1Y2/S260;X1Y2/S260/W121;1;X2Y3/D4;X2Y3/D4/S241;1;X2Y4/D7;X2Y4/D7/S242;1;X2Y4/D6;X2Y4/D6/S242;1;X2Y2/Q4;;1;X2Y2/S240;X2Y2/S240/Q4;1;X2Y4/E240;X2Y4/E240/S242;1;X4Y4/X03;X4Y4/X03/E242;1;X4Y4/D1;X4Y4/D1/X03;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF4;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF6;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F6;;1;X1Y4/S130;X1Y4/S130/F6;1;X1Y4/N250;X1Y4/N250/S130;1;X1Y3/X04;X1Y3/X04/N251;1;X1Y3/SEL3;X1Y3/SEL3/X04;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F[6]": {
          "hide_name": 0,
          "bits": [ 7659 ] ,
          "attributes": {
            "ROUTING": "X1Y3/E230;X1Y3/E230/OF3;1;X2Y3/X02;X2Y3/X02/E231;1;X2Y3/SEL3;X2Y3/SEL3/X02;1;X1Y3/OF3;;1;X1Y3/S230;X1Y3/S230/OF3;1;X1Y4/B0;X1Y4/B0/S231;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF1;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "btn2_prev_LUT4_I3_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF5;;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tx_busy": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X4Y5/EW10;X4Y5/EW10/Q4;1;X3Y5/B7;X3Y5/B7/W111;1;X4Y5/Q4;;1;X4Y5/W240;X4Y5/W240/Q4;1;X2Y5/X03;X2Y5/X03/W242;1;X2Y5/B2;X2Y5/B2/X03;1",
            "hdlname": "uart_tx_inst busy",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:213.16-213.20"
          }
        },
        "tx_start": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": "X3Y5/A7;X3Y5/A7/E111;1;X4Y5/D4;X4Y5/D4/E222;1;X2Y5/EW10;X2Y5/EW10/Q2;1;X3Y5/A6;X3Y5/A6/E111;1;X2Y5/E220;X2Y5/E220/Q2;1;X2Y5/A6;X2Y5/A6/X01;1;X2Y5/X01;X2Y5/X01/Q2;1;X2Y5/A7;X2Y5/A7/X01;1;X2Y5/Q2;;1;X2Y5/X05;X2Y5/X05/Q2;1;X2Y5/A2;X2Y5/A2/X05;1",
            "hdlname": "uart_tx_inst tx_start",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:210.17-210.25"
          }
        },
        "btn2_prev_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X2Y3/SEL0;X2Y3/SEL0/X05;1;X3Y3/SEL2;X3Y3/SEL2/X06;1;X3Y5/SN10;X3Y5/SN10/F7;1;X3Y4/W250;X3Y4/W250/N111;1;X2Y4/A3;X2Y4/A3/W251;1;X3Y5/N270;X3Y5/N270/F7;1;X3Y3/X06;X3Y3/X06/N272;1;X3Y3/SEL0;X3Y3/SEL0/X06;1;X2Y3/SEL2;X2Y3/SEL2/X05;1;X3Y2/SEL4;X3Y2/SEL4/X05;1;X3Y2/SEL0;X3Y2/SEL0/X05;1;X3Y2/SEL6;X3Y2/SEL6/X05;1;X2Y3/SEL6;X2Y3/SEL6/X05;1;X3Y5/W100;X3Y5/W100/F7;1;X2Y5/N240;X2Y5/N240/W101;1;X2Y3/X05;X2Y3/X05/N242;1;X2Y3/SEL4;X2Y3/SEL4/X05;1;X3Y5/F7;;1;X3Y5/SN20;X3Y5/SN20/F7;1;X3Y4/N220;X3Y4/N220/N121;1;X3Y2/X05;X3Y2/X05/N222;1;X3Y2/SEL2;X3Y2/SEL2/X05;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2_prev_LUT4_I3_F[5]": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X3Y2/SEL1;X3Y2/SEL1/X04;1;X2Y3/SEL1;X2Y3/SEL1/X04;1;X2Y2/E270;X2Y2/E270/F7;1;X3Y2/X04;X3Y2/X04/E271;1;X3Y2/SEL5;X3Y2/SEL5/X04;1;X2Y2/F7;;1;X2Y2/S270;X2Y2/S270/F7;1;X2Y3/X04;X2Y3/X04/S271;1;X2Y3/SEL5;X2Y3/SEL5/X04;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X2Y2/Q3;;1;X2Y2/X02;X2Y2/X02/Q3;1;X2Y2/D7;X2Y2/D7/X02;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:44.20-44.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X2Y2/X03;X2Y2/X03/E262;1;X2Y2/D3;X2Y2/D3/X03;1;X0Y4/E130;X0Y4/E130/F6;1;X1Y4/B7;X1Y4/B7/E131;1;X0Y4/F6;;1;X0Y4/N260;X0Y4/N260/F6;1;X0Y2/E260;X0Y2/E260/N262;1;X2Y2/X07;X2Y2/X07/E262;1;X2Y2/B7;X2Y2/B7/X07;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:12.23-12.27"
          }
        },
        "state_DFF_Q_D_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X2Y2/E260;X2Y2/E260/F6;1;X3Y2/S260;X3Y2/S260/E261;1;X3Y3/SEL1;X3Y3/SEL1/S261;1;X2Y2/F6;;1;X2Y2/S260;X2Y2/S260/F6;1;X2Y4/X07;X2Y4/X07/S262;1;X2Y4/SEL6;X2Y4/SEL6/X07;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X1Y5/C2;X1Y5/C2/X04;1;X2Y7/D3;X2Y7/D3/S270;1;X1Y5/D5;X1Y5/D5/X04;1;X1Y7/C2;X1Y7/C2/X04;1;X3Y7/C4;X3Y7/C4/X08;1;X3Y7/D2;X3Y7/D2/X08;1;X2Y7/C2;X2Y7/C2/X04;1;X1Y5/C5;X1Y5/C5/X08;1;X1Y5/D1;X1Y5/D1/X08;1;X2Y8/C0;X2Y8/C0/X04;1;X1Y6/C3;X1Y6/C3/X04;1;X1Y7/D5;X1Y7/D5/X04;1;X1Y6/B4;X1Y6/B4/X08;1;X2Y7/D4;X2Y7/D4/X04;1;X2Y7/S270;X2Y7/S270/VCC;1;X2Y7/D2;X2Y7/D2/S270;1;X2Y8/C1;X2Y8/C1/X04;1;X1Y7/A1;X1Y7/A1/X03;1;X1Y5/D3;X1Y5/D3/X08;1;X1Y5/D4;X1Y5/D4/X04;1;X3Y7/C1;X3Y7/C1/X04;1;X1Y6/C1;X1Y6/C1/X04;1;X0Y20/S260;X0Y20/S260/VCC;1;X0Y20/D1;X0Y20/D1/S260;1;X3Y7/C0;X3Y7/C0/X04;1;X3Y7/D1;X3Y7/D1/X08;1;X2Y7/C5;X2Y7/C5/S220;1;X2Y6/C0;X2Y6/C0/X04;1;X3Y6/C0;X3Y6/C0/X04;1;X3Y6/C3;X3Y6/C3/X04;1;X2Y7/D0;X2Y7/D0/E270;1;X2Y6/C5;X2Y6/C5/S220;1;X1Y7/C4;X1Y7/C4/S220;1;X1Y5/X03;X1Y5/X03/VCC;1;X1Y5/A1;X1Y5/A1/X03;1;X1Y7/C0;X1Y7/C0/X04;1;X1Y5/C4;X1Y5/C4/X08;1;X1Y7/X03;X1Y7/X03/VCC;1;X1Y7/D1;X1Y7/D1/X03;1;X3Y7/C3;X3Y7/C3/X04;1;X1Y7/S220;X1Y7/S220/VCC;1;X1Y7/C5;X1Y7/C5/S220;1;X1Y7/D3;X1Y7/D3/E260;1;X1Y5/X04;X1Y5/X04/VCC;1;X1Y5/C3;X1Y5/C3/X04;1;X2Y8/C2;X2Y8/C2/X04;1;X3Y7/D3;X3Y7/D3/X08;1;X3Y6/C5;X3Y6/C5/S220;1;X3Y6/C1;X3Y6/C1/X04;1;X2Y7/C0;X2Y7/C0/X04;1;X1Y6/C0;X1Y6/C0/X04;1;X2Y6/B0;X2Y6/B0/X04;1;X2Y7/X04;X2Y7/X04/VCC;1;X2Y7/C1;X2Y7/C1/X04;1;X2Y8/B2;X2Y8/B2/X04;1;X3Y7/X04;X3Y7/X04/VCC;1;X3Y7/C2;X3Y7/C2/X04;1;X3Y7/X07;X3Y7/X07/VCC;1;X3Y7/D4;X3Y7/D4/X07;1;X2Y8/X08;X2Y8/X08/VCC;1;X2Y8/C4;X2Y8/C4/X08;1;X0Y24/E270;X0Y24/E270/VCC;1;X0Y24/D1;X0Y24/D1/E270;1;X2Y6/C3;X2Y6/C3/X04;1;X2Y7/C3;X2Y7/C3/X04;1;X2Y7/X07;X2Y7/X07/VCC;1;X2Y7/D5;X2Y7/D5/X07;1;X2Y6/B2;X2Y6/B2/X04;1;X2Y7/S220;X2Y7/S220/VCC;1;X2Y7/C4;X2Y7/C4/S220;1;X1Y5/X08;X1Y5/X08/VCC;1;X1Y5/D2;X1Y5/D2/X08;1;X0Y21/S260;X0Y21/S260/VCC;1;X0Y21/D1;X0Y21/D1/S260;1;X2Y6/B1;X2Y6/B1/X04;1;X1Y6/B1;X1Y6/B1/X04;1;X1Y7/C1;X1Y7/C1/X04;1;X1Y7/E260;X1Y7/E260/VCC;1;X1Y7/D2;X1Y7/D2/E260;1;X1Y7/D4;X1Y7/D4/X04;1;X3Y6/X04;X3Y6/X04/VCC;1;X3Y6/C2;X3Y6/C2/X04;1;X0Y15/W200;X0Y15/W200/VCC;1;X0Y15/D1;X0Y15/D1/E201;1;X1Y7/X04;X1Y7/X04/VCC;1;X1Y7/C3;X1Y7/C3/X04;1;X2Y6/X04;X2Y6/X04/VCC;1;X2Y6/C1;X2Y6/C1/X04;1;X2Y8/B3;X2Y8/B3/X04;1;X1Y5/C0;X1Y5/C0/N220;1;X0Y25/E270;X0Y25/E270/VCC;1;X0Y25/D1;X0Y25/D1/E270;1;X2Y7/E270;X2Y7/E270/VCC;1;X2Y7/D1;X2Y7/D1/E270;1;X2Y8/B1;X2Y8/B1/X04;1;X3Y6/S220;X3Y6/S220/VCC;1;X3Y6/C4;X3Y6/C4/S220;1;X0Y0/S220;X0Y0/S220/VCC;1;X0Y0/C4;X0Y0/C4/S220;1;X2Y8/X04;X2Y8/X04/VCC;1;X2Y8/C3;X2Y8/C3/X04;1;X1Y6/C5;X1Y6/C5/X08;1;X2Y6/W220;X2Y6/W220/VCC;1;X2Y6/C2;X2Y6/C2/W220;1;X1Y6/X08;X1Y6/X08/VCC;1;X1Y6/C4;X1Y6/C4/X08;1;X1Y5/N220;X1Y5/N220/VCC;1;X1Y5/C1;X1Y5/C1/N220;1;X3Y7/X08;X3Y7/X08/VCC;1;X3Y7/D0;X3Y7/D0/X08;1;X1Y6/X04;X1Y6/X04/VCC;1;X1Y6/C2;X1Y6/C2/X04;1;X0Y0/VCC;;1;X2Y6/S220;X2Y6/S220/VCC;1;X2Y6/C4;X2Y6/C4/S220;1"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X2Y2/X06;X2Y2/X06/Q1;1;X2Y2/C7;X2Y2/C7/X06;1;X2Y2/Q1;;1;X2Y2/W130;X2Y2/W130/Q1;1;X2Y2/B6;X2Y2/B6/W130;1",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:44.9-44.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_tx_inst.clk": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X3Y5/CLK2;X3Y5/CLK2/GB00;5;X3Y5/CLK0;X3Y5/CLK0/GB00;5;X3Y4/CLK0;X3Y4/CLK0/GB00;5;X3Y4/CLK2;X3Y4/CLK2/GB00;5;X2Y5/CLK0;X2Y5/CLK0/GB00;5;X4Y5/CLK0;X4Y5/CLK0/GB00;5;X3Y5/CLK1;X3Y5/CLK1/GB00;5;X2Y5/CLK2;X2Y5/CLK2/GB00;5;X2Y7/CLK1;X2Y7/CLK1/GB00;5;X2Y7/CLK2;X2Y7/CLK2/GB00;5;X3Y7/CLK0;X3Y7/CLK0/GB00;5;X1Y8/CLK0;X1Y8/CLK0/GB00;5;X1Y7/CLK1;X1Y7/CLK1/GB00;5;X1Y7/CLK2;X1Y7/CLK2/GB00;5;X2Y7/CLK0;X2Y7/CLK0/GB00;5;X3Y7/CLK1;X3Y7/CLK1/GB00;5;X4Y7/GB00;X3Y7/GBO0/GT00;5;X3Y7/CLK2;X3Y7/CLK2/GB00;5;X4Y5/CLK2;X4Y5/CLK2/GB00;5;X3Y8/CLK1;X3Y8/CLK1/GB00;5;X2Y8/GB00;X3Y8/GBO0/GT00;5;X3Y8/CLK2;X3Y8/CLK2/GB00;5;X2Y5/CLK1;X2Y5/CLK1/GB00;5;X2Y4/CLK1;X2Y4/CLK1/GB00;5;X3Y4/CLK1;X3Y4/CLK1/GB00;5;X2Y4/CLK0;X2Y4/CLK0/GB00;5;X4Y4/CLK0;X4Y4/CLK0/GB00;5;X2Y2/CLK2;X2Y2/CLK2/GB00;5;X3Y3/GB00;X3Y3/GBO0/GT00;5;X3Y3/CLK2;X3Y3/CLK2/GB00;5;X3Y5/GBO0;X3Y5/GBO0/GT00;5;X1Y5/CLK1;X1Y5/CLK1/GB00;5;X1Y4/CLK2;X1Y4/CLK2/GB00;5;X5Y4/GB00;X3Y4/GBO0/GT00;5;X1Y4/CLK1;X1Y4/CLK1/GB00;5;X2Y2/CLK1;X2Y2/CLK1/GB00;5;X26Y9/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y3/GT00;X3Y1/GT00/SPINE8;5;X4Y2/GB00;X3Y2/GBO0/GT00;5;X2Y2/CLK0;X2Y2/CLK0/GB00;5;X46Y18/LWSPINETR2;;5",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:209.17-209.20",
            "hdlname": "uart_tx_inst clk"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X1Y0/EW20;X1Y0/EW20/F6;1;X2Y0/S220;X2Y0/S220/E121;1;X2Y2/D1;X2Y2/D1/S222;1;X2Y2/A7;X2Y2/A7/S232;1;X1Y0/S260;X1Y0/S260/F6;1;X1Y2/S270;X1Y2/S270/S262;1;X1Y4/X06;X1Y4/X06/S272;1;X1Y4/A7;X1Y4/A7/X06;1;X1Y0/F6;;1;X1Y0/E130;X1Y0/E130/F6;1;X2Y0/S230;X2Y0/S230/E131;1;X2Y2/A6;X2Y2/A6/S232;1",
            "src": "c:\\OSS-CA~2\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\git\\tangnano9k\\rdma\\rdma.v:11.23-11.27"
          }
        }
      }
    }
  }
}
