#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Apr 12 08:20:21 2017
# Process ID: 3749
# Current directory: /home/bma/git/fpga_design/redpitaya/vco_only
# Command line: vivado vco_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vco_only.xpr
save_project_as iq_demod_only /home/bma/git/fpga_design/redpitaya/iq_demod_only -force
create_bd_design "iq_demod_only_wrapper"
open_bd_design {/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
current_bd_design [get_bd_designs iq_demod_only_wrapper]
current_bd_design vco_only_wrapper
set tmpCopyObjs [concat  [get_bd_cells {axi_interconnect_0 dds_f0 dds_nco expanderReal_0 dac1_offset dds_offset proc_sys_reset_0 dds_ampl dds_range ad9767_0 xlconstant_0 xlslice_0 twoInMult_dds_ampl adc1_offset redpitaya_adc_dac_clk_0 processing_system7_0 twoInMult_dds_range dupplReal_1_to_2_0 ltc2145_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {dac_rst_o adc_clk_n_i dac_clk_o adc_cdcs dac_wrt_o adc_clk_p_i dac_sel_o dac_dat_o adc_data_b_i adc_data_a_i}] [get_bd_intf_nets {processing_system7_0_DDR processing_system7_0_M_AXI_GP0 axi_interconnect_0_M01_AXI expanderReal_0_data_out adc1_offset_data_out axi_interconnect_0_M02_AXI dds_ampl_data_out dac1_offset_data_out axi_interconnect_0_M09_AXI ltc2145_0_data_a axi_interconnect_0_M10_AXI dupplReal_1_to_2_0_data2_out dds_range_data_out axi_interconnect_0_M11_AXI axi_interconnect_0_M00_AXI dds_offset_data_out axi_interconnect_0_M08_AXI processing_system7_0_FIXED_IO dds_f0_data_out}] [get_bd_nets {dupplReal_1_to_2_0_data1_en_o dupplReal_1_to_2_0_data1_eof_o twoInMult_0_data_en_o xlconstant_0_dout redpitaya_adc_dac_clk_0_dac_locked_o ad9767_0_dac_sel_o nco_counter_0_dds_clk_o twoInMult_0_data_o processing_system7_0_FCLK_RESET0_N redpitaya_adc_dac_clk_0_dac_2ph_o ltc2145_0_adc_cdcs twoInMult_dds_range_data_en_o ltc2145_0_adc_clk ad9767_0_dac_rst_o dupplReal_1_to_2_0_data1_clk_o ad9767_0_dac_dat_o redpitaya_adc_dac_clk_0_dac_clk_o redpitaya_adc_dac_clk_0_adc_clk_o processing_system7_0_FCLK_CLK0 twoInMult_dds_range_data_clk_o twoInMult_0_data_clk_o proc_sys_reset_0_peripheral_aresetn nco_counter_0_dds_sin_o xlslice_0_Dout adc_clk_p_i_1 redpitaya_adc_dac_clk_0_dac_2clk_o dupplReal_1_to_2_0_data1_rst_o adc_data_b_i_1 adc_data_a_i_1 ad9767_0_dac_wrt_o nco_counter_0_dds_en_o adc_clk_n_i_1 twoInMult_dds_range_data_o dupplReal_1_to_2_0_data1_o proc_sys_reset_0_peripheral_reset ad9767_0_dac_clk_o proc_sys_reset_0_interconnect_aresetn}]]
current_bd_design iq_demod_only_wrapper
copy_bd_objs -from_design vco_only_wrapper / $tmpCopyObjs
current_bd_design [get_bd_designs vco_only_wrapper]
close_bd_design [get_bd_designs vco_only_wrapper]
remove_files  /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd
file delete -force /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/vco_only_wrapper
set_property top iq_demod_only_wrapper [current_fileset]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M08_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins dds_ampl/s00_axi]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M10_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M05_AXI] [get_bd_intf_pins dds_offset/s00_axi]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M09_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins dds_nco/s00_axi]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M11_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M06_AXI] [get_bd_intf_pins dds_f0/s00_axi]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells axi_interconnect_0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
assign_bd_address [get_bd_addr_segs {dds_ampl/s00_axi/reg0 dds_f0/s00_axi/reg0 dds_offset/s00_axi/reg0 dds_nco/s00_axi/reg0 }]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
generate_target all [get_files  /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/iq_demod_only_wrapper.bd]
catch { config_ip_cache -export [get_ips -all iq_demod_only_wrapper_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/iq_demod_only_wrapper.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/iq_demod_only_wrapper.bd]
launch_runs -jobs 4 iq_demod_only_wrapper_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.srcs/sources_1/bd/iq_demod_only_wrapper/iq_demod_only_wrapper.bd] -directory /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.ip_user_files/sim_scripts -ip_user_files_dir /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.ip_user_files -ipstatic_source_dir /home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.cache/compile_simlib/modelsim} {questa=/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.cache/compile_simlib/questa} {ies=/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.cache/compile_simlib/ies} {vcs=/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.cache/compile_simlib/vcs} {riviera=/home/bma/git/fpga_design/redpitaya/iq_demod_only/iq_demod_only.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
