\ From hwaddrs.fth
\ Defined by MMP2 hardware
h# d401.9000 constant gpio-base
h# d405.1024 constant acgr-pa
h# d401.5000 constant clock-unit-pa
h# d405.0000 constant main-pmu-pa
h# d428.2800 constant pmua-pa       \ Application processor PMU register base
h# d420.b800 constant dsi1-pa \ 4-lane controller
h# d420.ba00 constant dsi2-pa \ 3-lane controller
h# d420.b000 constant lcd-pa
h# d401.4000 constant timer-pa
h# d408.0000 constant timer-2-pa
